

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1'
================================================================
* Date:           Mon Oct 13 17:12:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.240 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_157_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    182|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|     129|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     129|    231|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_108_p2    |         +|   0|  0|  38|          31|           1|
    |add_ln159_2_fu_138_p2  |         +|   0|  0|  42|          35|          35|
    |add_ln159_fu_148_p2    |         +|   0|  0|  24|          17|          17|
    |icmp_ln157_fu_102_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln160_fu_159_p2   |      icmp|   0|  0|  39|          32|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 182|         147|          86|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  13|          3|    1|          3|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_row1  |   9|          2|   31|         62|
    |row1_2_fu_42           |   9|          2|   31|         62|
    |row1_ce_reg_78         |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  49|         11|   96|        193|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln157_reg_185   |  31|   0|   31|          0|
    |ap_CS_fsm           |   2|   0|    2|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |icmp_ln157_reg_181  |   1|   0|    1|          0|
    |row1_2_fu_42        |  31|   0|   31|          0|
    |row1_ce_reg_78      |  32|   0|   32|          0|
    |zext_ln157_reg_176  |  31|   0|   32|          1|
    +--------------------+----+----+-----+-----------+
    |Total               | 129|   0|  130|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1|  return value|
|rowt                   |   in|   32|     ap_none|                                                          rowt|        scalar|
|idxprom4_i12_i332_i_i  |   in|   17|     ap_none|                                         idxprom4_i12_i332_i_i|        scalar|
|M_e_address0           |  out|   17|   ap_memory|                                                           M_e|         array|
|M_e_ce0                |  out|    1|   ap_memory|                                                           M_e|         array|
|M_e_q0                 |   in|   32|   ap_memory|                                                           M_e|         array|
|row1_ce_out            |  out|   32|      ap_vld|                                                   row1_ce_out|       pointer|
|row1_ce_out_ap_vld     |  out|    1|      ap_vld|                                                   row1_ce_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row1_2 = alloca i32 1" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 5 'alloca' 'row1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idxprom4_i12_i332_i_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %idxprom4_i12_i332_i_i"   --->   Operation 6 'read' 'idxprom4_i12_i332_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rowt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rowt"   --->   Operation 7 'read' 'rowt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.14ns)   --->   "%store_ln156 = store i31 0, i31 %row1_2" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 8 'store' 'store_ln156' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i18.i339.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row1 = load i31 %row1_2" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 10 'load' 'row1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i31 %row1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 11 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.91ns)   --->   "%icmp_ln157 = icmp_slt  i32 %zext_ln157, i32 %rowt_read" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 12 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.89ns)   --->   "%add_ln157 = add i31 %row1, i31 1" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 13 'add' 'add_ln157' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.14ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %cleanup11.i.i357.i.i.split, void %for.body.i18.i339.i.split.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 14 'br' 'br_ln157' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i31 %row1" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 15 'trunc' 'trunc_ln159' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i27.i8, i27 %trunc_ln159, i8 0" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 16 'bitconcatenate' 'p_shl' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln159_3 = trunc i31 %row1" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 17 'trunc' 'trunc_ln159_3' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %trunc_ln159_3, i6 0" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 18 'bitconcatenate' 'p_shl8' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.02ns)   --->   "%add_ln159_2 = add i35 %p_shl, i35 %p_shl8" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 19 'add' 'add_ln159_2' <Predicate = (icmp_ln157)> <Delay = 2.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln159_4 = trunc i35 %add_ln159_2" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 20 'trunc' 'trunc_ln159_4' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln159 = add i17 %trunc_ln159_4, i17 %idxprom4_i12_i332_i_i_read" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 21 'add' 'add_ln159' <Predicate = (icmp_ln157)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i17 %add_ln159" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 22 'zext' 'zext_ln159' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%M_e_addr = getelementptr i32 %M_e, i64 0, i64 %zext_ln159" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 23 'getelementptr' 'M_e_addr' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.41ns)   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 24 'load' 'v' <Predicate = (icmp_ln157)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln158 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [fmm_hls_greedy_potential.cpp:158->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 25 'specpipeline' 'specpipeline_ln158' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 26 'specloopname' 'specloopname_ln157' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.41ns O:2.41ns )   --->   "%v = load i17 %M_e_addr" [fmm_hls_greedy_potential.cpp:159->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 27 'load' 'v' <Predicate = (icmp_ln157)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 102400> <RAM>
ST_2 : Operation 28 [1/1] (1.91ns)   --->   "%icmp_ln160 = icmp_eq  i32 %v, i32 1" [fmm_hls_greedy_potential.cpp:160->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 28 'icmp' 'icmp_ln160' <Predicate = (icmp_ln157)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc.i25.i354.i.i, void %cleanup11.i.i357.i.i.split" [fmm_hls_greedy_potential.cpp:160->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 29 'br' 'br_ln160' <Predicate = (icmp_ln157)> <Delay = 1.14>
ST_2 : Operation 30 [1/1] (1.14ns)   --->   "%store_ln156 = store i31 %add_ln157, i31 %row1_2" [fmm_hls_greedy_potential.cpp:156->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 30 'store' 'store_ln156' <Predicate = (icmp_ln157 & !icmp_ln160)> <Delay = 1.14>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.body.i18.i339.i.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 31 'br' 'br_ln157' <Predicate = (icmp_ln157 & !icmp_ln160)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row1_ce = phi i32 %zext_ln157, void %for.body.i18.i339.i.split.i, i32 4294967295, void %for.body.i18.i339.i.i" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 32 'phi' 'row1_ce' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row1_ce_out, i32 %row1_ce" [fmm_hls_greedy_potential.cpp:157->fmm_hls_greedy_potential.cpp:213->fmm_hls_greedy_potential.cpp:229->fmm_hls_greedy_potential.cpp:261]   --->   Operation 33 'write' 'write_ln157' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln160) | (!icmp_ln157)> <Delay = 1.14>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rowt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idxprom4_i12_i332_i_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row1_ce_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row1_2                     (alloca        ) [ 011]
idxprom4_i12_i332_i_i_read (read          ) [ 000]
rowt_read                  (read          ) [ 000]
store_ln156                (store         ) [ 000]
br_ln0                     (br            ) [ 000]
row1                       (load          ) [ 000]
zext_ln157                 (zext          ) [ 011]
icmp_ln157                 (icmp          ) [ 011]
add_ln157                  (add           ) [ 001]
br_ln157                   (br            ) [ 011]
trunc_ln159                (trunc         ) [ 000]
p_shl                      (bitconcatenate) [ 000]
trunc_ln159_3              (trunc         ) [ 000]
p_shl8                     (bitconcatenate) [ 000]
add_ln159_2                (add           ) [ 000]
trunc_ln159_4              (trunc         ) [ 000]
add_ln159                  (add           ) [ 000]
zext_ln159                 (zext          ) [ 000]
M_e_addr                   (getelementptr ) [ 001]
specpipeline_ln158         (specpipeline  ) [ 000]
specloopname_ln157         (specloopname  ) [ 000]
v                          (load          ) [ 000]
icmp_ln160                 (icmp          ) [ 001]
br_ln160                   (br            ) [ 000]
store_ln156                (store         ) [ 000]
br_ln157                   (br            ) [ 000]
row1_ce                    (phi           ) [ 001]
write_ln157                (write         ) [ 000]
ret_ln0                    (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rowt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idxprom4_i12_i332_i_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom4_i12_i332_i_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row1_ce_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row1_ce_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i27.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i29.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="row1_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row1_2/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="idxprom4_i12_i332_i_i_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="17" slack="0"/>
<pin id="48" dir="0" index="1" bw="17" slack="0"/>
<pin id="49" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom4_i12_i332_i_i_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rowt_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowt_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln157_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln157/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="M_e_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="17" slack="0"/>
<pin id="69" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="78" class="1005" name="row1_ce_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="1"/>
<pin id="80" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row1_ce (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="row1_ce_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="1" slack="1"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row1_ce/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln156_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="31" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="row1_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="31" slack="0"/>
<pin id="97" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln157_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln157_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln157_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="31" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln159_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="31" slack="0"/>
<pin id="116" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_shl_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="35" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln159_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_shl8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="35" slack="0"/>
<pin id="132" dir="0" index="1" bw="29" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln159_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="35" slack="0"/>
<pin id="140" dir="0" index="1" bw="35" slack="0"/>
<pin id="141" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln159_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="35" slack="0"/>
<pin id="146" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159_4/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln159_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="17" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln159_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln160_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln156_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="31" slack="1"/>
<pin id="167" dir="0" index="1" bw="31" slack="1"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="row1_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="row1_2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="zext_ln157_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln157 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln157_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln157_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="1"/>
<pin id="187" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln157 "/>
</bind>
</comp>

<comp id="190" class="1005" name="M_e_addr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="17" slack="1"/>
<pin id="192" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="M_e_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="89"><net_src comp="82" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="95" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="52" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="95" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="95" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="95" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="118" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="46" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="163"><net_src comp="72" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="42" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="175"><net_src comp="169" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="179"><net_src comp="98" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="184"><net_src comp="102" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="108" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="193"><net_src comp="65" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_e | {}
	Port: row1_ce_out | {2 }
 - Input state : 
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1 : rowt | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1 : idxprom4_i12_i332_i_i | {1 }
	Port: greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1 : M_e | {1 2 }
  - Chain level:
	State 1
		store_ln156 : 1
		row1 : 1
		zext_ln157 : 2
		icmp_ln157 : 3
		add_ln157 : 2
		br_ln157 : 4
		trunc_ln159 : 2
		p_shl : 3
		trunc_ln159_3 : 2
		p_shl8 : 3
		add_ln159_2 : 4
		trunc_ln159_4 : 5
		add_ln159 : 6
		zext_ln159 : 7
		M_e_addr : 8
		v : 9
	State 2
		icmp_ln160 : 1
		br_ln160 : 2
		row1_ce : 3
		write_ln157 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln157_fu_108           |    0    |    38   |
|    add   |           add_ln159_2_fu_138          |    0    |    42   |
|          |            add_ln159_fu_148           |    0    |    24   |
|----------|---------------------------------------|---------|---------|
|   icmp   |           icmp_ln157_fu_102           |    0    |    39   |
|          |           icmp_ln160_fu_159           |    0    |    39   |
|----------|---------------------------------------|---------|---------|
|   read   | idxprom4_i12_i332_i_i_read_read_fu_46 |    0    |    0    |
|          |          rowt_read_read_fu_52         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln157_write_fu_58        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   zext   |            zext_ln157_fu_98           |    0    |    0    |
|          |           zext_ln159_fu_154           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           trunc_ln159_fu_114          |    0    |    0    |
|   trunc  |          trunc_ln159_3_fu_126         |    0    |    0    |
|          |          trunc_ln159_4_fu_144         |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|              p_shl_fu_118             |    0    |    0    |
|          |             p_shl8_fu_130             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   182   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| M_e_addr_reg_190 |   17   |
| add_ln157_reg_185|   31   |
|icmp_ln157_reg_181|    1   |
|  row1_2_reg_169  |   31   |
|  row1_ce_reg_78  |   32   |
|zext_ln157_reg_176|   32   |
+------------------+--------+
|       Total      |   144  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   34   ||  1.146  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   182  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   144  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   144  |   191  |
+-----------+--------+--------+--------+
