#!usr/bin/python
# Copyright (c) 2018-2021, XMOS Ltd, All rights reserved

#run this on the raspberry pi to program the DAC

import argparse
import smbus
import time

def setup_dac(args):
    """
    Function to configure DAC of XVF boards

    Args:
        args - command line arguments

    Returns:
        None
    """

    samFreq = 48000
    bus = smbus.SMBus(1)

    I2C_EXPANDER_ADDRESS = 0x20

    if args.hw == "xvf3600" or args.hw == "xvf3610" :

        # I2C expander register addresses
        I2C_EXPANDER_OUTPUT_PORT_REG = 0x01
        I2C_EXPANDER_CONFIGURATION_REG = 0x03
        I2C_EXPANDER_INTERRUPT_MASK_REG = 0x45

        # I2C expander pins
        XVF_RST_N_PIN = 0
        INT_N_PIN = 1
        DAC_RST_N_PIN = 2
        BOOT_SEL_PIN = 3
        MCLK_OE_PIN = 4
        SPI_OE_PIN = 5
        I2S_OE_PIN = 6
        MUTE_PIN = 7

        # Set pin values
        # set DAC_RST_N to 0 and enable level shifters on the I2C expander
        OUTPUT_PORT_MASK= (1<<XVF_RST_N_PIN) | \
                          (1<<INT_N_PIN)     | \
                          (1<<BOOT_SEL_PIN)  | \
                          (1<<MCLK_OE_PIN)   | \
                          (1<<SPI_OE_PIN)    | \
                          (1<<I2S_OE_PIN)    | \
                          (1<<MUTE_PIN)

        bus.write_byte_data(I2C_EXPANDER_ADDRESS, I2C_EXPANDER_OUTPUT_PORT_REG, OUTPUT_PORT_MASK)
        time.sleep(0.1)
        # Configure pin directions. Setting to 1 means input, or Hi-Z. So anything not mentioned
        # below will be an output. Note reset, int and boot_sel NOT driven because they are set high in the mask
        # use DAC_RST_N and level shift OE as driven outputs
        # Configure the mute pin as input only for XVF3610
        if args.hw == "xvf3600":
            CONFIGURATION_MASK = (1<<XVF_RST_N_PIN) | \
                                 (1<<INT_N_PIN)     | \
                                 (1<<BOOT_SEL_PIN)
        elif args.hw == "xvf3610":
            CONFIGURATION_MASK = (1<<XVF_RST_N_PIN) | \
                                 (1<<INT_N_PIN)     | \
                                 (1<<BOOT_SEL_PIN)  | \
                                 (1<<MUTE_PIN)

        bus.write_byte_data(I2C_EXPANDER_ADDRESS, I2C_EXPANDER_CONFIGURATION_REG, CONFIGURATION_MASK)
        time.sleep(0.1)

        # Enable the interrupt on INT_N pin for XVF3610
        if args.hw == "xvf3610":
            # Interrupts are enabled by setting corresponding mask bits to logic 0
            INTERRUPT_MASK = 0xFF & ~(1<<INT_N_PIN)
            bus.write_byte_data(I2C_EXPANDER_ADDRESS, I2C_EXPANDER_INTERRUPT_MASK_REG, INTERRUPT_MASK)

        # Reset the DAC
        bus.write_byte_data(I2C_EXPANDER_ADDRESS, I2C_EXPANDER_OUTPUT_PORT_REG, OUTPUT_PORT_MASK | (1<<DAC_RST_N_PIN))
        time.sleep(0.1)

    else:
        # set DAC_RST_N to 0 on the I2C expander (address 0x20)
        bus.write_byte_data(I2C_EXPANDER_ADDRESS, 6, 0xff)
        time.sleep(0.1)
        bus.write_byte_data(I2C_EXPANDER_ADDRESS, 6, 0x7f)
        time.sleep(0.1)

    DEVICE_ADDRESS = 0x18
    # TLV320DAC3101 Register Addresses
    # Page 0
    DAC3101_PAGE_CTRL    = 0x00 # Register 0 - Page Control
    DAC3101_SW_RST        = 0x01 # Register 1 - Software Reset
    DAC3101_CLK_GEN_MUX  =  0x04 # Register 4 - Clock-Gen Muxing
    DAC3101_PLL_P_R      =  0x05 # Register 5 - PLL P and R Values
    DAC3101_PLL_J        =  0x06 # Register 6 - PLL J Value
    DAC3101_PLL_D_MSB    =  0x07 # Register 7 - PLL D Value (MSB)
    DAC3101_PLL_D_LSB    =  0x08 # Register 8 - PLL D Value (LSB)
    DAC3101_NDAC_VAL     =  0x0B # Register 11 - NDAC Divider Value
    DAC3101_MDAC_VAL     =  0x0C # Register 12 - MDAC Divider Value
    DAC3101_DOSR_VAL_LSB =  0x0E # Register 14 - DOSR Divider Value (LS Byte)
    DAC3101_CLKOUT_MUX   =  0x19 # Register 25 - CLKOUT MUX
    DAC3101_CLKOUT_M_VAL =  0x1A # Register 26 - CLKOUT M_VAL
    DAC3101_CODEC_IF     =  0x1B # Register 27 - CODEC Interface Control
    DAC3101_DAC_DAT_PATH =  0x3F # Register 63 - DAC Data Path Setup
    DAC3101_DAC_VOL      =  0x40 # Register 64 - DAC Vol Control
    DAC3101_DACL_VOL_D   =  0x41 # Register 65 - DAC Left Digital Vol Control
    DAC3101_DACR_VOL_D   =  0x42 # Register 66 - DAC Right Digital Vol Control
    DAC3101_GPIO1_IO     =  0x33 # Register 51 - GPIO1 In/Out Pin Control
    # Page 1
    DAC3101_HP_DRVR      =  0x1F # Register 31 - Headphone Drivers
    DAC3101_SPK_AMP      =  0x20 # Register 32 - Class-D Speaker Amp
    DAC3101_HP_DEPOP     =  0x21 # Register 33 - Headphone Driver De-pop
    DAC3101_DAC_OP_MIX   =  0x23 # Register 35 - DAC_L and DAC_R Output Mixer Routing
    DAC3101_HPL_VOL_A    =  0x24 # Register 36 - Analog Volume to HPL
    DAC3101_HPR_VOL_A    =  0x25 # Register 37 - Analog Volume to HPR
    DAC3101_SPKL_VOL_A   =  0x26 # Register 38 - Analog Volume to Left Speaker
    DAC3101_SPKR_VOL_A   =  0x27 # Register 39 - Analog Volume to Right Speaker
    DAC3101_HPL_DRVR     =  0x28 # Register 40 - Headphone Left Driver
    DAC3101_HPR_DRVR     =  0x29 # Register 41 - Headphone Right Driver
    DAC3101_SPKL_DRVR    =  0x2A # Register 42 - Left Class-D Speaker Driver
    DAC3101_SPKR_DRVR    =  0x2B # Register 43 - Right Class-D Speaker Driver

    # Wait for 1ms
    time.sleep(1)
    # Set register page to 0
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PAGE_CTRL, 0x00)
    # Initiate SW reset (PLL is powered off as part of reset)
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SW_RST, 0x01)
    # so I've got 24MHz in to PLL, I want 24.576MHz or 22.5792MHz out.

    # I will always be using fractional-N (D != 0) so we must set R = 1
    # PLL_CLKIN/P must be between 10 and 20MHz so we must set P = 2

    # PLL_CLK = CLKIN * ((RxJ.D)/P)
    # We know R = 1, P = 2.
    # PLL_CLK = CLKIN * (J.D / 2)

    # For 24.576MHz:
    # J = 8
    # D = 1920
    # So PLL_CLK = 24 * (8.192/2) = 24 x 4.096 = 98.304MHz
    # Then:
    # NDAC = 4
    # MDAC = 4
    # DOSR = 128
    # So:
    # DAC_CLK = PLL_CLK / 4 = 24.576MHz.
    # DAC_MOD_CLK = DAC_CLK / 4 = 6.144MHz.
    # DAC_FS = DAC_MOD_CLK / 128 = 48kHz.

    # For 22.5792MHz:
    # J = 7
    # D = 5264
    # So PLL_CLK = 24 * (7.5264/2) = 24 x 3.7632 = 90.3168MHz
    # Then:
    # NDAC = 4
    # MDAC = 4
    # DOSR = 128
    # So:
    # DAC_CLK = PLL_CLK / 4 = 22.5792MHz.
    # DAC_MOD_CLK = DAC_CLK / 4 = 5.6448MHz.
    # DAC_FS = DAC_MOD_CLK / 128 = 44.1kHz.

    # This setup is for 3.072MHz in, 24.576MHz out.
    # We want PLLP = 1, PLLR = 4, PLLJ = 8, PLLD = 0, MDAC = 4, NDAC = 4, DOSR = 128

    # Set PLL J Value to 7
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PLL_J, 0x08);
    # Set PLL D to 0 ...
    # Set PLL D MSB Value to 0x00
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PLL_D_MSB, 0x00);
    # Set PLL D LSB Value to 0x00
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PLL_D_LSB, 0x00);

    time.sleep(0.001);

    # Set PLL_CLKIN = BCLK (device pin), CODEC_CLKIN = PLL_CLK (generated on-chip)
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_CLK_GEN_MUX, 0x07);

    # Set PLL P and R values and power up.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PLL_P_R, 0x94);


    # Set NDAC clock divider to 4 and power up.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_NDAC_VAL, 0x84)
    # Set MDAC clock divider to 4 and power up.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_MDAC_VAL, 0x84)
    # Set OSR clock divider to 128.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DOSR_VAL_LSB, 0x80)

    # Set CLKOUT Mux to DAC_CLK
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_CLKOUT_MUX, 0x04)
    # Set CLKOUT M divider to 1 and power up.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_CLKOUT_M_VAL, 0x81)
    # Set GPIO1 output to come from CLKOUT output.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_GPIO1_IO, 0x10)

    # Set CODEC interface mode: I2S, 24 bit, slave mode (BCLK, WCLK both inputs).
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_CODEC_IF, 0x20)
    # Set register page to 1
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PAGE_CTRL, 0x01)
    # Program common-mode voltage to mid scale 1.65V.
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HP_DRVR, 0x14)
    # Program headphone-specific depop settings.
    # De-pop, Power on = 800 ms, Step time = 4 ms
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HP_DEPOP, 0x4E)
    # Program routing of DAC output to the output amplifier (headphone/lineout or speaker)
    # LDAC routed to left channel mixer amp, RDAC routed to right channel mixer amp
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DAC_OP_MIX, 0x44)
    # Unmute and set gain of output driver
    # Unmute HPL, set gain = 0 db
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HPL_DRVR, 0x06)
    # Unmute HPR, set gain = 0 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HPR_DRVR, 0x06)
    # Unmute Left Class-D, set gain = 12 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SPKL_DRVR, 0x0C)
    # Unmute Right Class-D, set gain = 12 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SPKR_DRVR, 0x0C)
    # Power up output drivers
    # HPL and HPR powered up
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HP_DRVR, 0xD4)
    # Power-up L and R Class-D drivers
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SPK_AMP, 0xC6)
    # Enable HPL output analog volume, set = -9 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HPL_VOL_A, 0x92)
    # Enable HPR output analog volume, set = -9 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_HPR_VOL_A, 0x92)
    # Enable Left Class-D output analog volume, set = -9 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SPKL_VOL_A, 0x92)
    # Enable Right Class-D output analog volume, set = -9 dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_SPKR_VOL_A, 0x92)

    time.sleep(0.1);

    # Power up DAC
    # Set register page to 0
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_PAGE_CTRL, 0x00)
    # Power up DAC channels and set digital gain
    # Powerup DAC left and right channels (soft step enabled)
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DAC_DAT_PATH, 0xD4)
    # DAC Left gain = 0dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DACL_VOL_D, 0x00)
    # DAC Right gain = 0dB
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DACR_VOL_D, 0x00)
    # Unmute digital volume control
    # Unmute DAC left and right channels
    bus.write_byte_data(DEVICE_ADDRESS, DAC3101_DAC_VOL, 0x00)

if __name__ == "__main__":
    parser = argparse.ArgumentParser()
    parser.add_argument("hw", help="Hardware type")
    setup_dac(parser.parse_args())
