--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    7.620(R)|      SLOW  |   -3.526(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    5.133(R)|      SLOW  |   -2.819(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    5.223(R)|      SLOW  |   -2.857(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIO1                      |        12.319(R)|      SLOW  |         7.844(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.327(R)|      SLOW  |         7.188(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.235(R)|      SLOW  |         7.091(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N                      |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                           |         9.998(R)|      SLOW  |         5.894(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P                      |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                           |        10.040(R)|      SLOW  |         5.910(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                         |        10.596(R)|      SLOW  |         6.682(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        22.241(R)|      SLOW  |        14.305(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ads                      |        23.350(R)|      SLOW  |        15.011(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_col_vln_sh               |        22.100(R)|      SLOW  |        14.259(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_bias_sh             |        18.446(R)|      SLOW  |        11.878(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_comp_dyn_pon             |        18.699(R)|      SLOW  |        12.059(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_en                 |        18.548(R)|      SLOW  |        11.947(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_hold               |        16.321(R)|      SLOW  |        10.350(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inc_one            |        16.330(R)|      SLOW  |        10.378(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_inv_clk            |        22.373(R)|      SLOW  |        14.456(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_jc_shift_en        |        16.325(R)|      SLOW  |        10.381(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_clk            |        16.358(R)|      SLOW  |        10.417(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_lsb_en             |        16.252(R)|      SLOW  |        10.290(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_mem_wr             |        16.783(R)|      SLOW  |        10.631(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_rst                |        22.140(R)|      SLOW  |        14.249(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_count_updn               |        16.049(R)|      SLOW  |        10.197(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_digif_serial_rst         |        15.989(R)|      SLOW  |        10.163(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_clamp_en        |        17.945(R)|      SLOW  |        11.440(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        18.728(R)|      SLOW  |        11.808(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_ramp_rst        |        18.852(R)|      SLOW  |        11.985(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_ref_vref_sh              |        18.782(R)|      SLOW  |        11.976(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rs                   |        22.173(R)|      SLOW  |        14.298(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_rst                  |        22.292(R)|      SLOW  |        14.354(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_row_tx                   |        22.054(R)|      SLOW  |        14.240(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shr                      |        19.026(R)|      SLOW  |        12.283(R)|      FAST  |GPIO2_OBUF        |   0.000|
d_shs                      |        18.706(R)|      SLOW  |        11.995(R)|      FAST  |GPIO2_OBUF        |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.188(R)|      SLOW  |         3.835(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         7.973(R)|      SLOW  |         5.099(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |         9.692(R)|      SLOW  |         4.953(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         7.803(R)|      SLOW  |         4.287(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         7.803(R)|      SLOW  |         4.382(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |         9.568(R)|      SLOW  |         5.437(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |         9.160(R)|      SLOW  |         5.508(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        10.337(R)|      SLOW  |         6.209(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        10.375(R)|      SLOW  |         6.412(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |         9.266(R)|      SLOW  |         5.498(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.362(R)|      SLOW  |         5.900(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.362(R)|      SLOW  |         5.636(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         8.018(R)|      SLOW  |         4.408(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         7.469(R)|      SLOW  |         4.333(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         7.469(R)|      SLOW  |         4.467(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         6.366(R)|      SLOW  |         3.428(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         6.460(R)|      SLOW  |         3.750(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         7.516(R)|      SLOW  |         3.669(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         6.832(R)|      SLOW  |         3.305(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |         9.369(R)|      SLOW  |         4.399(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         7.017(R)|      SLOW  |         3.294(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         7.017(R)|      SLOW  |         3.497(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         9.010(R)|      SLOW  |         3.815(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         7.724(R)|      SLOW  |         3.405(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         9.010(R)|      SLOW  |         4.816(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         7.961(R)|      SLOW  |         4.953(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         8.256(R)|      SLOW  |         3.467(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         7.179(R)|      SLOW  |         3.456(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         6.498(R)|      SLOW  |         3.761(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         8.749(R)|      SLOW  |         3.444(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         8.256(R)|      SLOW  |         3.446(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         8.749(R)|      SLOW  |         3.700(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |         9.462(R)|      SLOW  |         4.061(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |         9.462(R)|      SLOW  |         4.068(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_PCLK   |         4.492(R)|      SLOW  |         2.866(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         4.562(R)|      SLOW  |         2.753(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.673(R)|      SLOW  |         5.535(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.486(R)|      SLOW  |         4.802(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        10.202(R)|      SLOW  |         6.460(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.314|         |         |         |
RESET          |   21.429|   21.429|   21.448|   21.448|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   14.861|         |         |         |
GPIFII_PCLK_IN |    7.832|         |         |         |
RESET          |    8.443|    8.443|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.920|         |
RESET          |         |         |    1.916|    1.916|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIO2          |   10.277|
---------------+---------------+---------+


Analysis completed Tue Nov  8 13:54:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 595 MB



