// Seed: 4184477642
module module_0;
  wor id_1;
  assign id_1 = {1 - 1 - 1{id_1}};
  assign id_1 = 1;
  assign id_1 = id_1;
  reg id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  reg id_11 = 1 - 1;
  always begin : LABEL_0
    id_4 <= 1;
  end
  id_12(
      1 - id_8, .id_13(!1), 1, id_8, id_11, 1, 1
  );
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wire id_4
);
  wire id_6;
  xnor primCall (id_2, id_4, id_6);
  assign id_3 = id_0 == ("");
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
