<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=3&amp;t=1467" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-05-05T05:58:14-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=3&amp;t=1467</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-05-05T05:58:14-07:00</updated>
<published>2006-05-05T05:58:14-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12564#p12564</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12564#p12564"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12564#p12564"><![CDATA[
<div class="quotetitle">Josh wrote:</div><div class="quotecontent"><br />Wouldn't it cause a glitch in the sound output if the DPCM DMA was delayed?<br /></div><br />Remember that DPCM uses a 16-sample FIFO and tries to fetch a new block of 8 samples (encoded as one byte) as soon as there are 8 or fewer samples left. It can potentially wait until other DMAs finish. On NTSC, all playback rates except $0F can wait at least 513 cycles for OAM DMA to finish. Or DPCM DMA may have priority over OAM DMA; that's the case on another Nintendo platform (Game Boy Advance, where audio DMA is channels 1 and 2 and memcpy() is channel 3).<br /><br />To settle this, someone needs to put a logic analyzer on the upper 3 bits of the address bus while doing both OAM and DPCM DMAs. Interpret it in the following way: <ul><li>$0xxx: reading RAM </li><li>$2xxx: writing to OAM </li><li>$4xxx: starting DMAs </li><li>$8xxx: reading instructions </li><li>$Cxxx: reading DPCM sample </li><li>$Exxx: reading interrupt vectors </li></ul><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Fri May 05, 2006 5:58 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[hap]]></name></author>
<updated>2006-05-05T05:12:30-07:00</updated>
<published>2006-05-05T05:12:30-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12563#p12563</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12563#p12563"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12563#p12563"><![CDATA[
Theoratically, yes.<br /><br />I just looked at it, and a scheduled DMC DMA during OAM DMA does happen quite often in games that use the DMC. I've tried several implementations, but couldn't hear any difference between them; the delays/glitches are too small to be audible.<br /><br />*edit* blargg: I assume that, since the CPU is already 'halted' during OAM DMA.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=115">hap</a> — Fri May 05, 2006 5:12 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[blargg]]></name></author>
<updated>2006-05-05T05:10:47-07:00</updated>
<published>2006-05-05T05:10:47-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12562#p12562</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12562#p12562"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12562#p12562"><![CDATA[
Why couldn't the DMC halt the CPU no matter what it was doing?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=17">blargg</a> — Fri May 05, 2006 5:10 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Josh]]></name></author>
<updated>2006-05-05T03:04:39-07:00</updated>
<published>2006-05-05T03:04:39-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12559#p12559</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12559#p12559"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12559#p12559"><![CDATA[
Wouldn't it cause a glitch in the sound output if the DPCM DMA was delayed?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=110">Josh</a> — Fri May 05, 2006 3:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[hap]]></name></author>
<updated>2006-05-05T02:16:25-07:00</updated>
<published>2006-05-05T02:16:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12558#p12558</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12558#p12558"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12558#p12558"><![CDATA[
Good questions, I don't know <img src="http://forums.nesdev.com/images/smilies/icon_razz.gif" alt=":P" title="Razz" /><br /><br />I assume that while the CPU is in the middle of an OAM DMA, it can't be interrupted (except maybe by _RESET). In that case, a DMC DMA would have to wait until OAM DMA is done, or perhaps be ignored totally.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=115">hap</a> — Fri May 05, 2006 2:16 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-05-04T07:29:57-07:00</updated>
<published>2006-05-04T07:29:57-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12519#p12519</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12519#p12519"/>
<title type="html"><![CDATA[Re: Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12519#p12519"><![CDATA[
<div class="quotetitle">Josh wrote:</div><div class="quotecontent"><br />Also, DPCM DMA is said to take 4 cycles, even though only one read is being performed. What's happening on the bus during this time?<br /></div><br />It's likely that the DMA makes three dummy reads while waiting for potential three-writes-in-a-row instructions (e.g. BRK or anything interrupted by an IRQ, NMI, or RESET) to complete before it starts.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Thu May 04, 2006 7:29 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Josh]]></name></author>
<updated>2006-05-04T02:34:31-07:00</updated>
<published>2006-05-04T02:34:31-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12513#p12513</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12513#p12513"/>
<title type="html"><![CDATA[Overlapping DMA events]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=1467&amp;p=12513#p12513"><![CDATA[
What happens if you perform an OAM DMA via $4014, and during the middle of the 513-cycle period when the DMA is happening, the DPCM channel needs to load the next sample byte? Does the OAM DMA simply get interrupted for the DPCM DMA event, and then resumed where it left off?<br /><br />Also, DPCM DMA is said to take 4 cycles, even though only one read is being performed. What's happening on the bus during this time?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=110">Josh</a> — Thu May 04, 2006 2:34 am</p><hr />
]]></content>
</entry>
</feed>