#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
<<<<<<< HEAD
S_0x13e618180 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x13e611e50 .scope module, "spi_tx" "spi_tx" 3 3;
=======
S_0x128e17f50 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x128e11c40 .scope module, "spi_tx" "spi_tx" 3 3;
>>>>>>> refs/remotes/origin/main
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "trigger";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "copi";
    .port_info 6 /OUTPUT 1 "dclk";
    .port_info 7 /OUTPUT 1 "cs";
<<<<<<< HEAD
P_0x13e607700 .param/l "DATA_CLK_PERIOD" 0 3 5, +C4<00000000000000000000000001100100>;
P_0x13e607740 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
enum0x13e612b30 .enum2/s (32)
=======
P_0x128e07300 .param/l "DATA_CLK_PERIOD" 0 3 5, +C4<00000000000000000000000000000110>;
P_0x128e07340 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
enum0x128e12920 .enum2/s (32)
>>>>>>> refs/remotes/origin/main
   "WAIT" 0,
   "START_TRANSMIT" 1,
   "TRANSMIT" 2
 ;
<<<<<<< HEAD
o0x1400403a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13e62b3b0 .functor AND 1, o0x1400403a0, L_0x13e62b2f0, C4<1>, C4<1>;
v0x13e62a900_0 .net *"_ivl_1", 0 0, L_0x13e62b2f0;  1 drivers
v0x13e62a990_0 .var "busy", 0 0;
o0x140040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e62aa30_0 .net "clk", 0 0, o0x140040010;  0 drivers
v0x13e62aae0_0 .var "copi", 0 0;
v0x13e62ab70_0 .var "cs", 0 0;
v0x13e62ac40_0 .var "data_counter", 7 0;
o0x140040310 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13e62ace0_0 .net "data_in", 7 0, o0x140040310;  0 drivers
v0x13e62ad90_0 .var "data_store", 7 0;
v0x13e62ae40_0 .net "dclk", 0 0, v0x13e62a5b0_0;  1 drivers
v0x13e62af50_0 .var "done", 0 0;
v0x13e62afe0_0 .net "load_data_flag", 0 0, v0x13e62a660_0;  1 drivers
v0x13e62b070_0 .net "rst", 0 0, o0x1400403a0;  0 drivers
v0x13e62b100_0 .var/2s "state", 31 0;
o0x140040100 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e62b190_0 .net "trigger", 0 0, o0x140040100;  0 drivers
E_0x13e608f20/0 .event anyedge, v0x13e62b070_0, v0x13e62a660_0, v0x13e62ac40_0, v0x13e62a7e0_0;
E_0x13e608f20/1 .event anyedge, v0x13e62a990_0, v0x13e62ace0_0;
E_0x13e608f20 .event/or E_0x13e608f20/0, E_0x13e608f20/1;
L_0x13e62b2f0 .reduce/nor v0x13e62a990_0;
S_0x13e60e180 .scope module, "data_clock" "clock_generator" 3 26, 4 3 0, S_0x13e611e50;
=======
o0x1300503a0 .functor BUFZ 1, C4<z>; HiZ drive
L_0x128e2b180 .functor AND 1, o0x1300503a0, L_0x128e2b0c0, C4<1>, C4<1>;
v0x128e2a6d0_0 .net *"_ivl_1", 0 0, L_0x128e2b0c0;  1 drivers
v0x128e2a760_0 .var "busy", 0 0;
o0x130050010 .functor BUFZ 1, C4<z>; HiZ drive
v0x128e2a800_0 .net "clk", 0 0, o0x130050010;  0 drivers
v0x128e2a8b0_0 .var "copi", 0 0;
v0x128e2a940_0 .var "cs", 0 0;
v0x128e2aa10_0 .var "data_counter", 7 0;
o0x130050310 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x128e2aab0_0 .net "data_in", 7 0, o0x130050310;  0 drivers
v0x128e2ab60_0 .var "data_store", 7 0;
v0x128e2ac10_0 .net "dclk", 0 0, v0x128e2a380_0;  1 drivers
v0x128e2ad20_0 .var "done", 0 0;
v0x128e2adb0_0 .net "load_data_flag", 0 0, v0x128e2a430_0;  1 drivers
v0x128e2ae40_0 .net "rst", 0 0, o0x1300503a0;  0 drivers
v0x128e2aed0_0 .var/2s "state", 31 0;
o0x130050100 .functor BUFZ 1, C4<z>; HiZ drive
v0x128e2af60_0 .net "trigger", 0 0, o0x130050100;  0 drivers
E_0x128e07e00/0 .event anyedge, v0x128e2ae40_0, v0x128e2a430_0, v0x128e2aa10_0, v0x128e2a5b0_0;
E_0x128e07e00/1 .event anyedge, v0x128e2a760_0, v0x128e2aab0_0;
E_0x128e07e00 .event/or E_0x128e07e00/0, E_0x128e07e00/1;
L_0x128e2b0c0 .reduce/nor v0x128e2a760_0;
S_0x128e0df70 .scope module, "data_clock" "clock_generator" 3 29, 4 3 0, S_0x128e11c40;
>>>>>>> refs/remotes/origin/main
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "trigger";
    .port_info 3 /OUTPUT 1 "output_clk";
    .port_info 4 /OUTPUT 1 "pre_falling_edge";
<<<<<<< HEAD
P_0x13e60e520 .param/l "HALF_PER" 1 4 15, +C4<00000000000000000000000000110010>;
P_0x13e60e560 .param/l "PERIOD" 0 4 5, +C4<00000000000000000000000001100100>;
v0x13e61aa80_0 .net "clk", 0 0, o0x140040010;  alias, 0 drivers
v0x13e62a500_0 .var "counter", 5 0;
v0x13e62a5b0_0 .var "output_clk", 0 0;
v0x13e62a660_0 .var "pre_falling_edge", 0 0;
v0x13e62a700_0 .net "rst", 0 0, L_0x13e62b3b0;  1 drivers
v0x13e62a7e0_0 .net "trigger", 0 0, o0x140040100;  alias, 0 drivers
E_0x13e609240 .event posedge, v0x13e61aa80_0;
E_0x13e609590 .event anyedge, v0x13e62a700_0, v0x13e62a500_0, v0x13e62a5b0_0;
S_0x13e611fc0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 5 1;
 .timescale -9 -12;
    .scope S_0x13e60e180;
T_0 ;
Ewait_0 .event/or E_0x13e609590, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x13e62a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e62a660_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e62a500_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x13e62a5b0_0;
=======
P_0x128e0e310 .param/l "HALF_PER" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x128e0e350 .param/l "PERIOD" 0 4 5, +C4<00000000000000000000000000000110>;
v0x128e08a10_0 .net "clk", 0 0, o0x130050010;  alias, 0 drivers
v0x128e2a2d0_0 .var "counter", 1 0;
v0x128e2a380_0 .var "output_clk", 0 0;
v0x128e2a430_0 .var "pre_falling_edge", 0 0;
v0x128e2a4d0_0 .net "rst", 0 0, L_0x128e2b180;  1 drivers
v0x128e2a5b0_0 .net "trigger", 0 0, o0x130050100;  alias, 0 drivers
E_0x128e07bd0 .event posedge, v0x128e08a10_0;
E_0x128e08f40 .event anyedge, v0x128e2a4d0_0, v0x128e2a2d0_0, v0x128e2a380_0;
S_0x128e11db0 .scope module, "cocotb_iverilog_dump" "cocotb_iverilog_dump" 5 1;
 .timescale -9 -12;
    .scope S_0x128e0df70;
T_0 ;
Ewait_0 .event/or E_0x128e08f40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x128e2a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e2a430_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x128e2a2d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x128e2a380_0;
>>>>>>> refs/remotes/origin/main
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
<<<<<<< HEAD
    %store/vec4 v0x13e62a660_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e62a660_0, 0, 1;
=======
    %store/vec4 v0x128e2a430_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128e2a430_0, 0, 1;
>>>>>>> refs/remotes/origin/main
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
<<<<<<< HEAD
    .scope S_0x13e60e180;
T_1 ;
    %wait E_0x13e609240;
    %load/vec4 v0x13e62a700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62a5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13e62a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x13e62a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62a5b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13e62a500_0;
    %pad/u 32;
    %cmpi/u 49, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x13e62a500_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x13e62a500_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13e62a5b0_0;
    %inv;
    %assign/vec4 v0x13e62a5b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x13e62a500_0, 0;
=======
    .scope S_0x128e0df70;
T_1 ;
    %wait E_0x128e07bd0;
    %load/vec4 v0x128e2a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a380_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x128e2a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x128e2a2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a380_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x128e2a2d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x128e2a2d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x128e2a2d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x128e2a380_0;
    %inv;
    %assign/vec4 v0x128e2a380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x128e2a2d0_0, 0;
>>>>>>> refs/remotes/origin/main
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
<<<<<<< HEAD
    .scope S_0x13e611e50;
T_2 ;
Ewait_1 .event/or E_0x13e608f20, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x13e62b070_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x13e62afe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x13e62ac40_0;
=======
    .scope S_0x128e11c40;
T_2 ;
Ewait_1 .event/or E_0x128e07e00, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x128e2ae40_0;
    %flag_set/vec4 8;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x128e2adb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v0x128e2aa10_0;
>>>>>>> refs/remotes/origin/main
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
<<<<<<< HEAD
    %store/vec4 v0x13e62b100_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13e62b190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x13e62a990_0;
=======
    %store/vec4 v0x128e2aed0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x128e2af60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x128e2a760_0;
>>>>>>> refs/remotes/origin/main
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 32;
<<<<<<< HEAD
    %store/vec4 v0x13e62b100_0, 0, 32;
    %load/vec4 v0x13e62ace0_0;
    %store/vec4 v0x13e62ad90_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x13e62a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13e62b100_0, 0, 32;
=======
    %store/vec4 v0x128e2aed0_0, 0, 32;
    %load/vec4 v0x128e2aab0_0;
    %store/vec4 v0x128e2ab60_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x128e2a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x128e2aed0_0, 0, 32;
>>>>>>> refs/remotes/origin/main
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
<<<<<<< HEAD
    .scope S_0x13e611e50;
T_3 ;
    %wait E_0x13e609240;
    %load/vec4 v0x13e62b070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62a990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e62ab70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13e62b100_0;
=======
    .scope S_0x128e11c40;
T_3 ;
    %wait E_0x128e07bd0;
    %load/vec4 v0x128e2ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128e2a940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x128e2aed0_0;
>>>>>>> refs/remotes/origin/main
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %assign/vec4 v0x13e62a990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e62ab70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13e62ac40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62af50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62aae0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e62ab70_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x13e62ac40_0, 0;
    %load/vec4 v0x13e62ad90_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x13e62aae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e62a990_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x13e62afe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x13e62ac40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x13e62ac40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13e62ac40_0, 0;
T_3.8 ;
    %load/vec4 v0x13e62ad90_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x13e62ac40_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x13e62aae0_0, 0;
=======
    %assign/vec4 v0x128e2a760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128e2a940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x128e2aa10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2ad20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a8b0_0, 0;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128e2a940_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x128e2aa10_0, 0;
    %load/vec4 v0x128e2ab60_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x128e2a8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128e2a760_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x128e2adb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x128e2aa10_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x128e2aa10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x128e2aa10_0, 0;
T_3.8 ;
    %load/vec4 v0x128e2ab60_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x128e2aa10_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x128e2a8b0_0, 0;
>>>>>>> refs/remotes/origin/main
T_3.6 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
<<<<<<< HEAD
    .scope S_0x13e611fc0;
T_4 ;
    %vpi_call/w 5 3 "$dumpfile", "/Users/cathyhu/fall2025/s965/lab2/sim_build/spi_tx.fst" {0 0 0};
    %vpi_call/w 5 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13e611e50 {0 0 0};
=======
    .scope S_0x128e11db0;
T_4 ;
    %vpi_call/w 5 3 "$dumpfile", "/Users/cathyhu/fall2025/s965/lab2/sim_build/spi_tx.fst" {0 0 0};
    %vpi_call/w 5 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x128e11c40 {0 0 0};
>>>>>>> refs/remotes/origin/main
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/Users/cathyhu/fall2025/s965/lab2/hdl/spi_tx.sv";
    "/Users/cathyhu/fall2025/s965/lab2/hdl/clock_generator.sv";
    "/Users/cathyhu/fall2025/s965/lab2/sim_build/cocotb_iverilog_dump.v";
