# Logic Synthesis

The Logic Synthesis step converting the RTL to Gate Level. 

