# 4bit-ALU-based-on-Hans-Carlson-Adders
Verilog design of a 4-bit Arithmetic Logic Unit (ALU) using Hans-Carlson adders for operands represented in two's complement form.
