=N:[UsageMeter (2025-07-14 00:22:24 Türkiye Standart Saati)] usage server initial connection
=N:[License] 
Licensed for Altair DSim Cloud.
=N:[License] New lease granted.
Analyzing...
Elaborating...
  Top-level modules:
    $unit
    dv_top
  Found 45 unique specialization(s) of 39 design element(s).
=W:[MultiBlockWrite]:
    The following variables are written by at least one    
    always_comb/latch/ff block, and some other block:      

    mem_size     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    reg_addr     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    fpu_flags    ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    is_float     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    is_load      ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    is_store     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    reg_data     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    pc           ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    mem_addr     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    mem_data     ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    valid        ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

    instr        ..\..\modules\decode_stage\src\rv32i_decoder.sv:256:5    
                 ..\..\modules\decode_stage\src\decode_stage.sv:129:5     
                 ..\..\modules\write_back\src\write_back_stage.sv:84:5    
                 ..\..\modules\execute\src\execute_stage.sv:115:5         
                 ..\..\modules\fetch_stage\src\fetch_stage.sv:84:5        
                 ..\..\modules\mem\src\mem_stage.sv:83:5                  

Optimizing...
Building models...
PLI/VPI access: +rwb 
Simulation time precision is 1ns.
Linking image.so...
Using default typical min/typ/max.
=S:Begin run-time elaboration and static initialization...
=N:[dumpVCD] preparing VCD dump to 'advanced_test/test5/waves/advanced_test_test5_2025_07_14_00_22_24.vcd'.
=N:[dump] Dump started at time 0
=N:Starting event scheduler...
RV32I Core RISC-V DV Testbench
Instruction base address: 0x00001000
Data base address: 0x10000000
Simulation started at time                    0
Loading default test program
=W:[ReadMemAddr] ..\..\testbench\riscv_dv_tb\dv_top.sv:276:17: Too few data items, encountered EOF before end of specified address range.
Default test loaded from ../hex/init.hex
Test program loaded at time                    1
Reset released at time                   50
Test execution started, max_cycles =      20000
Test timeout after      20000 cycles
TEST FAILED at time               200045
=== SIMULATION SUMMARY ===
Total cycles:       20014
Final PC: 0x0000b2a8
Test passed: 0
Test failed: 1
=T:Simulation terminated by $finish at time 200145 (..\..\testbench\riscv_dv_tb\dv_top.sv:347);
Run directory: D:\Ensar\Tez\RV32I\digital\sim\run
  System timescale is 1ns / 1ns
  Altair DSim version: 2025.0.1 (b:R #c:53 h:1668cd8edb os:msys2_)
  Random seed: (defaulted to 1)
