set_property LOC GTYE4_CHANNEL_X0Y7 [get_cells {top_i/xdma_0/inst/pcie4_ip_i/inst/top_xdma_0_0_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/top_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.top_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST}]
set_property PACKAGE_PIN P2 [get_ports {pcie_7x_mgt_rtl_0_rxp[0]}]

set_property PACKAGE_PIN V7 [get_ports {pci_clk_clk_p[0]}]

set_property PACKAGE_PIN E26 [get_ports {axi_clk_led[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {axi_clk_led[0]}]
set_property DRIVE 2 [get_ports {axi_clk_led[0]}]

set_property PACKAGE_PIN T19 [get_ports pci_rst_n]
set_property IOSTANDARD LVCMOS18 [get_ports pci_rst_n]

set_property PACKAGE_PIN D26 [get_ports user_lnk_up]
set_property IOSTANDARD LVCMOS18 [get_ports user_lnk_up]
set_property DRIVE 2 [get_ports user_lnk_up]
