// Seed: 1281082203
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1
);
  assign id_1 = -1;
  logic id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_2  = 32'd25,
    parameter id_36 = 32'd90
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34[-1 : ~1'b0-id_36],
    id_35,
    _id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  inout wire _id_36;
  output wire id_35;
  output logic [7:0] id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  module_0 modCall_1 (
      id_8,
      id_38
  );
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  output uwire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  output logic [7:0] id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  logic id_39;
  assign id_20 = -1'h0;
  assign id_35 = id_37 - 1'd0 & id_30;
  assign id_21 = id_18;
  assign id_15[id_2] = id_1;
endmodule
