# âš ï¸ CÃ¡c TrÆ°á»ng Há»£p Xung Äá»™t Trong AXI Interconnect

## ğŸ“‹ Tá»•ng Quan

TÃ i liá»‡u nÃ y phÃ¢n tÃ­ch cÃ¡c trÆ°á»ng há»£p xung Ä‘á»™t (conflict) cÃ³ thá»ƒ xáº£y ra trong AXI Interconnect khi nhiá»u master cÃ¹ng truy cáº­p vÃ o cÃ¹ng má»™t slave hoáº·c cÃ¹ng má»™t resource.

---

## ğŸ—ï¸ Kiáº¿n TrÃºc AXI Interconnect

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              AXI_Interconnect_Full                            â”‚
â”‚                                                               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Master Ports (Input)                                â”‚     â”‚
â”‚  â”‚  S00: SERV Instruction Bus (Read-only)             â”‚     â”‚
â”‚  â”‚  S01: SERV Data Bus (Read-Write)                    â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                           â”‚                                   â”‚
â”‚                           â–¼                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Arbitration Layer                                 â”‚     â”‚
â”‚  â”‚  - Write_Arbiter (Fixed Priority hoáº·c Round-Robin) â”‚     â”‚
â”‚  â”‚  - Read_Arbiter (QoS-based)                        â”‚     â”‚
â”‚  â”‚  - Qos_Arbiter (QoS-based cho Write)               â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                           â”‚                                   â”‚
â”‚                           â–¼                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Address Decoding                                  â”‚     â”‚
â”‚  â”‚  - Write_Addr_Channel_Dec                          â”‚     â”‚
â”‚  â”‚  - Read_Addr_Channel_Dec                           â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                           â”‚                                   â”‚
â”‚                           â–¼                                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚
â”‚  â”‚  Slave Ports (Output)                               â”‚     â”‚
â”‚  â”‚  M00: Instruction Memory (Read-only)                â”‚     â”‚
â”‚  â”‚  M01: Data Memory (Read-Write)                      â”‚     â”‚
â”‚  â”‚  M02: ALU Memory (Read-Write)                       â”‚     â”‚
â”‚  â”‚  M03: Reserved Memory (Read-only)                   â”‚     â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”´ Loáº¡i 1: Xung Äá»™t Master â†’ Slave (CÃ¹ng Slave)

### 1.1. Write Address Channel Conflict

**TÃ¬nh huá»‘ng**: Cáº£ 2 masters (S00, S01) cÃ¹ng gá»­i write request Ä‘áº¿n cÃ¹ng má»™t slave

**VÃ­ dá»¥**:
- Master 0 (S00): `awaddr = 0x4000_0100` â†’ Slave 1 (M01)
- Master 1 (S01): `awaddr = 0x4000_0200` â†’ Slave 1 (M01)

**CÆ¡ cháº¿ xá»­ lÃ½**:

#### a) Fixed Priority Arbiter (`Write_Arbiter.v`)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Truth Table:                                            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚  â”‚ M0_valid â”‚ M1_valid â”‚   Selected   â”‚                â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚  â”‚    0     â”‚    0     â”‚   M0 (def)   â”‚                â”‚
â”‚  â”‚    1     â”‚    0     â”‚      M0      â”‚                â”‚
â”‚  â”‚    0     â”‚    1     â”‚      M1      â”‚                â”‚
â”‚  â”‚    1     â”‚    1     â”‚   M0 (M0>M1) â”‚ âš ï¸ Fixed Priorityâ”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**HÃ nh vi**:
- âœ… Master 0 luÃ´n Ä‘Æ°á»£c Æ°u tiÃªn
- âš ï¸ **Master 1 cÃ³ thá»ƒ bá»‹ starvation** náº¿u Master 0 liÃªn tá»¥c request
- âš ï¸ Master 1 pháº£i Ä‘á»£i Master 0 hoÃ n thÃ nh transaction

**Timeline**:
```
Cycle 0: M0_awvalid=1, M1_awvalid=1 â†’ Arbiter chá»n M0
Cycle 1: M0 transaction báº¯t Ä‘áº§u, M1 pháº£i Ä‘á»£i
Cycle 2: M0 transaction tiáº¿p tá»¥c, M1 váº«n Ä‘á»£i
...
Cycle N: M0 transaction hoÃ n thÃ nh
Cycle N+1: M1 transaction má»›i báº¯t Ä‘áº§u
```

#### b) Round-Robin Arbiter (`Write_Arbiter_RR.v`)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Truth Table:                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚ M0_valid â”‚ M1_valid â”‚ last_served â”‚   Selected   â”‚       â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚
â”‚  â”‚    0     â”‚    0     â”‚      x      â”‚   M0 (def)   â”‚       â”‚
â”‚  â”‚    1     â”‚    0     â”‚      x      â”‚      M0      â”‚       â”‚
â”‚  â”‚    0     â”‚    1     â”‚      x      â”‚      M1      â”‚       â”‚
â”‚  â”‚    1     â”‚    1     â”‚   0 (M0)    â”‚      M1      â”‚ âœ… RR â”‚
â”‚  â”‚    1     â”‚    1     â”‚   1 (M1)    â”‚      M0      â”‚ âœ… RR â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**HÃ nh vi**:
- âœ… **Fair arbitration**: LuÃ¢n phiÃªn giá»¯a M0 vÃ  M1
- âœ… **KhÃ´ng cÃ³ starvation**: Cáº£ 2 masters Ä‘á»u Ä‘Æ°á»£c phá»¥c vá»¥
- âœ… Master khÃ´ng Ä‘Æ°á»£c phá»¥c vá»¥ láº§n trÆ°á»›c sáº½ Ä‘Æ°á»£c Æ°u tiÃªn láº§n nÃ y

**Timeline**:
```
Cycle 0: M0_awvalid=1, M1_awvalid=1, last_served=M0 â†’ Chá»n M1
Cycle 1: M1 transaction báº¯t Ä‘áº§u, last_served=M1
Cycle 2: M1 transaction tiáº¿p tá»¥c
...
Cycle N: M1 transaction hoÃ n thÃ nh
Cycle N+1: Náº¿u cáº£ 2 cÃ¹ng request â†’ Chá»n M0 (vÃ¬ last_served=M1)
```

#### c) QoS-based Arbiter (`Qos_Arbiter.v`)
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Truth Table:                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ M0_valid â”‚ M1_valid â”‚ M0_QoS â”‚ M1_QoS â”‚   Selected   â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚    0     â”‚    0     â”‚   x    â”‚   x    â”‚   M0 (def)   â”‚  â”‚
â”‚  â”‚    1     â”‚    0     â”‚   x    â”‚   x    â”‚      M0      â”‚  â”‚
â”‚  â”‚    0     â”‚    1     â”‚   x    â”‚   x    â”‚      M1      â”‚  â”‚
â”‚  â”‚    1     â”‚    1     â”‚  >=    â”‚   <    â”‚      M0      â”‚  â”‚
â”‚  â”‚    1     â”‚    1     â”‚   <    â”‚  >=    â”‚      M1      â”‚  â”‚
â”‚  â”‚    1     â”‚    1     â”‚   ==   â”‚   ==   â”‚   M0 (tie)   â”‚  â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**HÃ nh vi**:
- âœ… Master cÃ³ QoS cao hÆ¡n Ä‘Æ°á»£c Æ°u tiÃªn
- âœ… Náº¿u QoS báº±ng nhau â†’ Master 0 Ä‘Æ°á»£c Æ°u tiÃªn
- âš ï¸ Master cÃ³ QoS tháº¥p cÃ³ thá»ƒ bá»‹ delay náº¿u master khÃ¡c cÃ³ QoS cao hÆ¡n liÃªn tá»¥c request

**VÃ­ dá»¥**:
```
M0: awqos = 4'b1111 (QoS = 15, cao nháº¥t)
M1: awqos = 4'b0000 (QoS = 0, tháº¥p nháº¥t)
â†’ M0 luÃ´n Ä‘Æ°á»£c Æ°u tiÃªn
```

---

### 1.2. Read Address Channel Conflict

**TÃ¬nh huá»‘ng**: Cáº£ 2 masters cÃ¹ng gá»­i read request Ä‘áº¿n cÃ¹ng má»™t slave

**CÆ¡ cháº¿ xá»­ lÃ½**: QoS-based Arbiter (`Read_Arbiter.v`)

**HÃ nh vi**:
- âœ… Master cÃ³ QoS cao hÆ¡n Ä‘Æ°á»£c Æ°u tiÃªn
- âœ… Náº¿u QoS báº±ng nhau â†’ Master 0 Ä‘Æ°á»£c Æ°u tiÃªn
- âš ï¸ TÆ°Æ¡ng tá»± nhÆ° Write Address Channel vá»›i QoS

**VÃ­ dá»¥**:
```
M0: araddr = 0x0000_0100, arqos = 4'b0011 (QoS = 3) â†’ Slave 0
M1: araddr = 0x0000_0200, arqos = 4'b1111 (QoS = 15) â†’ Slave 0
â†’ M1 Ä‘Æ°á»£c Æ°u tiÃªn vÃ¬ QoS cao hÆ¡n
```

---

### 1.3. Write Data Channel Conflict

**TÃ¬nh huá»‘ng**: Cáº£ 2 masters cÃ¹ng gá»­i write data Ä‘áº¿n cÃ¹ng má»™t slave

**CÆ¡ cháº¿ xá»­ lÃ½**:
- Write Data Channel **khÃ´ng cÃ³ arbitration riÃªng**
- Data channel Ä‘Æ°á»£c route dá»±a trÃªn **Selected Master** tá»« Write Address Channel
- Data pháº£i match vá»›i address Ä‘Ã£ Ä‘Æ°á»£c grant

**HÃ nh vi**:
- âœ… Write data Ä‘Æ°á»£c route theo master Ä‘Ã£ Ä‘Æ°á»£c chá»n á»Ÿ AW channel
- âš ï¸ Náº¿u master khÃ¡c gá»­i data trÆ°á»›c khi master Ä‘Æ°á»£c chá»n â†’ **Data mismatch**
- âš ï¸ Cáº§n Ä‘áº£m báº£o data channel Ä‘i theo Ä‘Ãºng master Ä‘Ã£ Ä‘Æ°á»£c grant

**Timeline**:
```
Cycle 0: AW arbitration â†’ Chá»n M0
Cycle 1: M0_AW handshake â†’ M0_awready=1
Cycle 2: M0_W data pháº£i Ä‘Æ°á»£c gá»­i (match vá»›i M0_AW)
Cycle 3: M1_W data sáº½ bá»‹ ignore hoáº·c gÃ¢y lá»—i náº¿u gá»­i sai timing
```

---

### 1.4. Write Response Channel Conflict

**TÃ¬nh huá»‘ng**: Cáº£ 2 masters cÃ¹ng nháº­n write response tá»« cÃ¹ng má»™t slave

**CÆ¡ cháº¿ xá»­ lÃ½**: Write Response Channel Arbiter (`Write_Resp_Channel_Arb.v`)

**HÃ nh vi**:
- âœ… Response Ä‘Æ°á»£c route vá» Ä‘Ãºng master dá»±a trÃªn transaction ID
- âœ… Response channel cÃ³ arbitration riÃªng Ä‘á»ƒ route vá» Ä‘Ãºng master
- âš ï¸ Cáº§n match `bid` (response ID) vá»›i `awid` (request ID)

**VÃ­ dá»¥**:
```
M0: awid = 4'h0, write to Slave 1
M1: awid = 4'h1, write to Slave 1
â†’ Slave 1 tráº£ vá»: bid = 4'h0 (cho M0), bid = 4'h1 (cho M1)
â†’ Arbiter route response vá» Ä‘Ãºng master dá»±a trÃªn bid
```

---

### 1.5. Read Data Channel Conflict

**TÃ¬nh huá»‘ng**: Cáº£ 2 masters cÃ¹ng nháº­n read data tá»« cÃ¹ng má»™t slave

**CÆ¡ cháº¿ xá»­ lÃ½**:
- Read Data Channel **khÃ´ng cÃ³ arbitration riÃªng**
- Data Ä‘Æ°á»£c route vá» Ä‘Ãºng master dá»±a trÃªn transaction ID
- Cáº§n match `rid` (response ID) vá»›i `arid` (request ID)

**HÃ nh vi**:
- âœ… Response Ä‘Æ°á»£c route vá» Ä‘Ãºng master dá»±a trÃªn `rid`
- âš ï¸ Cáº§n Ä‘áº£m báº£o slave tráº£ vá» Ä‘Ãºng `rid` match vá»›i `arid`

---

## ğŸ”´ Loáº¡i 2: Xung Äá»™t Cross-Channel (KhÃ¡c Channel)

### 2.1. Write Address vs Read Address Conflict

**TÃ¬nh huá»‘ng**: Má»™t master gá»­i write request, master khÃ¡c gá»­i read request Ä‘áº¿n cÃ¹ng slave

**VÃ­ dá»¥**:
- Master 0: Write to `0x4000_0100` (Slave 1)
- Master 1: Read from `0x4000_0200` (Slave 1)

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… **CÃ³ thá»ƒ parallel**: Write vÃ  Read cÃ³ thá»ƒ xáº£y ra Ä‘á»“ng thá»i
- âœ… Má»—i channel cÃ³ arbiter riÃªng (AW arbiter vÃ  AR arbiter)
- âš ï¸ **CÃ³ thá»ƒ xáº£y ra data inconsistency** náº¿u:
  - Master 0 write data vÃ o address X
  - Master 1 read data tá»« address X (cÃ¹ng lÃºc)
  - Master 1 cÃ³ thá»ƒ Ä‘á»c Ä‘Æ°á»£c data cÅ© hoáº·c data má»›i (tÃ¹y timing)

**Timeline**:
```
Cycle 0: M0_AW valid â†’ AW Arbiter chá»n M0
Cycle 0: M1_AR valid â†’ AR Arbiter chá»n M1
Cycle 1: Cáº£ 2 transactions cÃ¹ng xáº£y ra trÃªn Slave 1
Cycle 2: M0 write data, M1 read data (cÃ³ thá»ƒ conflict)
```

---

### 2.2. Multiple Outstanding Transactions

**TÃ¬nh huá»‘ng**: Má»™t master cÃ³ nhiá»u outstanding transactions Ä‘áº¿n cÃ¹ng slave

**VÃ­ dá»¥**:
- Master 0: Write transaction 1 (awid=0x0) â†’ Slave 1
- Master 0: Write transaction 2 (awid=0x1) â†’ Slave 1 (trÆ°á»›c khi transaction 1 hoÃ n thÃ nh)

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… AXI protocol há»— trá»£ multiple outstanding transactions
- âœ… Má»—i transaction cÃ³ ID riÃªng (`awid`, `arid`)
- âš ï¸ **Cáº§n Ä‘áº£m báº£o response matching**: Response pháº£i match vá»›i request ID
- âš ï¸ **CÃ³ thá»ƒ gÃ¢y out-of-order completion**: Transaction 2 cÃ³ thá»ƒ hoÃ n thÃ nh trÆ°á»›c transaction 1

**Timeline**:
```
Cycle 0: M0_AW1 (awid=0x0) â†’ Slave 1
Cycle 1: M0_AW2 (awid=0x1) â†’ Slave 1 (outstanding)
Cycle 2: M0_W1 data
Cycle 3: M0_W2 data
Cycle 4: Slave 1 tráº£ vá» B1 (bid=0x1) â†’ Transaction 2 hoÃ n thÃ nh trÆ°á»›c!
Cycle 5: Slave 1 tráº£ vá» B2 (bid=0x0) â†’ Transaction 1 hoÃ n thÃ nh sau
```

---

## ğŸ”´ Loáº¡i 3: Xung Äá»™t Resource (Internal)

### 3.1. Channel Controller Busy

**TÃ¬nh huá»‘ng**: Channel controller Ä‘ang busy xá»­ lÃ½ transaction, master khÃ¡c request

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… `Channel_Granted` signal: Controller bÃ¡o khi channel sáºµn sÃ ng
- âš ï¸ Master pháº£i Ä‘á»£i `Channel_Granted = 1` má»›i Ä‘Æ°á»£c request
- âš ï¸ Náº¿u `Channel_Granted = 0` â†’ Táº¥t cáº£ requests bá»‹ block

**Timeline**:
```
Cycle 0: M0_AW valid, Channel_Granted=1 â†’ M0 Ä‘Æ°á»£c grant
Cycle 1: Channel_Granted=0 (controller busy)
Cycle 2: M1_AW valid, Channel_Granted=0 â†’ M1 bá»‹ block
Cycle 3: Channel_Granted=1 â†’ M1 cÃ³ thá»ƒ request
```

---

### 3.2. Address Decoder Conflict

**TÃ¬nh huá»‘ng**: Nhiá»u masters cÃ¹ng request Ä‘áº¿n cÃ¹ng address range (cÃ¹ng slave)

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… Address decoder decode address â†’ Chá»n slave
- âœ… Arbitration xáº£y ra **trÆ°á»›c** address decoding
- âš ï¸ Náº¿u 2 masters request Ä‘áº¿n cÃ¹ng slave â†’ Arbitration quyáº¿t Ä‘á»‹nh master nÃ o Ä‘Æ°á»£c chá»n

**Flow**:
```
M0_AW: awaddr = 0x4000_0100 â†’ Decode: bits[31:30]=01 â†’ Slave 1
M1_AW: awaddr = 0x4000_0200 â†’ Decode: bits[31:30]=01 â†’ Slave 1
â†’ Arbitration: Chá»n M0 hoáº·c M1
â†’ Decoder route Ä‘áº¿n Slave 1
```

---

### 3.3. Buffer/Queue Full

**TÃ¬nh huá»‘ng**: Internal buffer/queue Ä‘áº§y, khÃ´ng thá»ƒ nháº­n thÃªm transaction

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… Interconnect cÃ³ buffers (`Queue.v`, `Resp_Queue.v`) Ä‘á»ƒ queue transactions
- âš ï¸ Náº¿u buffer full â†’ `awready` hoáº·c `arready` = 0
- âš ï¸ Master pháº£i Ä‘á»£i buffer cÃ³ chá»— trá»‘ng

**Timeline**:
```
Cycle 0: M0_AW valid, Buffer cÃ³ chá»— â†’ awready=1
Cycle 1: M1_AW valid, Buffer Ä‘áº§y â†’ awready=0
Cycle 2: Buffer xá»­ lÃ½ transaction â†’ CÃ³ chá»— trá»‘ng
Cycle 3: M1_AW valid, Buffer cÃ³ chá»— â†’ awready=1
```

---

## ğŸ”´ Loáº¡i 4: Xung Äá»™t Timing

### 4.1. Setup/Hold Time Violation

**TÃ¬nh huá»‘ng**: Signal thay Ä‘á»•i khÃ´ng Ä‘Ãºng timing

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… Registered outputs: Táº¥t cáº£ outputs Ä‘Æ°á»£c register Ä‘á»ƒ Ä‘áº£m báº£o timing
- âš ï¸ Combinational paths cÃ³ thá»ƒ gÃ¢y timing violation
- âš ï¸ Cáº§n Ä‘áº£m báº£o setup/hold time cho táº¥t cáº£ signals

---

### 4.2. Clock Domain Crossing

**TÃ¬nh huá»‘ng**: Signals tá»« clock domain khÃ¡c (náº¿u cÃ³)

**CÆ¡ cháº¿ xá»­ lÃ½**:
- âœ… Hiá»‡n táº¡i: Táº¥t cáº£ signals trong cÃ¹ng clock domain (ACLK)
- âš ï¸ Náº¿u cÃ³ clock domain crossing â†’ Cáº§n synchronizer

---

## ğŸ“Š TÃ³m Táº¯t CÃ¡c TrÆ°á»ng Há»£p Xung Äá»™t

| Loáº¡i Xung Äá»™t | Channel | CÆ¡ Cháº¿ Xá»­ LÃ½ | CÃ³ Thá»ƒ Xáº£y Ra? | Má»©c Äá»™ NghiÃªm Trá»ng |
|---------------|---------|--------------|----------------|---------------------|
| **Master â†’ Slave (cÃ¹ng slave)** |
| Write Address | AW | Fixed Priority / Round-Robin / QoS | âœ… CÃ³ | âš ï¸ Trung bÃ¬nh |
| Read Address | AR | QoS-based | âœ… CÃ³ | âš ï¸ Trung bÃ¬nh |
| Write Data | W | Route theo AW | âœ… CÃ³ | âš ï¸ Tháº¥p |
| Write Response | B | ID matching | âœ… CÃ³ | âš ï¸ Tháº¥p |
| Read Data | R | ID matching | âœ… CÃ³ | âš ï¸ Tháº¥p |
| **Cross-Channel** |
| AW vs AR | AW + AR | Parallel arbitration | âœ… CÃ³ | âš ï¸ Trung bÃ¬nh |
| Multiple Outstanding | Táº¥t cáº£ | ID matching | âœ… CÃ³ | âš ï¸ Trung bÃ¬nh |
| **Resource** |
| Channel Busy | Táº¥t cáº£ | Channel_Granted | âœ… CÃ³ | âš ï¸ Tháº¥p |
| Buffer Full | Táº¥t cáº£ | Ready signals | âœ… CÃ³ | âš ï¸ Tháº¥p |
| **Timing** |
| Setup/Hold | Táº¥t cáº£ | Registered outputs | âš ï¸ Hiáº¿m | ğŸ”´ Cao |

---

## ğŸ›¡ï¸ CÆ¡ Cháº¿ Báº£o Vá»‡

### 1. Arbitration Policies

- **Fixed Priority**: ÄÆ¡n giáº£n, latency tháº¥p, nhÆ°ng cÃ³ thá»ƒ gÃ¢y starvation
- **Round-Robin**: Fair, khÃ´ng cÃ³ starvation, nhÆ°ng cÃ³ thá»ƒ tÄƒng latency
- **QoS-based**: Linh hoáº¡t, há»— trá»£ priority, nhÆ°ng phá»©c táº¡p hÆ¡n

### 2. ID Matching

- Má»—i transaction cÃ³ ID riÃªng (`awid`, `arid`)
- Response pháº£i match vá»›i request ID (`bid`, `rid`)
- Äáº£m báº£o response vá» Ä‘Ãºng master

### 3. Handshake Protocol

- AXI sá»­ dá»¥ng valid/ready handshake
- Master pháº£i Ä‘á»£i ready trÆ°á»›c khi gá»­i data
- Äáº£m báº£o khÃ´ng máº¥t data

### 4. Channel Controllers

- Má»—i channel cÃ³ controller riÃªng
- Quáº£n lÃ½ state machine vÃ  flow control
- Äáº£m báº£o transactions Ä‘Æ°á»£c xá»­ lÃ½ Ä‘Ãºng thá»© tá»±

---

## âš ï¸ CÃ¡c Váº¥n Äá» Tiá»m áº¨n

### 1. Starvation (Fixed Priority)

**Váº¥n Ä‘á»**: Master 1 cÃ³ thá»ƒ bá»‹ starvation náº¿u Master 0 liÃªn tá»¥c request

**Giáº£i phÃ¡p**: Sá»­ dá»¥ng Round-Robin hoáº·c QoS-based arbitration

### 2. Data Inconsistency

**Váº¥n Ä‘á»**: Read cÃ³ thá»ƒ Ä‘á»c Ä‘Æ°á»£c data cÅ© náº¿u write chÆ°a hoÃ n thÃ nh

**Giáº£i phÃ¡p**: 
- Sá»­ dá»¥ng memory barriers
- Äáº£m báº£o write hoÃ n thÃ nh trÆ°á»›c khi read
- Sá»­ dá»¥ng cache coherency protocols

### 3. Out-of-Order Completion

**Váº¥n Ä‘á»**: Transactions cÃ³ thá»ƒ hoÃ n thÃ nh khÃ´ng theo thá»© tá»±

**Giáº£i phÃ¡p**: 
- Sá»­ dá»¥ng transaction ID Ä‘á»ƒ match
- Master pháº£i xá»­ lÃ½ responses theo ID, khÃ´ng theo thá»© tá»±

### 4. Deadlock

**Váº¥n Ä‘á»**: 2 masters cÃ¹ng Ä‘á»£i nhau â†’ Deadlock

**Giáº£i phÃ¡p**:
- Timeout mechanisms
- Proper arbitration policies
- Avoid circular dependencies

---

## ğŸ“ Khuyáº¿n Nghá»‹

### 1. Chá»n Arbitration Policy PhÃ¹ Há»£p

- **Fixed Priority**: Khi cÃ³ master quan trá»ng hÆ¡n
- **Round-Robin**: Khi cáº§n fairness
- **QoS-based**: Khi cáº§n linh hoáº¡t vÃ  priority

### 2. Monitor vÃ  Debug

- ThÃªm monitors Ä‘á»ƒ track arbitration decisions
- Log cÃ¡c trÆ°á»ng há»£p conflict
- Measure latency vÃ  throughput

### 3. Test Cases

- Test starvation scenarios
- Test parallel access
- Test multiple outstanding transactions
- Test edge cases

---

*TÃ i liá»‡u nÃ y dá»±a trÃªn phÃ¢n tÃ­ch code cá»§a AXI Interconnect trong dá»± Ã¡n.*

