Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Mar 13 16:50:31 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.665        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.665        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.588ns  (logic 0.946ns (20.620%)  route 3.642ns (79.380%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.348    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.472 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.775    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.899 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.689    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.813 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.239    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.357 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.436     9.794    alu16/adder/E[0]
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531    14.936    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.258    15.194    
                         clock uncertainty           -0.035    15.158    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.459    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.946ns (22.561%)  route 3.247ns (77.439%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.348    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.472 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.775    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.899 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.689    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.813 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.239    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.357 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.042     9.399    inputstorer/E[0]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.946ns (22.561%)  route 3.247ns (77.439%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.348    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.472 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.775    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.899 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.689    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.813 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.239    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.357 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.042     9.399    inputstorer/E[0]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.946ns (22.561%)  route 3.247ns (77.439%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.348    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.472 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.775    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.899 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.689    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.813 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.239    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.357 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          1.042     9.399    inputstorer/E[0]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.663    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.952ns (21.022%)  route 3.577ns (78.978%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.289    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.413 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.721    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.845 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.805     7.649    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.773 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.537    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.009     9.670    inputstorer/M_last_q_reg[0]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.965    inputstorer/M_storeB_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.952ns (21.022%)  route 3.577ns (78.978%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.289    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.413 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.721    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.845 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.805     7.649    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.773 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.537    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.009     9.670    inputstorer/M_last_q_reg[0]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.965    inputstorer/M_storeB_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.952ns (21.022%)  route 3.577ns (78.978%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.289    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.413 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.721    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.845 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.805     7.649    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.773 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.537    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.009     9.670    inputstorer/M_last_q_reg[0]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.965    inputstorer/M_storeB_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.952ns (21.022%)  route 3.577ns (78.978%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.557     5.141    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.289    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X54Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.413 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.307     6.721    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X54Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.845 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.805     7.649    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.773 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.537    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.009     9.670    inputstorer/M_last_q_reg[0]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.507    14.911    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y57         FDRE (Setup_fdre_C_CE)      -0.169    14.965    inputstorer/M_storeB_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.978ns (23.216%)  route 3.235ns (76.784%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.558     5.142    inputstorer/btnB/CLK
    SLICE_X55Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.692     6.290    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X54Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.414 r  inputstorer/btnB/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.304     6.719    inputstorer/btnB/M_last_q_i_5__0_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124     6.843 r  inputstorer/btnB/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.794     7.637    inputstorer/btnB/M_last_q_i_3__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.524    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.150     8.674 r  inputstorer/btnB/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.680     9.355    inputstorer/btnB/M_ctr_q[0]_i_2__0_n_0
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.440    14.844    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.409    14.672    inputstorer/btnB/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.978ns (23.216%)  route 3.235ns (76.784%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.558     5.142    inputstorer/btnB/CLK
    SLICE_X55Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.692     6.290    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X54Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.414 r  inputstorer/btnB/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.304     6.719    inputstorer/btnB/M_last_q_i_5__0_n_0
    SLICE_X54Y56         LUT5 (Prop_lut5_I4_O)        0.124     6.843 r  inputstorer/btnB/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.794     7.637    inputstorer/btnB/M_last_q_i_3__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.761 f  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.764     8.524    inputstorer/btnB/M_detector_b_in
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.150     8.674 r  inputstorer/btnB/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.680     9.355    inputstorer/btnB/M_ctr_q[0]_i_2__0_n_0
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.440    14.844    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X55Y59         FDRE (Setup_fdre_C_CE)      -0.409    14.672    inputstorer/btnB/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.793    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnB/CLK
    SLICE_X55Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/btnB/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    inputstorer/btnB/M_ctr_q_reg[3]
    SLICE_X55Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.876    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X55Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/btnB/CLK
    SLICE_X55Y55         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.105     1.613    inputstorer/btnB/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.508    inputstorer/btnB/CLK
    SLICE_X55Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  inputstorer/btnB/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.768    inputstorer/btnB/M_ctr_q_reg[7]
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  inputstorer/btnB/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.876    inputstorer/btnB/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X55Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.834     2.024    inputstorer/btnB/CLK
    SLICE_X55Y56         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.105     1.613    inputstorer/btnB/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X59Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnA/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnA/CLK
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnA/CLK
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X55Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.767    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X55Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X55Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X55Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X55Y57         FDRE (Hold_fdre_C_D)         0.105     1.612    inputstorer/btnB/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X55Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  inputstorer/btnB/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.767    inputstorer/btnB/M_ctr_q_reg[15]
    SLICE_X55Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X55Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X55Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X55Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    inputstorer/btnB/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.563     1.507    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.767    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X55Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.875    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/btnB/CLK
    SLICE_X55Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X55Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    inputstorer/btnB/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y56   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y57   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y57   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y55   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y54   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y55   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y57   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y57   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y56   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y57   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y57   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y57   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.733ns  (logic 6.592ns (39.393%)  route 10.141ns (60.607%))
  Logic Levels:           9  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.514 f  alu16/adder/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.884     7.399    alu16/adder/p_0_in[4]
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.299     7.698 r  alu16/adder/io_led_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.516     8.213    alu16/adder/io_led_OBUF[2]_inst_i_7_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.337 r  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.120     9.457    inputstorer/io_led_OBUF[2]_inst_i_1
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.581 r  inputstorer/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.313     9.894    alu16/adder/io_led[2]
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124    10.018 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.164    13.182    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.733 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.733    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.933ns  (logic 6.316ns (42.294%)  route 8.617ns (57.706%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.531 r  alu16/adder/_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.825     7.356    alu16/adder/p_0_in[6]
    SLICE_X56Y56         LUT4 (Prop_lut4_I3_O)        0.302     7.658 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.527     8.185    inputstorer/io_led[14]
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.124     8.309 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.121    11.430    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.933 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.933    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.910ns  (logic 6.337ns (42.500%)  route 8.573ns (57.500%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.514 r  alu16/adder/_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.723     7.238    alu16/adder/p_0_in[4]
    SLICE_X56Y56         LUT4 (Prop_lut4_I3_O)        0.299     7.537 r  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           1.055     8.592    inputstorer/io_led[12]
    SLICE_X59Y56         LUT5 (Prop_lut5_I4_O)        0.124     8.716 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.650    11.366    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    14.910 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.910    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 6.540ns (44.767%)  route 8.070ns (55.233%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.406    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  alu16/adder/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.520    alu16/adder/_inferred__0/i__carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.833 r  alu16/adder/_inferred__0/i__carry__2/O[3]
                         net (fo=4, routed)           0.847     7.681    alu16/adder/M_storeA_q_reg[14][4]
    SLICE_X61Y58         LUT4 (Prop_lut4_I3_O)        0.306     7.987 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.078    11.064    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.610 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.610    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.443ns  (logic 6.154ns (42.607%)  route 8.289ns (57.393%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.322 r  alu16/adder/_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.825     7.147    alu16/adder/p_0_in[2]
    SLICE_X56Y55         LUT4 (Prop_lut4_I3_O)        0.302     7.449 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.636     8.085    inputstorer/io_led[10]
    SLICE_X59Y56         LUT5 (Prop_lut5_I4_O)        0.124     8.209 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.684    10.893    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    14.443 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.443    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.412ns  (logic 6.391ns (44.347%)  route 8.021ns (55.653%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.605 r  alu16/adder/_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.842     7.447    alu16/adder/p_0_in[7]
    SLICE_X56Y56         LUT4 (Prop_lut4_I3_O)        0.306     7.753 r  alu16/adder/io_led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           1.028     8.781    inputstorer/io_led[15]
    SLICE_X59Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.905 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.006    10.912    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    14.412 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.412    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.398ns  (logic 6.548ns (45.482%)  route 7.849ns (54.518%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.406    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.740 r  alu16/adder/_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.914     7.654    alu16/adder/p_0_in[9]
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.303     7.957 r  alu16/adder/io_led_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.791     8.748    inputstorer/io_led[17]
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124     8.872 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.000    10.872    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    14.398 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.398    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.316ns  (logic 6.226ns (43.491%)  route 8.090ns (56.509%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.382 r  alu16/adder/_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.734     7.116    alu16/adder/p_0_in[3]
    SLICE_X56Y54         LUT4 (Prop_lut4_I3_O)        0.306     7.422 r  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.522     7.944    inputstorer/io_led[11]
    SLICE_X60Y54         LUT5 (Prop_lut5_I4_O)        0.124     8.068 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.689    10.758    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.316 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.316    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.313ns  (logic 6.650ns (46.461%)  route 7.663ns (53.539%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.406    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  alu16/adder/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.520    alu16/adder/_inferred__0/i__carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.833 r  alu16/adder/_inferred__0/i__carry__2/O[3]
                         net (fo=4, routed)           0.847     7.681    alu16/adder/M_storeA_q_reg[14][4]
    SLICE_X61Y58         LUT4 (Prop_lut4_I3_O)        0.306     7.987 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.960     8.947    inputstorer/io_led[23][0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I4_O)        0.124     9.071 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.711    10.782    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.531    14.313 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.313    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.239ns  (logic 6.541ns (45.935%)  route 7.698ns (54.065%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=67, routed)          4.145     5.618    inputstorer/io_dip_IBUF[0]
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124     5.742 r  inputstorer/i__carry_i_3/O
                         net (fo=1, routed)           0.000     5.742    alu16/adder/S[1]
    SLICE_X57Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.292 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.292    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.406 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.406    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  alu16/adder/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.520    alu16/adder/_inferred__0/i__carry__1_n_0
    SLICE_X57Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.833 r  alu16/adder/_inferred__0/i__carry__2/O[3]
                         net (fo=4, routed)           0.760     7.593    inputstorer/io_led[1][4]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.306     7.899 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.794    10.693    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    14.239 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.239    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.513ns (61.827%)  route 0.934ns (38.173%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=16, routed)          0.581     0.817    inputstorer/io_dip_IBUF[4]
    SLICE_X65Y57         LUT5 (Prop_lut5_I1_O)        0.045     0.862 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.215    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.447 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.447    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.511ns (61.013%)  route 0.965ns (38.987%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=16, routed)          0.634     0.870    inputstorer/io_dip_IBUF[4]
    SLICE_X64Y54         LUT5 (Prop_lut5_I1_O)        0.045     0.915 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.246    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.476 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.476    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.497ns (59.769%)  route 1.008ns (40.231%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.634     0.864    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.045     0.909 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.374     1.283    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.505 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.505    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.509ns (59.470%)  route 1.029ns (40.530%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.653     0.883    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.928 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.376     1.304    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.538 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.538    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.498ns (58.188%)  route 1.077ns (41.812%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.729     0.959    inputstorer/io_dip_IBUF[5]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.004 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.351    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.575 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.575    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.504ns (57.978%)  route 1.090ns (42.022%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.751     0.981    inputstorer/io_dip_IBUF[5]
    SLICE_X61Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.026 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.340     1.365    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.595 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.595    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.507ns (58.054%)  route 1.089ns (41.946%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=16, routed)          0.649     0.885    inputstorer/io_dip_IBUF[4]
    SLICE_X64Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.930 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.370    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.595 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.595    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.502ns (57.557%)  route 1.107ns (42.443%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.647     0.876    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y57         LUT5 (Prop_lut5_I3_O)        0.045     0.921 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.461     1.382    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.609 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.609    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.523ns (57.983%)  route 1.104ns (42.017%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.595     0.825    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.870 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.379    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.627 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.627    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.429ns  (logic 8.056ns (55.829%)  route 6.374ns (44.171%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      4.009     9.242 f  alu16/adder/s0/P[4]
                         net (fo=2, routed)           1.034    10.275    alu16/adder/s0_n_101
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.399 r  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.663    11.063    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I2_O)        0.124    11.187 r  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.823    12.010    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.134 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.689    12.823    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I0_O)        0.124    12.947 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.164    16.111    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    19.662 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.662    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.724ns  (logic 5.153ns (40.495%)  route 7.571ns (59.505%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          1.842     7.568    inputstorer/M_inputstorer_outB[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I1_O)        0.150     7.718 r  inputstorer/io_led_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819     8.537    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.863 r  inputstorer/io_led_OBUF[12]_inst_i_9/O
                         net (fo=2, routed)           0.941     9.804    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.148     9.952 r  inputstorer/io_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.611    10.562    inputstorer/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I2_O)        0.328    10.890 r  inputstorer/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.670    11.560    inputstorer/io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X60Y54         LUT5 (Prop_lut5_I2_O)        0.124    11.684 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.689    14.374    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    17.932 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.932    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.686ns  (logic 4.910ns (38.706%)  route 7.776ns (61.294%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          1.842     7.568    inputstorer/M_inputstorer_outB[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I1_O)        0.150     7.718 r  inputstorer/io_led_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.819     8.537    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X58Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.863 r  inputstorer/io_led_OBUF[12]_inst_i_9/O
                         net (fo=2, routed)           0.941     9.804    inputstorer/io_led_OBUF[12]_inst_i_9_n_0
    SLICE_X60Y53         LUT3 (Prop_lut3_I2_O)        0.124     9.928 r  inputstorer/io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.813    10.741    inputstorer/io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X61Y54         LUT5 (Prop_lut5_I2_O)        0.124    10.865 r  inputstorer/io_led_OBUF[12]_inst_i_3/O
                         net (fo=1, routed)           0.710    11.575    inputstorer/io_led_OBUF[12]_inst_i_3_n_0
    SLICE_X59Y56         LUT5 (Prop_lut5_I2_O)        0.124    11.699 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.650    14.350    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    17.894 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    17.894    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.295ns  (logic 5.119ns (41.635%)  route 7.176ns (58.365%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.518     5.726 r  inputstorer/M_storeB_q_reg[2]/Q
                         net (fo=62, routed)          1.788     7.514    inputstorer/M_inputstorer_outB[2]
    SLICE_X61Y53         LUT4 (Prop_lut4_I1_O)        0.150     7.664 r  inputstorer/io_led_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.433     8.098    inputstorer/io_led_OBUF[15]_inst_i_13_n_0
    SLICE_X61Y53         LUT6 (Prop_lut6_I5_O)        0.326     8.424 r  inputstorer/io_led_OBUF[15]_inst_i_11/O
                         net (fo=2, routed)           0.885     9.309    inputstorer/io_led_OBUF[15]_inst_i_11_n_0
    SLICE_X60Y55         LUT3 (Prop_lut3_I2_O)        0.150     9.459 r  inputstorer/io_led_OBUF[14]_inst_i_7/O
                         net (fo=1, routed)           0.290     9.749    inputstorer/io_led_OBUF[14]_inst_i_7_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.348    10.097 r  inputstorer/io_led_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.658    10.755    inputstorer/io_led_OBUF[14]_inst_i_3_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I2_O)        0.124    10.879 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.121    14.000    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    17.503 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.503    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.263ns  (logic 7.810ns (63.691%)  route 4.452ns (36.309%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.242 r  alu16/adder/s0/P[5]
                         net (fo=2, routed)           1.376    10.618    alu16/adder/s0_n_100
    SLICE_X58Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.742 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.582    11.324    inputstorer/io_led[13]
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.448 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.494    13.942    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.495 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.495    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.139ns  (logic 7.679ns (63.255%)  route 4.460ns (36.745%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.242 r  alu16/adder/s0/P[15]
                         net (fo=3, routed)           1.383    10.624    alu16/adder/P[0]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.748 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.078    13.826    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.372 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.372    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.128ns  (logic 7.807ns (64.372%)  route 4.321ns (35.628%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.242 r  alu16/adder/s0/P[2]
                         net (fo=2, routed)           1.001    10.243    alu16/adder/s0_n_103
    SLICE_X56Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.367 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=1, routed)           0.636    11.002    inputstorer/io_led[10]
    SLICE_X59Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.126 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.684    13.810    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    17.360 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.360    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.125ns  (logic 7.804ns (64.368%)  route 4.320ns (35.632%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     9.242 r  alu16/adder/s0/P[0]
                         net (fo=2, routed)           1.020    10.261    alu16/adder/s0_n_105
    SLICE_X56Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.385 r  alu16/adder/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           1.237    11.623    inputstorer/io_led[8]
    SLICE_X62Y58         LUT6 (Prop_lut6_I5_O)        0.124    11.747 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.063    13.810    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    17.357 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.357    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.856ns  (logic 7.679ns (64.766%)  route 4.177ns (35.234%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.242 r  alu16/adder/s0/P[15]
                         net (fo=3, routed)           1.384    10.625    inputstorer/P[0]
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.124    10.749 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.794    13.543    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.089 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.089    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu16/adder/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.843ns  (logic 7.788ns (65.766%)  route 4.054ns (34.234%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.649     5.233    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.242 r  alu16/adder/s0/P[15]
                         net (fo=3, routed)           1.383    10.624    alu16/adder/P[0]
    SLICE_X61Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.748 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.960    11.709    inputstorer/io_led[23][0]
    SLICE_X65Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.833 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.711    13.544    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.531    17.075 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    17.075    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.477ns (69.671%)  route 0.643ns (30.329%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  inputstorer/M_storeB_q_reg[11]/Q
                         net (fo=2, routed)           0.155     1.854    inputstorer/M_inputstorer_outB[11]
    SLICE_X60Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.899 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.039    inputstorer/io_led_OBUF[19]_inst_i_2_n_0
    SLICE_X63Y57         LUT5 (Prop_lut5_I0_O)        0.045     2.084 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.432    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.655 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.655    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.483ns (65.617%)  route 0.777ns (34.383%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X56Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  inputstorer/M_storeB_q_reg[13]/Q
                         net (fo=2, routed)           0.355     2.028    inputstorer/M_inputstorer_outB[13]
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.045     2.073 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.082     2.155    inputstorer/io_led_OBUF[21]_inst_i_2_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I0_O)        0.045     2.200 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.540    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.770 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.770    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.433ns (62.313%)  route 0.867ns (37.687%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeB_q_reg[7]/Q
                         net (fo=2, routed)           0.249     1.900    inputstorer/M_inputstorer_outB[7]
    SLICE_X58Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.945 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.159     2.104    inputstorer/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I0_O)        0.045     2.149 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.458     2.607    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.809 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.809    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.457ns (63.701%)  route 0.830ns (36.299%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X59Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=2, routed)           0.276     1.953    inputstorer/M_inputstorer_outB[8]
    SLICE_X61Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.998 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.114     2.112    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X64Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.157 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.597    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.823 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.823    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.458ns (62.401%)  route 0.878ns (37.599%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X57Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=12, routed)          0.299     1.949    inputstorer/Q[9]
    SLICE_X60Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.119     2.112    inputstorer/io_led_OBUF[17]_inst_i_2_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I0_O)        0.045     2.157 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.461     2.618    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.845 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.845    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.463ns (62.809%)  route 0.866ns (37.191%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=28, routed)          0.402     2.078    inputstorer/M_inputstorer_outA[15]
    SLICE_X65Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.123 r  inputstorer/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.112     2.235    inputstorer/io_led_OBUF[23]_inst_i_3_n_0
    SLICE_X65Y57         LUT5 (Prop_lut5_I2_O)        0.045     2.280 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.353     2.633    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.865 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.865    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.506ns (64.598%)  route 0.825ns (35.402%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=28, routed)          0.353     2.030    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y54         LUT6 (Prop_lut6_I0_O)        0.045     2.075 r  inputstorer/io_led_OBUF[22]_inst_i_6/O
                         net (fo=1, routed)           0.052     2.127    inputstorer/io_led_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.172 r  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.089     2.261    inputstorer/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X64Y54         LUT5 (Prop_lut5_I2_O)        0.045     2.306 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.637    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.867 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.867    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.466ns (62.408%)  route 0.883ns (37.592%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=15, routed)          0.282     1.959    inputstorer/Q[12]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.004 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.225     2.229    inputstorer/io_led_OBUF[20]_inst_i_2_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I0_O)        0.045     2.274 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.650    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.884 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.884    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.367ns  (logic 1.479ns (62.503%)  route 0.887ns (37.497%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=28, routed)          0.321     1.997    inputstorer/M_inputstorer_outA[15]
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.045     2.042 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.058     2.100    inputstorer/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.045     2.145 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.654    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.902 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.902    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.485ns (61.229%)  route 0.940ns (38.771%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/CLK
    SLICE_X59Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/M_storeA_q_reg[5]/Q
                         net (fo=11, routed)          0.148     1.825    inputstorer/Q[5]
    SLICE_X60Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.091     1.961    inputstorer/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.006 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.701     2.707    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.961 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.961    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.795ns  (logic 1.536ns (26.507%)  route 4.259ns (73.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           4.259     5.795    inputstorer/io_dip_IBUF[12]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.780ns  (logic 1.534ns (26.547%)  route 4.245ns (73.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.245     5.780    inputstorer/io_dip_IBUF[13]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.640ns  (logic 1.534ns (27.206%)  route 4.105ns (72.794%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.105     5.640    inputstorer/io_dip_IBUF[13]
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X57Y55         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 1.536ns (27.508%)  route 4.048ns (72.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           4.048     5.584    inputstorer/io_dip_IBUF[12]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/adder/s0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.354ns  (logic 1.536ns (28.690%)  route 3.818ns (71.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.818     5.354    alu16/adder/io_dip_IBUF[9]
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/adder/s0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.536ns (28.904%)  route 3.778ns (71.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.778     5.314    alu16/adder/io_dip_IBUF[9]
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu16/adder/s0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.534ns (29.483%)  route 3.670ns (70.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.670     5.204    alu16/adder/io_dip_IBUF[10]
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            alu16/adder/s0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.204ns  (logic 1.534ns (29.483%)  route 3.670ns (70.517%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.670     5.204    alu16/adder/io_dip_IBUF[10]
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.531     4.936    alu16/adder/CLK
    DSP48_X1Y22          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.529ns (30.413%)  route 3.499ns (69.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.499     5.028    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.441     4.845    inputstorer/btnB/sync/CLK
    SLICE_X54Y57         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.855ns  (logic 1.501ns (30.909%)  route 3.355ns (69.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.355     4.855    inputstorer/io_button_IBUF[0]
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443     4.847    inputstorer/CLK
    SLICE_X57Y54         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.257ns (41.607%)  route 0.360ns (58.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.360     0.617    inputstorer/io_dip_IBUF[17]
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/CLK
    SLICE_X62Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.221ns (35.096%)  route 0.408ns (64.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.408     0.629    inputstorer/io_dip_IBUF[20]
    SLICE_X59Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X59Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.232ns (34.907%)  route 0.432ns (65.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.432     0.664    inputstorer/io_dip_IBUF[21]
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X58Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.254ns (36.469%)  route 0.443ns (63.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.443     0.697    inputstorer/io_dip_IBUF[16]
    SLICE_X62Y56         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.053    inputstorer/CLK
    SLICE_X62Y56         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.254ns (35.835%)  route 0.455ns (64.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.455     0.709    inputstorer/io_dip_IBUF[14]
    SLICE_X59Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X59Y55         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.257ns (35.257%)  route 0.472ns (64.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.472     0.728    inputstorer/io_dip_IBUF[17]
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/CLK
    SLICE_X60Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.254ns (32.770%)  route 0.521ns (67.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.521     0.775    inputstorer/io_dip_IBUF[14]
    SLICE_X59Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.861     2.051    inputstorer/CLK
    SLICE_X59Y56         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.240ns (30.419%)  route 0.549ns (69.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.549     0.789    inputstorer/io_dip_IBUF[19]
    SLICE_X56Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/CLK
    SLICE_X56Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.240ns (29.449%)  route 0.575ns (70.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.575     0.815    inputstorer/io_dip_IBUF[19]
    SLICE_X57Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/CLK
    SLICE_X57Y57         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.232ns (27.119%)  route 0.623ns (72.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.623     0.854    inputstorer/io_dip_IBUF[21]
    SLICE_X56Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.833     2.023    inputstorer/CLK
    SLICE_X56Y57         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C





