****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 10
        -report_by design
Design : i2c_master_top
Version: V-2023.12
Date   : Fri May 10 17:58:28 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: byte_controller/bit_controller/filter_cnt_reg_1_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_1_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/filter_cnt_reg_1_/CLK (DFFARX1)
                                                   0.00      0.10 r
  byte_controller/bit_controller/filter_cnt_reg_1_/Q (DFFARX1)
                                                   0.17      0.27 f
  byte_controller/bit_controller/sub_260/U20/Q (AO21X1)
                                                   0.06      0.33 f
  byte_controller/bit_controller/copt_h_inst_1578/Z (NBUFFX2)
                                                   0.03      0.36 f
  byte_controller/bit_controller/U119/Q (AO22X1)   0.05      0.40 f
  byte_controller/bit_controller/filter_cnt_reg_1_/D (DFFARX1)
                                                   0.00      0.40 f
  data arrival time                                          0.40

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  clock reconvergence pessimism                   -0.00      0.09
  byte_controller/bit_controller/filter_cnt_reg_1_/CLK (DFFARX1)
                                                   0.00      0.09 r
  clock uncertainty                                0.30      0.39
  library hold time                                0.01      0.40
  data required time                                         0.40
  ------------------------------------------------------------------------
  data required time                                         0.40
  data arrival time                                         -0.40
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.00



  Startpoint: byte_controller/bit_controller/clk_en_reg (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cmd_stop_reg (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/clk_en_reg/CLK (DFFASX1)
                                                   0.00      0.10 r
  byte_controller/bit_controller/clk_en_reg/Q (DFFASX1)
                                                   0.16      0.26 r
  byte_controller/bit_controller/U71/Q (OA21X1)    0.08      0.34 r
  byte_controller/bit_controller/copt_h_inst_1574/Z (NBUFFX2)
                                                   0.04      0.38 r
  byte_controller/bit_controller/U38/QN (NOR2X0)   0.03      0.41 f
  byte_controller/bit_controller/cmd_stop_reg/D (DFFARX1)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/bit_controller/cmd_stop_reg/CLK (DFFARX1)
                                                   0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.01      0.41
  data required time                                         0.41
  ------------------------------------------------------------------------
  data required time                                         0.41
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX2)
                                                   0.00      0.10 r
  byte_controller/bit_controller/cnt_reg_5_/Q (DFFARX2)
                                                   0.19      0.29 f
  byte_controller/bit_controller/sub_228/U18/Q (AO21X1)
                                                   0.06      0.35 f
  byte_controller/bit_controller/U97/Q (AO222X1)   0.06      0.41 f
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX2)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX2)
                                                   0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.01      0.41
  data required time                                         0.41
  ------------------------------------------------------------------------
  data required time                                         0.41
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/core_txd_reg (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/sda_oen_reg (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/core_txd_reg/CLK (DFFARX1)       0.00      0.10 r
  byte_controller/core_txd_reg/Q (DFFARX1)         0.17      0.27 f
  byte_controller/bit_controller/copt_h_inst_1587/Z (NBUFFX4)
                                                   0.04      0.31 f
  byte_controller/bit_controller/U42/QN (NAND2X1)
                                                   0.02      0.33 r
  byte_controller/bit_controller/U109/QN (NAND4X0)
                                                   0.03      0.36 f
  byte_controller/bit_controller/ctmTdsLR_1_297/Q (MUX21X2)
                                                   0.06      0.42 f
  byte_controller/bit_controller/sda_oen_reg/D (DFFASX1)
                                                   0.00      0.42 f
  data arrival time                                          0.42

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                   0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.02      0.42
  data required time                                         0.42
  ------------------------------------------------------------------------
  data required time                                         0.42
  data arrival time                                         -0.42
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_12_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_12_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)
                                                   0.00      0.10 r
  byte_controller/bit_controller/filter_cnt_reg_12_/Q (DFFARX1)
                                                   0.16      0.25 r
  byte_controller/bit_controller/sub_260/copt_h_inst_1603/Z (NBUFFX2)
                                                   0.04      0.29 r
  byte_controller/bit_controller/sub_260/U23/Q (XNOR2X1)
                                                   0.07      0.36 f
  byte_controller/bit_controller/U147/Q (AO22X1)   0.05      0.41 f
  byte_controller/bit_controller/filter_cnt_reg_12_/D (DFFARX1)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  clock reconvergence pessimism                   -0.00      0.09
  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)
                                                   0.00      0.09 r
  clock uncertainty                                0.30      0.39
  library hold time                                0.01      0.40
  data required time                                         0.40
  ------------------------------------------------------------------------
  data required time                                         0.40
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/core_txd_reg (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  cr_reg_3_/CLK (DFFARX1)                          0.00      0.09 r
  cr_reg_3_/Q (DFFARX1)                            0.17      0.26 f
  byte_controller/copt_h_inst_1589/Z (NBUFFX4)     0.04      0.30 f
  byte_controller/U99/Q (AO221X1)                  0.07      0.38 f
  byte_controller/U98/Q (AND2X1)                   0.04      0.42 f
  byte_controller/core_txd_reg/D (DFFARX1)         0.00      0.42 f
  data arrival time                                          0.42

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/core_txd_reg/CLK (DFFARX1)       0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.01      0.42
  data required time                                         0.42
  ------------------------------------------------------------------------
  data required time                                         0.42
  data arrival time                                         -0.42
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX2)
                                                   0.00      0.10 r
  byte_controller/bit_controller/cnt_reg_4_/Q (DFFARX2)
                                                   0.19      0.29 f
  byte_controller/bit_controller/sub_228/U19/Q (AO21X1)
                                                   0.06      0.35 f
  byte_controller/bit_controller/U96/Q (AO222X1)   0.06      0.41 f
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX2)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX2)
                                                   0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.01      0.41
  data required time                                         0.41
  ------------------------------------------------------------------------
  data required time                                         0.41
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_2_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_2_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/filter_cnt_reg_2_/CLK (DFFARX1)
                                                   0.00      0.10 r
  byte_controller/bit_controller/filter_cnt_reg_2_/Q (DFFARX1)
                                                   0.17      0.27 f
  byte_controller/bit_controller/sub_260/U19/Q (AO21X1)
                                                   0.06      0.33 f
  byte_controller/bit_controller/copt_h_inst_1606/Z (NBUFFX2)
                                                   0.03      0.36 f
  byte_controller/bit_controller/U118/Q (AO22X1)   0.05      0.41 f
  byte_controller/bit_controller/filter_cnt_reg_2_/D (DFFARX1)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  clock reconvergence pessimism                   -0.00      0.09
  byte_controller/bit_controller/filter_cnt_reg_2_/CLK (DFFARX1)
                                                   0.00      0.09 r
  clock uncertainty                                0.30      0.39
  library hold time                                0.01      0.40
  data required time                                         0.40
  ------------------------------------------------------------------------
  data required time                                         0.40
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/filter_cnt_reg_4_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_4_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/filter_cnt_reg_4_/CLK (DFFARX1)
                                                   0.00      0.10 r
  byte_controller/bit_controller/filter_cnt_reg_4_/Q (DFFARX1)
                                                   0.17      0.27 f
  byte_controller/bit_controller/sub_260/U17/Q (AO21X1)
                                                   0.06      0.33 f
  byte_controller/bit_controller/copt_h_inst_1577/Z (NBUFFX4)
                                                   0.04      0.37 f
  byte_controller/bit_controller/U116/Q (AO22X1)   0.05      0.41 f
  byte_controller/bit_controller/filter_cnt_reg_4_/D (DFFARX1)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10
  clock reconvergence pessimism                   -0.00      0.10
  byte_controller/bit_controller/filter_cnt_reg_4_/CLK (DFFARX1)
                                                   0.00      0.10 r
  clock uncertainty                                0.30      0.40
  library hold time                                0.01      0.41
  data required time                                         0.41
  ------------------------------------------------------------------------
  data required time                                         0.41
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_ (rising edge-triggered flip-flop clocked by wb_clk_i)
  Mode: default
  Corner: default
  Scenario: default
  Path Group: wb_clk_i
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX2)
                                                   0.00      0.10 r
  byte_controller/bit_controller/cnt_reg_12_/Q (DFFARX2)
                                                   0.20      0.29 f
  byte_controller/bit_controller/sub_228/U28/Q (AO21X1)
                                                   0.05      0.35 f
  byte_controller/bit_controller/U104/Q (AO222X1)
                                                   0.06      0.41 f
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX2)
                                                   0.00      0.41 f
  data arrival time                                          0.41

  clock wb_clk_i (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09
  clock reconvergence pessimism                   -0.00      0.09
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX2)
                                                   0.00      0.09 r
  clock uncertainty                                0.30      0.39
  library hold time                                0.01      0.41
  data required time                                         0.41
  ------------------------------------------------------------------------
  data required time                                         0.41
  data arrival time                                         -0.41
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
