-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity mlp_P_L0_b_RAM_AUTO_1R1W is 
    generic(
        MEM_TYPE        : string    := "auto"; 
        DataWidth       : integer   := 16; 
        AddressWidth    : integer   := 7;
        AddressRange    : integer   := 128
    ); 
    port (
        address0    : in std_logic_vector(AddressWidth-1 downto 0); 
        ce0         : in std_logic; 
        d0          : in std_logic_vector(DataWidth-1 downto 0); 
        we0         : in std_logic; 
        q0          : out std_logic_vector(DataWidth-1 downto 0);
        address1    : in std_logic_vector(AddressWidth-1 downto 0); 
        ce1         : in std_logic; 
        q1          : out std_logic_vector(DataWidth-1 downto 0);
        reset           : in std_logic; 
        clk             : in std_logic 
    ); 
end entity; 

architecture rtl of mlp_P_L0_b_RAM_AUTO_1R1W is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0);


type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
-- Init 
shared variable ram : mem_array := (
    0 => "1111111100000110", 1 => "0000000010100000", 2 => "1111111000101100", 3 => "0000001011010111", 
    4 => "0000000100100101", 5 => "1111110101011110", 6 => "1111111010010000", 7 => "1111111001011001", 
    8 => "1111110111001100", 9 => "1111111110100000", 10 => "0000001100110100", 11 => "1111111111011110", 
    12 => "1111111110010111", 13 => "0000001010111110", 14 => "0000001111000011", 15 => "0000000100010010", 
    16 => "1111111101111111", 17 => "0000000110111100", 18 => "1111110011010101", 19 => "1111111110011001", 
    20 => "1111110101110100", 21 => "1111111110010101", 22 => "0000001110001111", 23 => "1111111110100110", 
    24 => "0000001100101001", 25 => "0000000101000010", 26 => "0000000101001111", 27 => "0000000010001000", 
    28 => "1111111111101101", 29 => "1111110010000111", 30 => "0000000010011110", 31 => "1111110000111110", 
    32 => "1111111011010000", 33 => "1111111101100111", 34 => "1111111110001001", 35 => "0000000100110110", 
    36 => "1111111000100111", 37 => "1111111100010000", 38 => "1111111100011101", 39 => "1111111001011010", 
    40 => "1111111101010000", 41 => "0000001111010011", 42 => "1111110101100000", 43 => "0000001010011011", 
    44 => "0000001111110100", 45 => "1111110101011110", 46 => "0000000101111101", 47 => "0000000010010100", 
    48 => "0000000100100101", 49 => "1111111001101100", 50 => "0000001110011111", 51 => "1111110101100110", 
    52 => "0000001101111100", 53 => "0000001110110011", 54 => "0000000111011010", 55 => "1111111100011011", 
    56 => "0000001011101001", 57 => "1111110011101010", 58 => "1111111000100100", 59 => "0000001101100100", 
    60 => "0000001011000010", 61 => "1111110001010100", 62 => "0000001101001101", 63 => "0000000000111011", 
    64 => "1111110100100100", 65 => "0000000000010001", 66 => "1111110001101011", 67 => "0000000100001000", 
    68 => "0000001001101000", 69 => "1111111110000010", 70 => "0000000000010111", 71 => "1111110110111011", 
    72 => "1111110001011000", 73 => "1111110111100000", 74 => "1111111000101011", 75 => "1111111000100000", 
    76 => "0000001011001010", 77 => "0000001010011011", 78 => "1111110101101110", 79 => "1111111010100010", 
    80 => "0000001000010111", 81 => "1111110111001011", 82 => "1111111011000101", 83 => "1111110101100000", 
    84 => "0000000010000011", 85 => "1111111000110101", 86 => "0000000110110111", 87 => "0000000011101100", 
    88 => "0000001101011011", 89 => "0000001101100011", 90 => "1111110101001100", 91 => "1111110110110001", 
    92 => "1111110111001011", 93 => "1111110010000110", 94 => "0000000010010100", 95 => "0000001101110101", 
    96 => "0000001001110000", 97 => "0000001011001010", 98 => "0000001111100000", 99 => "0000001100010001", 
    100 => "1111110111010000", 101 => "1111110111001011", 102 => "0000001110111100", 103 => "1111111010001110", 
    104 => "0000001001011000", 105 => "0000001000111101", 106 => "1111111101010111", 107 => "1111111001000101", 
    108 => "1111110111011011", 109 => "1111110111110000", 110 => "1111110011010111", 111 => "0000000000110010", 
    112 => "0000000100001110", 113 => "1111111011100010", 114 => "0000000000001100", 115 => "0000000110100011", 
    116 => "1111110110010100", 117 => "1111111000101011", 118 => "0000000110000001", 119 => "1111111000010110", 
    120 => "1111111001110110", 121 => "0000001001000001", 122 => "0000001100010001", 123 => "0000000000001000", 
    124 => "0000001011100011", 125 => "1111111001011111", 126 => "0000001001011100", 127 => "1111110010111001"); -- 
attribute syn_ramstyle : string;
attribute syn_ramstyle of ram : variable is "auto";
attribute ram_style : string;
attribute ram_style of ram : variable is MEM_TYPE;

begin 


memory_access_guard_0: process (address0) 
begin
    address0_tmp <= address0;
--synthesis translate_off
    if (CONV_INTEGER(address0) > AddressRange-1) then
        address0_tmp <= (others => '0');
    else 
       address0_tmp <= address0;
    end if;
--synthesis translate_on
end process;   -- 




--  read first
p_memory_access_0: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= ram(CONV_INTEGER(address0_tmp));
            if (we0 = '1') then 
                ram(CONV_INTEGER(address0_tmp)) := d0; 
            end if; 
        end if;
    end if;
end process;


 
memory_access_guard_1: process (address1) 
begin
    address1_tmp <= address1;
--synthesis translate_off
    if (CONV_INTEGER(address1) > AddressRange-1) then
        address1_tmp <= (others => '0');
    else 
       address1_tmp <= address1;
    end if;
--synthesis translate_on
end process;   -- 



p_memory_access_1: process (clk)
begin 
    if (clk'event and clk = '1') then
        if (ce1 = '1') then 
            q1 <= ram(CONV_INTEGER(address1_tmp));
        end if;
    end if;
end process;



 

end rtl;
