<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.0.111.2
Sat Sep 29 04:09:23 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     i2s_loopback
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'CLK_IN' 7.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "CLK_IN" 7.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'BCLK_OUT_c' 6.144012 MH"></A>================================================================================
Preference: FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 69.201ns (weighted slack = 138.402ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i1</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               2.895ns  (49.8% logic, 50.2% route), 3 logic levels.

 Constraint Details:

      2.895ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      9.118ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 72.096ns) by 69.201ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q1,I2SM/SLICE_29:ROUTE, 1.017,R15C21D.Q1,R15C21C.A1,I2SM/BIT_CTR_1:CTOF_DEL, 0.495,R15C21C.A1,R15C21C.F1,I2SM/SLICE_32:ROUTE, 0.436,R15C21C.F1,R15C21C.C0,I2SM/n495:CTOF_DEL, 0.495,R15C21C.C0,R15C21C.F0,I2SM/SLICE_32:ROUTE, 0.000,R15C21C.F0,R15C21C.DI0,I2SM/DATA_EMPTY_N_74">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q1 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         5     1.017<A href="#@net:I2SM/BIT_CTR_1:R15C21D.Q1:R15C21C.A1:1.017">     R15C21D.Q1 to R15C21C.A1    </A> <A href="#@net:I2SM/BIT_CTR_1">I2SM/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R15C21C.A1 to     R15C21C.F1 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.436<A href="#@net:I2SM/n495:R15C21C.F1:R15C21C.C0:0.436">     R15C21C.F1 to R15C21C.C0    </A> <A href="#@net:I2SM/n495">I2SM/n495</A>
CTOF_DEL    ---     0.495     R15C21C.C0 to     R15C21C.F0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.000<A href="#@net:I2SM/DATA_EMPTY_N_74:R15C21C.F0:R15C21C.DI0:0.000">     R15C21C.F0 to R15C21C.DI0   </A> <A href="#@net:I2SM/DATA_EMPTY_N_74">I2SM/DATA_EMPTY_N_74</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    2.895   (49.8% logic, 50.2% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE:REG_DEL, 0.452,R12C21B.CLK,R12C21B.Q0,I2SM/SLICE_28:ROUTE, 2.080,R12C21B.Q0,R2C19C.C1,I2SM/BCLK_GATE:CTOF_DEL, 0.495,R2C19C.C1,R2C19C.F1,SLICE_61:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> OSC0 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>
ROUTE         1     2.080<A href="#@net:I2SM/BCLK_GATE:R12C21B.Q0:R2C19C.C1:2.080">     R12C21B.Q0 to R2C19C.C1     </A> <A href="#@net:I2SM/BCLK_GATE">I2SM/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R2C19C.C1 to      R2C19C.F1 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                   10.998   (12.7% logic, 87.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 69.585ns (weighted slack = 139.170ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_31">I2SM/BIT_CTR_56__i4</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               2.511ns  (57.4% logic, 42.6% route), 3 logic levels.

 Constraint Details:

      2.511ns physical path delay I2SM/SLICE_31 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      9.118ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 72.096ns) by 69.585ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R15C21A.CLK,R15C21A.Q0,I2SM/SLICE_31:ROUTE, 0.633,R15C21A.Q0,R15C21C.D1,I2SM/BIT_CTR_4:CTOF_DEL, 0.495,R15C21C.D1,R15C21C.F1,I2SM/SLICE_32:ROUTE, 0.436,R15C21C.F1,R15C21C.C0,I2SM/n495:CTOF_DEL, 0.495,R15C21C.C0,R15C21C.F0,I2SM/SLICE_32:ROUTE, 0.000,R15C21C.F0,R15C21C.DI0,I2SM/DATA_EMPTY_N_74">Data path</A> I2SM/SLICE_31 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21A.CLK to     R15C21A.Q0 <A href="#@comp:I2SM/SLICE_31">I2SM/SLICE_31</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         2     0.633<A href="#@net:I2SM/BIT_CTR_4:R15C21A.Q0:R15C21C.D1:0.633">     R15C21A.Q0 to R15C21C.D1    </A> <A href="#@net:I2SM/BIT_CTR_4">I2SM/BIT_CTR_4</A>
CTOF_DEL    ---     0.495     R15C21C.D1 to     R15C21C.F1 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.436<A href="#@net:I2SM/n495:R15C21C.F1:R15C21C.C0:0.436">     R15C21C.F1 to R15C21C.C0    </A> <A href="#@net:I2SM/n495">I2SM/n495</A>
CTOF_DEL    ---     0.495     R15C21C.C0 to     R15C21C.F0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.000<A href="#@net:I2SM/DATA_EMPTY_N_74:R15C21C.F0:R15C21C.DI0:0.000">     R15C21C.F0 to R15C21C.DI0   </A> <A href="#@net:I2SM/DATA_EMPTY_N_74">I2SM/DATA_EMPTY_N_74</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    2.511   (57.4% logic, 42.6% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE:REG_DEL, 0.452,R12C21B.CLK,R12C21B.Q0,I2SM/SLICE_28:ROUTE, 2.080,R12C21B.Q0,R2C19C.C1,I2SM/BCLK_GATE:CTOF_DEL, 0.495,R2C19C.C1,R2C19C.F1,SLICE_61:ROUTE, 5.029,R2C19C.F1,R15C21A.CLK,I2SM/BCLK_SR">Source Clock Path</A> OSC0 to I2SM/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>
ROUTE         1     2.080<A href="#@net:I2SM/BCLK_GATE:R12C21B.Q0:R2C19C.C1:2.080">     R12C21B.Q0 to R2C19C.C1     </A> <A href="#@net:I2SM/BCLK_GATE">I2SM/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R2C19C.C1 to      R2C19C.F1 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21A.CLK:5.029">      R2C19C.F1 to R15C21A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                   10.998   (12.7% logic, 87.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 70.116ns (weighted slack = 140.232ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i3</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               1.980ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      1.980ns physical path delay I2SM/SLICE_30 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      9.118ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 72.096ns) by 70.116ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R15C21B.CLK,R15C21B.Q1,I2SM/SLICE_30:ROUTE, 1.033,R15C21B.Q1,R15C21C.B0,I2SM/BIT_CTR_3:CTOF_DEL, 0.495,R15C21C.B0,R15C21C.F0,I2SM/SLICE_32:ROUTE, 0.000,R15C21C.F0,R15C21C.DI0,I2SM/DATA_EMPTY_N_74">Data path</A> I2SM/SLICE_30 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q1 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         3     1.033<A href="#@net:I2SM/BIT_CTR_3:R15C21B.Q1:R15C21C.B0:1.033">     R15C21B.Q1 to R15C21C.B0    </A> <A href="#@net:I2SM/BIT_CTR_3">I2SM/BIT_CTR_3</A>
CTOF_DEL    ---     0.495     R15C21C.B0 to     R15C21C.F0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.000<A href="#@net:I2SM/DATA_EMPTY_N_74:R15C21C.F0:R15C21C.DI0:0.000">     R15C21C.F0 to R15C21C.DI0   </A> <A href="#@net:I2SM/DATA_EMPTY_N_74">I2SM/DATA_EMPTY_N_74</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    1.980   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE:REG_DEL, 0.452,R12C21B.CLK,R12C21B.Q0,I2SM/SLICE_28:ROUTE, 2.080,R12C21B.Q0,R2C19C.C1,I2SM/BCLK_GATE:CTOF_DEL, 0.495,R2C19C.C1,R2C19C.F1,SLICE_61:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Source Clock Path</A> OSC0 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>
ROUTE         1     2.080<A href="#@net:I2SM/BCLK_GATE:R12C21B.Q0:R2C19C.C1:2.080">     R12C21B.Q0 to R2C19C.C1     </A> <A href="#@net:I2SM/BCLK_GATE">I2SM/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R2C19C.C1 to      R2C19C.F1 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                   10.998   (12.7% logic, 87.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 70.139ns (weighted slack = 140.278ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i2</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               1.957ns  (48.4% logic, 51.6% route), 2 logic levels.

 Constraint Details:

      1.957ns physical path delay I2SM/SLICE_30 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      9.118ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 72.096ns) by 70.139ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R15C21B.CLK,R15C21B.Q0,I2SM/SLICE_30:ROUTE, 1.010,R15C21B.Q0,R15C21C.A0,I2SM/BIT_CTR_2:CTOF_DEL, 0.495,R15C21C.A0,R15C21C.F0,I2SM/SLICE_32:ROUTE, 0.000,R15C21C.F0,R15C21C.DI0,I2SM/DATA_EMPTY_N_74">Data path</A> I2SM/SLICE_30 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q0 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         4     1.010<A href="#@net:I2SM/BIT_CTR_2:R15C21B.Q0:R15C21C.A0:1.010">     R15C21B.Q0 to R15C21C.A0    </A> <A href="#@net:I2SM/BIT_CTR_2">I2SM/BIT_CTR_2</A>
CTOF_DEL    ---     0.495     R15C21C.A0 to     R15C21C.F0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.000<A href="#@net:I2SM/DATA_EMPTY_N_74:R15C21C.F0:R15C21C.DI0:0.000">     R15C21C.F0 to R15C21C.DI0   </A> <A href="#@net:I2SM/DATA_EMPTY_N_74">I2SM/DATA_EMPTY_N_74</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    1.957   (48.4% logic, 51.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE:REG_DEL, 0.452,R12C21B.CLK,R12C21B.Q0,I2SM/SLICE_28:ROUTE, 2.080,R12C21B.Q0,R2C19C.C1,I2SM/BCLK_GATE:CTOF_DEL, 0.495,R2C19C.C1,R2C19C.F1,SLICE_61:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Source Clock Path</A> OSC0 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>
ROUTE         1     2.080<A href="#@net:I2SM/BCLK_GATE:R12C21B.Q0:R2C19C.C1:2.080">     R12C21B.Q0 to R2C19C.C1     </A> <A href="#@net:I2SM/BCLK_GATE">I2SM/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R2C19C.C1 to      R2C19C.F1 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                   10.998   (12.7% logic, 87.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 70.459ns (weighted slack = 140.918ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i0</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               1.637ns  (57.8% logic, 42.2% route), 2 logic levels.

 Constraint Details:

      1.637ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      9.118ns skew and
      0.000ns feedback compensation and
      0.166ns DIN_SET requirement (totaling 72.096ns) by 70.459ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q0,I2SM/SLICE_29:ROUTE, 0.690,R15C21D.Q0,R15C21C.D0,I2SM/BIT_CTR_0:CTOF_DEL, 0.495,R15C21C.D0,R15C21C.F0,I2SM/SLICE_32:ROUTE, 0.000,R15C21C.F0,R15C21C.DI0,I2SM/DATA_EMPTY_N_74">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q0 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         6     0.690<A href="#@net:I2SM/BIT_CTR_0:R15C21D.Q0:R15C21C.D0:0.690">     R15C21D.Q0 to R15C21C.D0    </A> <A href="#@net:I2SM/BIT_CTR_0">I2SM/BIT_CTR_0</A>
CTOF_DEL    ---     0.495     R15C21C.D0 to     R15C21C.F0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A>
ROUTE         1     0.000<A href="#@net:I2SM/DATA_EMPTY_N_74:R15C21C.F0:R15C21C.DI0:0.000">     R15C21C.F0 to R15C21C.DI0   </A> <A href="#@net:I2SM/DATA_EMPTY_N_74">I2SM/DATA_EMPTY_N_74</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    1.637   (57.8% logic, 42.2% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE:REG_DEL, 0.452,R12C21B.CLK,R12C21B.Q0,I2SM/SLICE_28:ROUTE, 2.080,R12C21B.Q0,R2C19C.C1,I2SM/BCLK_GATE:CTOF_DEL, 0.495,R2C19C.C1,R2C19C.F1,SLICE_61:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> OSC0 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>
ROUTE         1     2.080<A href="#@net:I2SM/BCLK_GATE:R12C21B.Q0:R2C19C.C1:2.080">     R12C21B.Q0 to R2C19C.C1     </A> <A href="#@net:I2SM/BCLK_GATE">I2SM/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R2C19C.C1 to      R2C19C.F1 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                   10.998   (12.7% logic, 87.3% route), 4 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 75.293ns (weighted slack = 150.586ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">CLK_TREE_55__i6</A>  (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)
   Destination:    FF         Data in        <A href="#@comp:SLICE_60">I2SM/WCLK_R_71</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> +)

   Delay:               5.738ns  (7.9% logic, 92.1% route), 1 logic levels.

 Constraint Details:

      5.738ns physical path delay SLICE_0 to SLICE_60 meets
     81.380ns delay constraint less
      0.001ns skew and
      0.348ns M_SET requirement (totaling 81.031ns) by 75.293ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R14C18D.CLK,R14C18D.Q1,SLICE_0:ROUTE, 5.286,R14C18D.Q1,R2C2A.M0,WCLK_OUT_c_6">Data path</A> SLICE_0 to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE        30     5.286<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R2C2A.M0:5.286">     R14C18D.Q1 to R2C2A.M0      </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    5.738   (7.9% logic, 92.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R14C18D.CLK,BCLK_OUT_c">Source Clock Path</A> PLL0/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R14C18D.CLK:1.880">     LPLL.CLKOS to R14C18D.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.879,LPLL.CLKOS,R2C2A.CLK,BCLK_OUT_c">Destination Clock Path</A> PLL0/PLLInst_0 to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.879<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R2C2A.CLK:1.879">     LPLL.CLKOS to R2C2A.CLK     </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.879   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 75.822ns (weighted slack = 151.644ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_58">I2SM/READY_FLAG_69</A>  (from <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               1.528ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      1.528ns physical path delay I2SM/SLICE_58 to I2SM/SLICE_32 meets
     81.380ns delay constraint less
      3.297ns skew and
      0.000ns feedback compensation and
      0.733ns LSRREC_SET requirement (totaling 77.350ns) by 75.822ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R14C21A.CLK,R14C21A.Q0,I2SM/SLICE_58:ROUTE, 1.076,R14C21A.Q0,R15C21C.LSR,I2SM/READY_FLAG">Data path</A> I2SM/SLICE_58 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 <A href="#@comp:I2SM/SLICE_58">I2SM/SLICE_58</A> (from <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>)
ROUTE         2     1.076<A href="#@net:I2SM/READY_FLAG:R14C21A.Q0:R15C21C.LSR:1.076">     R14C21A.Q0 to R15C21C.LSR   </A> <A href="#@net:I2SM/READY_FLAG">I2SM/READY_FLAG</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    1.528   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R14C18D.CLK,BCLK_OUT_c:REG_DEL, 0.452,R14C18D.CLK,R14C18D.Q1,SLICE_0:ROUTE, 2.845,R14C18D.Q1,R14C21A.CLK,WCLK_OUT_c_6">Source Clock Path</A> OSC0 to I2SM/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R14C18D.CLK:1.880">     LPLL.CLKOS to R14C18D.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE        30     2.845<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R14C21A.CLK:2.845">     R14C18D.Q1 to R14C21A.CLK   </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
                  --------
                    5.177   (8.7% logic, 91.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Destination Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 76.259ns (weighted slack = 152.518ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_0">CLK_TREE_55__i6</A>  (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_59">I2SM/WCLK_EDGE_72</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> +)

   Delay:               4.955ns  (19.1% logic, 80.9% route), 2 logic levels.

 Constraint Details:

      4.955ns physical path delay SLICE_0 to I2SM/SLICE_59 meets
     81.380ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 81.214ns) by 76.259ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R14C18D.CLK,R14C18D.Q1,SLICE_0:ROUTE, 4.008,R14C18D.Q1,R12C21A.C0,WCLK_OUT_c_6:CTOF_DEL, 0.495,R12C21A.C0,R12C21A.F0,I2SM/SLICE_59:ROUTE, 0.000,R12C21A.F0,R12C21A.DI0,I2SM/WCLK_EDGE_N_81">Data path</A> SLICE_0 to I2SM/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE        30     4.008<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R12C21A.C0:4.008">     R14C18D.Q1 to R12C21A.C0    </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
CTOF_DEL    ---     0.495     R12C21A.C0 to     R12C21A.F0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:I2SM/WCLK_EDGE_N_81:R12C21A.F0:R12C21A.DI0:0.000">     R12C21A.F0 to R12C21A.DI0   </A> <A href="#@net:I2SM/WCLK_EDGE_N_81">I2SM/WCLK_EDGE_N_81</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    4.955   (19.1% logic, 80.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R14C18D.CLK,BCLK_OUT_c">Source Clock Path</A> PLL0/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R14C18D.CLK:1.880">     LPLL.CLKOS to R14C18D.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c">Destination Clock Path</A> PLL0/PLLInst_0 to I2SM/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 158.068ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_60">I2SM/WCLK_R_71</A>  (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_59">I2SM/WCLK_EDGE_72</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> +)

   Delay:               4.527ns  (20.9% logic, 79.1% route), 2 logic levels.

 Constraint Details:

      4.527ns physical path delay SLICE_60 to I2SM/SLICE_59 meets
    162.760ns delay constraint less
     -0.001ns skew and
      0.166ns DIN_SET requirement (totaling 162.595ns) by 158.068ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R2C2A.CLK,R2C2A.Q0,SLICE_60:ROUTE, 3.580,R2C2A.Q0,R12C21A.D0,I2SM/WCLK_R:CTOF_DEL, 0.495,R12C21A.D0,R12C21A.F0,I2SM/SLICE_59:ROUTE, 0.000,R12C21A.F0,R12C21A.DI0,I2SM/WCLK_EDGE_N_81">Data path</A> SLICE_60 to I2SM/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R2C2A.CLK to       R2C2A.Q0 <A href="#@comp:SLICE_60">SLICE_60</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE         1     3.580<A href="#@net:I2SM/WCLK_R:R2C2A.Q0:R12C21A.D0:3.580">       R2C2A.Q0 to R12C21A.D0    </A> <A href="#@net:I2SM/WCLK_R">I2SM/WCLK_R</A>
CTOF_DEL    ---     0.495     R12C21A.D0 to     R12C21A.F0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.000<A href="#@net:I2SM/WCLK_EDGE_N_81:R12C21A.F0:R12C21A.DI0:0.000">     R12C21A.F0 to R12C21A.DI0   </A> <A href="#@net:I2SM/WCLK_EDGE_N_81">I2SM/WCLK_EDGE_N_81</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    4.527   (20.9% logic, 79.1% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.879,LPLL.CLKOS,R2C2A.CLK,BCLK_OUT_c">Source Clock Path</A> PLL0/PLLInst_0 to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.879<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R2C2A.CLK:1.879">     LPLL.CLKOS to R2C2A.CLK     </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.879   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c">Destination Clock Path</A> PLL0/PLLInst_0 to I2SM/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 159.630ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2">CLK_TREE_55__i0</A>  (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">CLK_TREE_55__i6</A>  (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)

   Delay:               2.964ns  (77.9% logic, 22.1% route), 5 logic levels.

 Constraint Details:

      2.964ns physical path delay SLICE_2 to SLICE_0 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.630ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:REG_DEL, 0.452,R14C18A.CLK,R14C18A.Q1,SLICE_2:ROUTE, 0.656,R14C18A.Q1,R14C18A.A1,n7:C1TOFCO_DEL, 0.889,R14C18A.A1,R14C18A.FCO,SLICE_2:ROUTE, 0.000,R14C18A.FCO,R14C18B.FCI,n454:FCITOFCO_DEL, 0.162,R14C18B.FCI,R14C18B.FCO,SLICE_1:ROUTE, 0.000,R14C18B.FCO,R14C18C.FCI,n455:FCITOFCO_DEL, 0.162,R14C18C.FCI,R14C18C.FCO,SLICE_3:ROUTE, 0.000,R14C18C.FCO,R14C18D.FCI,n456:FCITOF1_DEL, 0.643,R14C18D.FCI,R14C18D.F1,SLICE_0:ROUTE, 0.000,R14C18D.F1,R14C18D.DI1,n34">Data path</A> SLICE_2 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18A.CLK to     R14C18A.Q1 <A href="#@comp:SLICE_2">SLICE_2</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE         1     0.656<A href="#@net:n7:R14C18A.Q1:R14C18A.A1:0.656">     R14C18A.Q1 to R14C18A.A1    </A> <A href="#@net:n7">n7</A>
C1TOFCO_DE  ---     0.889     R14C18A.A1 to    R14C18A.FCO <A href="#@comp:SLICE_2">SLICE_2</A>
ROUTE         1     0.000<A href="#@net:n454:R14C18A.FCO:R14C18B.FCI:0.000">    R14C18A.FCO to R14C18B.FCI   </A> <A href="#@net:n454">n454</A>
FCITOFCO_D  ---     0.162    R14C18B.FCI to    R14C18B.FCO <A href="#@comp:SLICE_1">SLICE_1</A>
ROUTE         1     0.000<A href="#@net:n455:R14C18B.FCO:R14C18C.FCI:0.000">    R14C18B.FCO to R14C18C.FCI   </A> <A href="#@net:n455">n455</A>
FCITOFCO_D  ---     0.162    R14C18C.FCI to    R14C18C.FCO <A href="#@comp:SLICE_3">SLICE_3</A>
ROUTE         1     0.000<A href="#@net:n456:R14C18C.FCO:R14C18D.FCI:0.000">    R14C18C.FCO to R14C18D.FCI   </A> <A href="#@net:n456">n456</A>
FCITOF1_DE  ---     0.643    R14C18D.FCI to     R14C18D.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:n34:R14C18D.F1:R14C18D.DI1:0.000">     R14C18D.F1 to R14C18D.DI1   </A> <A href="#@net:n34">n34</A> (to <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
                  --------
                    2.964   (77.9% logic, 22.1% route), 5 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R14C18A.CLK,BCLK_OUT_c">Source Clock Path</A> PLL0/PLLInst_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R14C18A.CLK:1.880">     LPLL.CLKOS to R14C18A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_OUT_c' 6.144012 MHz ;:ROUTE, 1.880,LPLL.CLKOS,R14C18D.CLK,BCLK_OUT_c">Destination Clock Path</A> PLL0/PLLInst_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R14C18D.CLK:1.880">     LPLL.CLKOS to R14C18D.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 0 logic levels.

Report:   41.054MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'PLL0/CLKOP' 18.432037 MH"></A>================================================================================
Preference: FREQUENCY NET "PLL0/CLKOP" 18.432037 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'WCLK_OUT_c_6' 0.048000 MH"></A>================================================================================
Preference: FREQUENCY NET "WCLK_OUT_c_6" 0.048000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 20830.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:I2SM/SLICE_58">I2SM/SLICE_58</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 20831.958ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_58">I2SM/READY_FLAG_69</A>  (from <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_58">I2SM/READY_T_70</A>  (to <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A> +)

   Delay:               1.027ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      1.027ns physical path delay I2SM/SLICE_58 to I2SM/SLICE_58 meets
    20833.333ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 20832.985ns) by 20831.958ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'WCLK_OUT_c_6' 0.048000 MHz ;:REG_DEL, 0.452,R14C21A.CLK,R14C21A.Q0,I2SM/SLICE_58:ROUTE, 0.575,R14C21A.Q0,R14C21A.M1,I2SM/READY_FLAG">Data path</A> I2SM/SLICE_58 to I2SM/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q0 <A href="#@comp:I2SM/SLICE_58">I2SM/SLICE_58</A> (from <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>)
ROUTE         2     0.575<A href="#@net:I2SM/READY_FLAG:R14C21A.Q0:R14C21A.M1:0.575">     R14C21A.Q0 to R14C21A.M1    </A> <A href="#@net:I2SM/READY_FLAG">I2SM/READY_FLAG</A> (to <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'WCLK_OUT_c_6' 0.048000 MHz ;:ROUTE, 2.845,R14C18D.Q1,R14C21A.CLK,WCLK_OUT_c_6">Source Clock Path</A> SLICE_0 to I2SM/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.845<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R14C21A.CLK:2.845">     R14C18D.Q1 to R14C21A.CLK   </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
                  --------
                    2.845   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'WCLK_OUT_c_6' 0.048000 MHz ;:ROUTE, 2.845,R14C18D.Q1,R14C21A.CLK,WCLK_OUT_c_6">Destination Clock Path</A> SLICE_0 to I2SM/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.845<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R14C21A.CLK:2.845">     R14C18D.Q1 to R14C21A.CLK   </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
                  --------
                    2.845   (0.0% logic, 100.0% route), 0 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'BCLK_IN_c' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "BCLK_IN_c" 6.144000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 72.850ns (weighted slack = 145.700ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_63">I2SS/BIT_CTR_57__i3</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)

   Delay:               2.904ns  (49.7% logic, 50.3% route), 3 logic levels.

 Constraint Details:

      2.904ns physical path delay I2SS/SLICE_63 to I2SS/SLICE_65 meets
     81.380ns delay constraint less
      5.460ns skew and
      0.166ns DIN_SET requirement (totaling 75.754ns) by 72.850ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20D.CLK,R10C20D.Q1,I2SS/SLICE_63:ROUTE, 1.026,R10C20D.Q1,R10C20C.B1,I2SS/BIT_CTR_3:CTOF_DEL, 0.495,R10C20C.B1,R10C20C.F1,I2SS/SLICE_65:ROUTE, 0.436,R10C20C.F1,R10C20C.C0,I2SS/n499:CTOF_DEL, 0.495,R10C20C.C0,R10C20C.F0,I2SS/SLICE_65:ROUTE, 0.000,R10C20C.F0,R10C20C.DI0,I2SS/DATA_FULL_N_90">Data path</A> I2SS/SLICE_63 to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20D.CLK to     R10C20D.Q1 <A href="#@comp:I2SS/SLICE_63">I2SS/SLICE_63</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         3     1.026<A href="#@net:I2SS/BIT_CTR_3:R10C20D.Q1:R10C20C.B1:1.026">     R10C20D.Q1 to R10C20C.B1    </A> <A href="#@net:I2SS/BIT_CTR_3">I2SS/BIT_CTR_3</A>
CTOF_DEL    ---     0.495     R10C20C.B1 to     R10C20C.F1 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.436<A href="#@net:I2SS/n499:R10C20C.F1:R10C20C.C0:0.436">     R10C20C.F1 to R10C20C.C0    </A> <A href="#@net:I2SS/n499">I2SS/n499</A>
CTOF_DEL    ---     0.495     R10C20C.C0 to     R10C20C.F0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:I2SS/DATA_FULL_N_90:R10C20C.F0:R10C20C.DI0:0.000">     R10C20C.F0 to R10C20C.DI0   </A> <A href="#@net:I2SS/DATA_FULL_N_90">I2SS/DATA_FULL_N_90</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    2.904   (49.7% logic, 50.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 1.468,R2C19C.Q0,R10C19A.D1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R10C19A.D1,R10C19A.F1,I2SS/SLICE_67:ROUTE, 1.055,R10C19A.F1,R10C20D.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> BCLK_IN to I2SS/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     1.468<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R10C19A.D1:1.468">      R2C19C.Q0 to R10C19A.D1    </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495     R10C19A.D1 to     R10C19A.F1 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20D.CLK:1.055">     R10C19A.F1 to R10C20D.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                   12.001   (23.1% logic, 76.9% route), 4 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Destination Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 73.243ns (weighted slack = 146.486ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_64">I2SS/BIT_CTR_57__i4</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)

   Delay:               2.511ns  (57.4% logic, 42.6% route), 3 logic levels.

 Constraint Details:

      2.511ns physical path delay I2SS/SLICE_64 to I2SS/SLICE_65 meets
     81.380ns delay constraint less
      5.460ns skew and
      0.166ns DIN_SET requirement (totaling 75.754ns) by 73.243ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20A.CLK,R10C20A.Q0,I2SS/SLICE_64:ROUTE, 0.633,R10C20A.Q0,R10C20C.D1,I2SS/BIT_CTR_4:CTOF_DEL, 0.495,R10C20C.D1,R10C20C.F1,I2SS/SLICE_65:ROUTE, 0.436,R10C20C.F1,R10C20C.C0,I2SS/n499:CTOF_DEL, 0.495,R10C20C.C0,R10C20C.F0,I2SS/SLICE_65:ROUTE, 0.000,R10C20C.F0,R10C20C.DI0,I2SS/DATA_FULL_N_90">Data path</A> I2SS/SLICE_64 to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20A.CLK to     R10C20A.Q0 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         2     0.633<A href="#@net:I2SS/BIT_CTR_4:R10C20A.Q0:R10C20C.D1:0.633">     R10C20A.Q0 to R10C20C.D1    </A> <A href="#@net:I2SS/BIT_CTR_4">I2SS/BIT_CTR_4</A>
CTOF_DEL    ---     0.495     R10C20C.D1 to     R10C20C.F1 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.436<A href="#@net:I2SS/n499:R10C20C.F1:R10C20C.C0:0.436">     R10C20C.F1 to R10C20C.C0    </A> <A href="#@net:I2SS/n499">I2SS/n499</A>
CTOF_DEL    ---     0.495     R10C20C.C0 to     R10C20C.F0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:I2SS/DATA_FULL_N_90:R10C20C.F0:R10C20C.DI0:0.000">     R10C20C.F0 to R10C20C.DI0   </A> <A href="#@net:I2SS/DATA_FULL_N_90">I2SS/DATA_FULL_N_90</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    2.511   (57.4% logic, 42.6% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 1.468,R2C19C.Q0,R10C19A.D1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R10C19A.D1,R10C19A.F1,I2SS/SLICE_67:ROUTE, 1.055,R10C19A.F1,R10C20A.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> BCLK_IN to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     1.468<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R10C19A.D1:1.468">      R2C19C.Q0 to R10C19A.D1    </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495     R10C19A.D1 to     R10C19A.F1 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20A.CLK:1.055">     R10C19A.F1 to R10C20A.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                   12.001   (23.1% logic, 76.9% route), 4 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Destination Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 73.790ns (weighted slack = 147.580ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i0</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)

   Delay:               1.964ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      1.964ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_65 meets
     81.380ns delay constraint less
      5.460ns skew and
      0.166ns DIN_SET requirement (totaling 75.754ns) by 73.790ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q0,I2SS/SLICE_62:ROUTE, 1.017,R10C20B.Q0,R10C20C.B0,I2SS/BIT_CTR_0:CTOF_DEL, 0.495,R10C20C.B0,R10C20C.F0,I2SS/SLICE_65:ROUTE, 0.000,R10C20C.F0,R10C20C.DI0,I2SS/DATA_FULL_N_90">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q0 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         6     1.017<A href="#@net:I2SS/BIT_CTR_0:R10C20B.Q0:R10C20C.B0:1.017">     R10C20B.Q0 to R10C20C.B0    </A> <A href="#@net:I2SS/BIT_CTR_0">I2SS/BIT_CTR_0</A>
CTOF_DEL    ---     0.495     R10C20C.B0 to     R10C20C.F0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:I2SS/DATA_FULL_N_90:R10C20C.F0:R10C20C.DI0:0.000">     R10C20C.F0 to R10C20C.DI0   </A> <A href="#@net:I2SS/DATA_FULL_N_90">I2SS/DATA_FULL_N_90</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 1.468,R2C19C.Q0,R10C19A.D1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R10C19A.D1,R10C19A.F1,I2SS/SLICE_67:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> BCLK_IN to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     1.468<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R10C19A.D1:1.468">      R2C19C.Q0 to R10C19A.D1    </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495     R10C19A.D1 to     R10C19A.F1 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                   12.001   (23.1% logic, 76.9% route), 4 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Destination Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 73.827ns (weighted slack = 147.654ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_63">I2SS/BIT_CTR_57__i2</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)

   Delay:               1.927ns  (49.1% logic, 50.9% route), 2 logic levels.

 Constraint Details:

      1.927ns physical path delay I2SS/SLICE_63 to I2SS/SLICE_65 meets
     81.380ns delay constraint less
      5.460ns skew and
      0.166ns DIN_SET requirement (totaling 75.754ns) by 73.827ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20D.CLK,R10C20D.Q0,I2SS/SLICE_63:ROUTE, 0.980,R10C20D.Q0,R10C20C.A0,I2SS/BIT_CTR_2:CTOF_DEL, 0.495,R10C20C.A0,R10C20C.F0,I2SS/SLICE_65:ROUTE, 0.000,R10C20C.F0,R10C20C.DI0,I2SS/DATA_FULL_N_90">Data path</A> I2SS/SLICE_63 to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20D.CLK to     R10C20D.Q0 <A href="#@comp:I2SS/SLICE_63">I2SS/SLICE_63</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         4     0.980<A href="#@net:I2SS/BIT_CTR_2:R10C20D.Q0:R10C20C.A0:0.980">     R10C20D.Q0 to R10C20C.A0    </A> <A href="#@net:I2SS/BIT_CTR_2">I2SS/BIT_CTR_2</A>
CTOF_DEL    ---     0.495     R10C20C.A0 to     R10C20C.F0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:I2SS/DATA_FULL_N_90:R10C20C.F0:R10C20C.DI0:0.000">     R10C20C.F0 to R10C20C.DI0   </A> <A href="#@net:I2SS/DATA_FULL_N_90">I2SS/DATA_FULL_N_90</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    1.927   (49.1% logic, 50.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 1.468,R2C19C.Q0,R10C19A.D1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R10C19A.D1,R10C19A.F1,I2SS/SLICE_67:ROUTE, 1.055,R10C19A.F1,R10C20D.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> BCLK_IN to I2SS/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     1.468<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R10C19A.D1:1.468">      R2C19C.Q0 to R10C19A.D1    </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495     R10C19A.D1 to     R10C19A.F1 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20D.CLK:1.055">     R10C19A.F1 to R10C20D.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                   12.001   (23.1% logic, 76.9% route), 4 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Destination Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 74.139ns (weighted slack = 148.278ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i1</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)

   Delay:               1.615ns  (58.6% logic, 41.4% route), 2 logic levels.

 Constraint Details:

      1.615ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_65 meets
     81.380ns delay constraint less
      5.460ns skew and
      0.166ns DIN_SET requirement (totaling 75.754ns) by 74.139ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q1,I2SS/SLICE_62:ROUTE, 0.668,R10C20B.Q1,R10C20C.D0,I2SS/BIT_CTR_1:CTOF_DEL, 0.495,R10C20C.D0,R10C20C.F0,I2SS/SLICE_65:ROUTE, 0.000,R10C20C.F0,R10C20C.DI0,I2SS/DATA_FULL_N_90">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q1 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         5     0.668<A href="#@net:I2SS/BIT_CTR_1:R10C20B.Q1:R10C20C.D0:0.668">     R10C20B.Q1 to R10C20C.D0    </A> <A href="#@net:I2SS/BIT_CTR_1">I2SS/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R10C20C.D0 to     R10C20C.F0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A>
ROUTE         1     0.000<A href="#@net:I2SS/DATA_FULL_N_90:R10C20C.F0:R10C20C.DI0:0.000">     R10C20C.F0 to R10C20C.DI0   </A> <A href="#@net:I2SS/DATA_FULL_N_90">I2SS/DATA_FULL_N_90</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    1.615   (58.6% logic, 41.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 1.468,R2C19C.Q0,R10C19A.D1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R10C19A.D1,R10C19A.F1,I2SS/SLICE_67:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> BCLK_IN to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     1.468<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R10C19A.D1:1.468">      R2C19C.Q0 to R10C19A.D1    </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495     R10C19A.D1 to     R10C19A.F1 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                   12.001   (23.1% logic, 76.9% route), 4 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Destination Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 159.480ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i1</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_64">I2SS/BIT_CTR_57__i4</A>  (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)

   Delay:               3.114ns  (46.3% logic, 53.7% route), 3 logic levels.

 Constraint Details:

      3.114ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_64 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.480ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q1,I2SS/SLICE_62:ROUTE, 1.046,R10C20B.Q1,R10C20A.B1,I2SS/BIT_CTR_1:CTOF_DEL, 0.495,R10C20A.B1,R10C20A.F1,I2SS/SLICE_64:ROUTE, 0.626,R10C20A.F1,R10C20A.D0,I2SS/n574:CTOF_DEL, 0.495,R10C20A.D0,R10C20A.F0,I2SS/SLICE_64:ROUTE, 0.000,R10C20A.F0,R10C20A.DI0,I2SS/n26">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q1 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         5     1.046<A href="#@net:I2SS/BIT_CTR_1:R10C20B.Q1:R10C20A.B1:1.046">     R10C20B.Q1 to R10C20A.B1    </A> <A href="#@net:I2SS/BIT_CTR_1">I2SS/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R10C20A.B1 to     R10C20A.F1 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A>
ROUTE         1     0.626<A href="#@net:I2SS/n574:R10C20A.F1:R10C20A.D0:0.626">     R10C20A.F1 to R10C20A.D0    </A> <A href="#@net:I2SS/n574">I2SS/n574</A>
CTOF_DEL    ---     0.495     R10C20A.D0 to     R10C20A.F0 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:I2SS/n26:R10C20A.F0:R10C20A.DI0:0.000">     R10C20A.F0 to R10C20A.DI0   </A> <A href="#@net:I2SS/n26">I2SS/n26</A> (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
                  --------
                    3.114   (46.3% logic, 53.7% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20A.CLK,BCLK_IN_c_derived_5">Destination Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20A.CLK:1.055">     R10C19A.F1 to R10C20A.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 159.723ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i0</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_64">I2SS/BIT_CTR_57__i4</A>  (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)

   Delay:               2.871ns  (50.2% logic, 49.8% route), 3 logic levels.

 Constraint Details:

      2.871ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_64 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.723ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q0,I2SS/SLICE_62:ROUTE, 0.803,R10C20B.Q0,R10C20A.C1,I2SS/BIT_CTR_0:CTOF_DEL, 0.495,R10C20A.C1,R10C20A.F1,I2SS/SLICE_64:ROUTE, 0.626,R10C20A.F1,R10C20A.D0,I2SS/n574:CTOF_DEL, 0.495,R10C20A.D0,R10C20A.F0,I2SS/SLICE_64:ROUTE, 0.000,R10C20A.F0,R10C20A.DI0,I2SS/n26">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q0 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         6     0.803<A href="#@net:I2SS/BIT_CTR_0:R10C20B.Q0:R10C20A.C1:0.803">     R10C20B.Q0 to R10C20A.C1    </A> <A href="#@net:I2SS/BIT_CTR_0">I2SS/BIT_CTR_0</A>
CTOF_DEL    ---     0.495     R10C20A.C1 to     R10C20A.F1 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A>
ROUTE         1     0.626<A href="#@net:I2SS/n574:R10C20A.F1:R10C20A.D0:0.626">     R10C20A.F1 to R10C20A.D0    </A> <A href="#@net:I2SS/n574">I2SS/n574</A>
CTOF_DEL    ---     0.495     R10C20A.D0 to     R10C20A.F0 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:I2SS/n26:R10C20A.F0:R10C20A.DI0:0.000">     R10C20A.F0 to R10C20A.DI0   </A> <A href="#@net:I2SS/n26">I2SS/n26</A> (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
                  --------
                    2.871   (50.2% logic, 49.8% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20A.CLK,BCLK_IN_c_derived_5">Destination Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20A.CLK:1.055">     R10C19A.F1 to R10C20A.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.587ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i0</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i1</A>  (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)

   Delay:               2.007ns  (47.2% logic, 52.8% route), 2 logic levels.

 Constraint Details:

      2.007ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_62 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.587ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q0,I2SS/SLICE_62:ROUTE, 1.060,R10C20B.Q0,R10C20B.B1,I2SS/BIT_CTR_0:CTOF_DEL, 0.495,R10C20B.B1,R10C20B.F1,I2SS/SLICE_62:ROUTE, 0.000,R10C20B.F1,R10C20B.DI1,I2SS/n29">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q0 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         6     1.060<A href="#@net:I2SS/BIT_CTR_0:R10C20B.Q0:R10C20B.B1:1.060">     R10C20B.Q0 to R10C20B.B1    </A> <A href="#@net:I2SS/BIT_CTR_0">I2SS/BIT_CTR_0</A>
CTOF_DEL    ---     0.495     R10C20B.B1 to     R10C20B.F1 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A>
ROUTE         1     0.000<A href="#@net:I2SS/n29:R10C20B.F1:R10C20B.DI1:0.000">     R10C20B.F1 to R10C20B.DI1   </A> <A href="#@net:I2SS/n29">I2SS/n29</A> (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
                  --------
                    2.007   (47.2% logic, 52.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Destination Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.621ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_63">I2SS/BIT_CTR_57__i3</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_64">I2SS/BIT_CTR_57__i4</A>  (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)

   Delay:               1.973ns  (48.0% logic, 52.0% route), 2 logic levels.

 Constraint Details:

      1.973ns physical path delay I2SS/SLICE_63 to I2SS/SLICE_64 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.621ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20D.CLK,R10C20D.Q1,I2SS/SLICE_63:ROUTE, 1.026,R10C20D.Q1,R10C20A.B0,I2SS/BIT_CTR_3:CTOF_DEL, 0.495,R10C20A.B0,R10C20A.F0,I2SS/SLICE_64:ROUTE, 0.000,R10C20A.F0,R10C20A.DI0,I2SS/n26">Data path</A> I2SS/SLICE_63 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20D.CLK to     R10C20D.Q1 <A href="#@comp:I2SS/SLICE_63">I2SS/SLICE_63</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         3     1.026<A href="#@net:I2SS/BIT_CTR_3:R10C20D.Q1:R10C20A.B0:1.026">     R10C20D.Q1 to R10C20A.B0    </A> <A href="#@net:I2SS/BIT_CTR_3">I2SS/BIT_CTR_3</A>
CTOF_DEL    ---     0.495     R10C20A.B0 to     R10C20A.F0 <A href="#@comp:I2SS/SLICE_64">I2SS/SLICE_64</A>
ROUTE         1     0.000<A href="#@net:I2SS/n26:R10C20A.F0:R10C20A.DI0:0.000">     R10C20A.F0 to R10C20A.DI0   </A> <A href="#@net:I2SS/n26">I2SS/n26</A> (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
                  --------
                    1.973   (48.0% logic, 52.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20D.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20D.CLK:1.055">     R10C19A.F1 to R10C20D.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20A.CLK,BCLK_IN_c_derived_5">Destination Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20A.CLK:1.055">     R10C19A.F1 to R10C20A.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.630ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_62">I2SS/BIT_CTR_57__i1</A>  (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_63">I2SS/BIT_CTR_57__i3</A>  (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A> +)

   Delay:               1.964ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      1.964ns physical path delay I2SS/SLICE_62 to I2SS/SLICE_63 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.630ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:REG_DEL, 0.452,R10C20B.CLK,R10C20B.Q1,I2SS/SLICE_62:ROUTE, 1.017,R10C20B.Q1,R10C20D.B1,I2SS/BIT_CTR_1:CTOF_DEL, 0.495,R10C20D.B1,R10C20D.F1,I2SS/SLICE_63:ROUTE, 0.000,R10C20D.F1,R10C20D.DI1,I2SS/n27">Data path</A> I2SS/SLICE_62 to I2SS/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20B.CLK to     R10C20B.Q1 <A href="#@comp:I2SS/SLICE_62">I2SS/SLICE_62</A> (from <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
ROUTE         5     1.017<A href="#@net:I2SS/BIT_CTR_1:R10C20B.Q1:R10C20D.B1:1.017">     R10C20B.Q1 to R10C20D.B1    </A> <A href="#@net:I2SS/BIT_CTR_1">I2SS/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R10C20D.B1 to     R10C20D.F1 <A href="#@comp:I2SS/SLICE_63">I2SS/SLICE_63</A>
ROUTE         1     0.000<A href="#@net:I2SS/n27:R10C20D.F1:R10C20D.DI1:0.000">     R10C20D.F1 to R10C20D.DI1   </A> <A href="#@net:I2SS/n27">I2SS/n27</A> (to <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>)
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20B.CLK,BCLK_IN_c_derived_5">Source Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20B.CLK:1.055">     R10C19A.F1 to R10C20B.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'BCLK_IN_c' 6.144000 MHz ;:ROUTE, 1.055,R10C19A.F1,R10C20D.CLK,BCLK_IN_c_derived_5">Destination Clock Path</A> I2SS/SLICE_67 to I2SS/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         3     1.055<A href="#@net:BCLK_IN_c_derived_5:R10C19A.F1:R10C20D.CLK:1.055">     R10C19A.F1 to R10C20D.CLK   </A> <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>
                  --------
                    1.055   (0.0% logic, 100.0% route), 0 logic levels.

Report:   58.617MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'WCLK_IN_c' 0.048000 MH"></A>================================================================================
Preference: FREQUENCY NET "WCLK_IN_c" 0.048000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 20830.833ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:SLICE_66">SLICE_66</A>

   Delay:               2.500ns -- based on Minimum Pulse Width

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 157.343ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_77">I2SM/DATA_OUT_SR_L_i23</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_75">I2SM/DATA_OUT_SR_L_i0</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               5.031ns  (9.0% logic, 91.0% route), 1 logic levels.

 Constraint Details:

      5.031ns physical path delay SLICE_77 to SLICE_75 meets
    162.760ns delay constraint less
      0.038ns skew and
      0.348ns M_SET requirement (totaling 162.374ns) by 157.343ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R10C27B.CLK,R10C27B.Q0,SLICE_77:ROUTE, 4.579,R10C27B.Q0,R21C2D.M0,I2SM/DATA_OUT_SR_L_23">Data path</A> SLICE_77 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27B.CLK to     R10C27B.Q0 <A href="#@comp:SLICE_77">SLICE_77</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         2     4.579<A href="#@net:I2SM/DATA_OUT_SR_L_23:R10C27B.Q0:R21C2D.M0:4.579">     R10C27B.Q0 to R21C2D.M0     </A> <A href="#@net:I2SM/DATA_OUT_SR_L_23">I2SM/DATA_OUT_SR_L_23</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    5.031   (9.0% logic, 91.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R10C27B.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R10C27B.CLK:5.029">      R2C19C.F1 to R10C27B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 4.991,R2C19C.F1,R21C2D.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     4.991<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R21C2D.CLK:4.991">      R2C19C.F1 to R21C2D.CLK    </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    4.991   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 157.530ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_75">I2SM/DATA_OUT_SR_L_i1</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_73">I2SM/DATA_OUT_SR_L_i2</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               4.920ns  (9.2% logic, 90.8% route), 1 logic levels.

 Constraint Details:

      4.920ns physical path delay SLICE_75 to SLICE_73 meets
    162.760ns delay constraint less
     -0.038ns skew and
      0.348ns M_SET requirement (totaling 162.450ns) by 157.530ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R21C2D.CLK,R21C2D.Q1,SLICE_75:ROUTE, 4.468,R21C2D.Q1,R10C27A.M0,I2SM/DATA_OUT_SR_L_1">Data path</A> SLICE_75 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R21C2D.CLK to      R21C2D.Q1 <A href="#@comp:SLICE_75">SLICE_75</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         1     4.468<A href="#@net:I2SM/DATA_OUT_SR_L_1:R21C2D.Q1:R10C27A.M0:4.468">      R21C2D.Q1 to R10C27A.M0    </A> <A href="#@net:I2SM/DATA_OUT_SR_L_1">I2SM/DATA_OUT_SR_L_1</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    4.920   (9.2% logic, 90.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 4.991,R2C19C.F1,R21C2D.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     4.991<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R21C2D.CLK:4.991">      R2C19C.F1 to R21C2D.CLK    </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    4.991   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R10C27A.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R10C27A.CLK:5.029">      R2C19C.F1 to R10C27A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 159.442ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i1</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_31">I2SM/BIT_CTR_56__i4</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               3.152ns  (45.7% logic, 54.3% route), 3 logic levels.

 Constraint Details:

      3.152ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_31 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.442ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q1,I2SM/SLICE_29:ROUTE, 1.017,R15C21D.Q1,R15C21A.A1,I2SM/BIT_CTR_1:CTOF_DEL, 0.495,R15C21A.A1,R15C21A.F1,I2SM/SLICE_31:ROUTE, 0.693,R15C21A.F1,R15C21A.B0,I2SM/n573:CTOF_DEL, 0.495,R15C21A.B0,R15C21A.F0,I2SM/SLICE_31:ROUTE, 0.000,R15C21A.F0,R15C21A.DI0,I2SM/n26">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q1 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         5     1.017<A href="#@net:I2SM/BIT_CTR_1:R15C21D.Q1:R15C21A.A1:1.017">     R15C21D.Q1 to R15C21A.A1    </A> <A href="#@net:I2SM/BIT_CTR_1">I2SM/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R15C21A.A1 to     R15C21A.F1 <A href="#@comp:I2SM/SLICE_31">I2SM/SLICE_31</A>
ROUTE         1     0.693<A href="#@net:I2SM/n573:R15C21A.F1:R15C21A.B0:0.693">     R15C21A.F1 to R15C21A.B0    </A> <A href="#@net:I2SM/n573">I2SM/n573</A>
CTOF_DEL    ---     0.495     R15C21A.B0 to     R15C21A.F0 <A href="#@comp:I2SM/SLICE_31">I2SM/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:I2SM/n26:R15C21A.F0:R15C21A.DI0:0.000">     R15C21A.F0 to R15C21A.DI0   </A> <A href="#@net:I2SM/n26">I2SM/n26</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    3.152   (45.7% logic, 54.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21A.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21A.CLK:5.029">      R2C19C.F1 to R15C21A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 159.769ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i0</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_31">I2SM/BIT_CTR_56__i4</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               2.825ns  (51.0% logic, 49.0% route), 3 logic levels.

 Constraint Details:

      2.825ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_31 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 159.769ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q0,I2SM/SLICE_29:ROUTE, 0.690,R15C21D.Q0,R15C21A.D1,I2SM/BIT_CTR_0:CTOF_DEL, 0.495,R15C21A.D1,R15C21A.F1,I2SM/SLICE_31:ROUTE, 0.693,R15C21A.F1,R15C21A.B0,I2SM/n573:CTOF_DEL, 0.495,R15C21A.B0,R15C21A.F0,I2SM/SLICE_31:ROUTE, 0.000,R15C21A.F0,R15C21A.DI0,I2SM/n26">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q0 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         6     0.690<A href="#@net:I2SM/BIT_CTR_0:R15C21D.Q0:R15C21A.D1:0.690">     R15C21D.Q0 to R15C21A.D1    </A> <A href="#@net:I2SM/BIT_CTR_0">I2SM/BIT_CTR_0</A>
CTOF_DEL    ---     0.495     R15C21A.D1 to     R15C21A.F1 <A href="#@comp:I2SM/SLICE_31">I2SM/SLICE_31</A>
ROUTE         1     0.693<A href="#@net:I2SM/n573:R15C21A.F1:R15C21A.B0:0.693">     R15C21A.F1 to R15C21A.B0    </A> <A href="#@net:I2SM/n573">I2SM/n573</A>
CTOF_DEL    ---     0.495     R15C21A.B0 to     R15C21A.F0 <A href="#@comp:I2SM/SLICE_31">I2SM/SLICE_31</A>
ROUTE         1     0.000<A href="#@net:I2SM/n26:R15C21A.F0:R15C21A.DI0:0.000">     R15C21A.F0 to R15C21A.DI0   </A> <A href="#@net:I2SM/n26">I2SM/n26</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    2.825   (51.0% logic, 49.0% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21A.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21A.CLK:5.029">      R2C19C.F1 to R15C21A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.549ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_76">I2SM/DATA_OUT_SR_L_i17</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_72">I2SM/DATA_OUT_SR_L_i18</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.863ns  (24.3% logic, 75.7% route), 1 logic levels.

 Constraint Details:

      1.863ns physical path delay SLICE_76 to SLICE_72 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.549ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R10C25B.CLK,R10C25B.Q1,SLICE_76:ROUTE, 1.411,R10C25B.Q1,R11C26A.M0,I2SM/DATA_OUT_SR_L_17">Data path</A> SLICE_76 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25B.CLK to     R10C25B.Q1 <A href="#@comp:SLICE_76">SLICE_76</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         1     1.411<A href="#@net:I2SM/DATA_OUT_SR_L_17:R10C25B.Q1:R11C26A.M0:1.411">     R10C25B.Q1 to R11C26A.M0    </A> <A href="#@net:I2SM/DATA_OUT_SR_L_17">I2SM/DATA_OUT_SR_L_17</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.863   (24.3% logic, 75.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R10C25B.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R10C25B.CLK:5.029">      R2C19C.F1 to R10C25B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R11C26A.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R11C26A.CLK:5.029">      R2C19C.F1 to R11C26A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.600ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i2</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i3</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.994ns  (47.5% logic, 52.5% route), 2 logic levels.

 Constraint Details:

      1.994ns physical path delay I2SM/SLICE_30 to I2SM/SLICE_30 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.600ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21B.CLK,R15C21B.Q0,I2SM/SLICE_30:ROUTE, 1.047,R15C21B.Q0,R15C21B.B1,I2SM/BIT_CTR_2:CTOF_DEL, 0.495,R15C21B.B1,R15C21B.F1,I2SM/SLICE_30:ROUTE, 0.000,R15C21B.F1,R15C21B.DI1,I2SM/n27">Data path</A> I2SM/SLICE_30 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q0 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         4     1.047<A href="#@net:I2SM/BIT_CTR_2:R15C21B.Q0:R15C21B.B1:1.047">     R15C21B.Q0 to R15C21B.B1    </A> <A href="#@net:I2SM/BIT_CTR_2">I2SM/BIT_CTR_2</A>
CTOF_DEL    ---     0.495     R15C21B.B1 to     R15C21B.F1 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:I2SM/n27:R15C21B.F1:R15C21B.DI1:0.000">     R15C21B.F1 to R15C21B.DI1   </A> <A href="#@net:I2SM/n27">I2SM/n27</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.994   (47.5% logic, 52.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.600ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i2</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i2</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.994ns  (47.5% logic, 52.5% route), 2 logic levels.

 Constraint Details:

      1.994ns physical path delay I2SM/SLICE_30 to I2SM/SLICE_30 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.600ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21B.CLK,R15C21B.Q0,I2SM/SLICE_30:ROUTE, 1.047,R15C21B.Q0,R15C21B.B0,I2SM/BIT_CTR_2:CTOF_DEL, 0.495,R15C21B.B0,R15C21B.F0,I2SM/SLICE_30:ROUTE, 0.000,R15C21B.F0,R15C21B.DI0,I2SM/n28">Data path</A> I2SM/SLICE_30 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21B.CLK to     R15C21B.Q0 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         4     1.047<A href="#@net:I2SM/BIT_CTR_2:R15C21B.Q0:R15C21B.B0:1.047">     R15C21B.Q0 to R15C21B.B0    </A> <A href="#@net:I2SM/BIT_CTR_2">I2SM/BIT_CTR_2</A>
CTOF_DEL    ---     0.495     R15C21B.B0 to     R15C21B.F0 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:I2SM/n28:R15C21B.F0:R15C21B.DI0:0.000">     R15C21B.F0 to R15C21B.DI0   </A> <A href="#@net:I2SM/n28">I2SM/n28</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.994   (47.5% logic, 52.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.630ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i1</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i3</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.964ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      1.964ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_30 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.630ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q1,I2SM/SLICE_29:ROUTE, 1.017,R15C21D.Q1,R15C21B.A1,I2SM/BIT_CTR_1:CTOF_DEL, 0.495,R15C21B.A1,R15C21B.F1,I2SM/SLICE_30:ROUTE, 0.000,R15C21B.F1,R15C21B.DI1,I2SM/n27">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q1 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         5     1.017<A href="#@net:I2SM/BIT_CTR_1:R15C21D.Q1:R15C21B.A1:1.017">     R15C21D.Q1 to R15C21B.A1    </A> <A href="#@net:I2SM/BIT_CTR_1">I2SM/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R15C21B.A1 to     R15C21B.F1 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:I2SM/n27:R15C21B.F1:R15C21B.DI1:0.000">     R15C21B.F1 to R15C21B.DI1   </A> <A href="#@net:I2SM/n27">I2SM/n27</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.630ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_29">I2SM/BIT_CTR_56__i1</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_30">I2SM/BIT_CTR_56__i2</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.964ns  (48.2% logic, 51.8% route), 2 logic levels.

 Constraint Details:

      1.964ns physical path delay I2SM/SLICE_29 to I2SM/SLICE_30 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 162.594ns) by 160.630ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R15C21D.CLK,R15C21D.Q1,I2SM/SLICE_29:ROUTE, 1.017,R15C21D.Q1,R15C21B.A0,I2SM/BIT_CTR_1:CTOF_DEL, 0.495,R15C21B.A0,R15C21B.F0,I2SM/SLICE_30:ROUTE, 0.000,R15C21B.F0,R15C21B.DI0,I2SM/n28">Data path</A> I2SM/SLICE_29 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21D.CLK to     R15C21D.Q1 <A href="#@comp:I2SM/SLICE_29">I2SM/SLICE_29</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         5     1.017<A href="#@net:I2SM/BIT_CTR_1:R15C21D.Q1:R15C21B.A0:1.017">     R15C21D.Q1 to R15C21B.A0    </A> <A href="#@net:I2SM/BIT_CTR_1">I2SM/BIT_CTR_1</A>
CTOF_DEL    ---     0.495     R15C21B.A0 to     R15C21B.F0 <A href="#@comp:I2SM/SLICE_30">I2SM/SLICE_30</A>
ROUTE         1     0.000<A href="#@net:I2SM/n28:R15C21B.F0:R15C21B.DI0:0.000">     R15C21B.F0 to R15C21B.DI0   </A> <A href="#@net:I2SM/n28">I2SM/n28</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.964   (48.2% logic, 51.8% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21D.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to I2SM/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21D.CLK:5.029">      R2C19C.F1 to R15C21D.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R15C21B.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to I2SM/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R15C21B.CLK:5.029">      R2C19C.F1 to R15C21B.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.663ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_69">I2SM/DATA_OUT_SR_L_i13</A>  (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_74">I2SM/DATA_OUT_SR_L_i14</A>  (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A> +)

   Delay:               1.749ns  (25.8% logic, 74.2% route), 1 logic levels.

 Constraint Details:

      1.749ns physical path delay SLICE_69 to SLICE_74 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.663ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:REG_DEL, 0.452,R10C28C.CLK,R10C28C.Q1,SLICE_69:ROUTE, 1.297,R10C28C.Q1,R10C25A.M0,I2SM/DATA_OUT_SR_L_13">Data path</A> SLICE_69 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28C.CLK to     R10C28C.Q1 <A href="#@comp:SLICE_69">SLICE_69</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         1     1.297<A href="#@net:I2SM/DATA_OUT_SR_L_13:R10C28C.Q1:R10C25A.M0:1.297">     R10C28C.Q1 to R10C25A.M0    </A> <A href="#@net:I2SM/DATA_OUT_SR_L_13">I2SM/DATA_OUT_SR_L_13</A> (to <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
                  --------
                    1.749   (25.8% logic, 74.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R10C28C.CLK,I2SM/BCLK_SR">Source Clock Path</A> SLICE_61 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R10C28C.CLK:5.029">      R2C19C.F1 to R10C28C.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/BCLK_SR' 6.144000 MHz ;:ROUTE, 5.029,R2C19C.F1,R10C25A.CLK,I2SM/BCLK_SR">Destination Clock Path</A> SLICE_61 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        27     5.029<A href="#@net:I2SM/BCLK_SR:R2C19C.F1:R10C25A.CLK:5.029">      R2C19C.F1 to R10C25A.CLK   </A> <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>
                  --------
                    5.029   (0.0% logic, 100.0% route), 0 logic levels.

Report:  184.604MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "I2SS/BCLK_SR_L" 6.144000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 160.260ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:I2SS/SLICE_14">I2SS/SLICE_14</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 160.512ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_83">I2SS/DATA_IN_L_T_i11</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_84">I2SS/DATA_IN_L_T_i12</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.900ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      1.900ns physical path delay I2SS/SLICE_83 to I2SS/SLICE_84 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.512ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R9C27D.CLK,R9C27D.Q0,I2SS/SLICE_83:ROUTE, 1.448,R9C27D.Q0,R10C27D.M1,DATA_IN_L_11">Data path</A> I2SS/SLICE_83 to I2SS/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27D.CLK to      R9C27D.Q0 <A href="#@comp:I2SS/SLICE_83">I2SS/SLICE_83</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.448<A href="#@net:DATA_IN_L_11:R9C27D.Q0:R10C27D.M1:1.448">      R9C27D.Q0 to R10C27D.M1    </A> <A href="#@net:DATA_IN_L_11">DATA_IN_L_11</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.900   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27D.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27D.CLK:3.454">      R21C2D.F0 to R9C27D.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C27D.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C27D.CLK:3.454">      R21C2D.F0 to R10C27D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.626ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_82">I2SS/DATA_IN_L_T_i9</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_83">I2SS/DATA_IN_L_T_i10</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.786ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      1.786ns physical path delay I2SS/SLICE_82 to I2SS/SLICE_83 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.626ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R9C28B.CLK,R9C28B.Q0,I2SS/SLICE_82:ROUTE, 1.334,R9C28B.Q0,R9C27D.M1,DATA_IN_L_9">Data path</A> I2SS/SLICE_82 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28B.CLK to      R9C28B.Q0 <A href="#@comp:I2SS/SLICE_82">I2SS/SLICE_82</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.334<A href="#@net:DATA_IN_L_9:R9C28B.Q0:R9C27D.M1:1.334">      R9C28B.Q0 to R9C27D.M1     </A> <A href="#@net:DATA_IN_L_9">DATA_IN_L_9</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.786   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C28B.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C28B.CLK:3.454">      R21C2D.F0 to R9C28B.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27D.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27D.CLK:3.454">      R21C2D.F0 to R9C27D.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.626ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_14">I2SS/DATA_IN_L_T_i20</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_15">I2SS/DATA_IN_L_T_i21</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.786ns  (25.3% logic, 74.7% route), 1 logic levels.

 Constraint Details:

      1.786ns physical path delay I2SS/SLICE_14 to I2SS/SLICE_15 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.626ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R10C28A.CLK,R10C28A.Q0,I2SS/SLICE_14:ROUTE, 1.334,R10C28A.Q0,R10C27C.M1,DATA_IN_L_20">Data path</A> I2SS/SLICE_14 to I2SS/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28A.CLK to     R10C28A.Q0 <A href="#@comp:I2SS/SLICE_14">I2SS/SLICE_14</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.334<A href="#@net:DATA_IN_L_20:R10C28A.Q0:R10C27C.M1:1.334">     R10C28A.Q0 to R10C27C.M1    </A> <A href="#@net:DATA_IN_L_20">DATA_IN_L_20</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.786   (25.3% logic, 74.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C28A.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C28A.CLK:3.454">      R21C2D.F0 to R10C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C27C.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C27C.CLK:3.454">      R21C2D.F0 to R10C27C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_84">I2SS/DATA_IN_L_T_i13</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_85">I2SS/DATA_IN_L_T_i14</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_84 to I2SS/SLICE_85 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R10C27D.CLK,R10C27D.Q0,I2SS/SLICE_84:ROUTE, 0.991,R10C27D.Q0,R9C27C.M1,DATA_IN_L_13">Data path</A> I2SS/SLICE_84 to I2SS/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27D.CLK to     R10C27D.Q0 <A href="#@comp:I2SS/SLICE_84">I2SS/SLICE_84</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_L_13:R10C27D.Q0:R9C27C.M1:0.991">     R10C27D.Q0 to R9C27C.M1     </A> <A href="#@net:DATA_IN_L_13">DATA_IN_L_13</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C27D.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C27D.CLK:3.454">      R21C2D.F0 to R10C27D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27C.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27C.CLK:3.454">      R21C2D.F0 to R9C27C.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_15">I2SS/DATA_IN_L_T_i22</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_79">I2SS/DATA_IN_L_T_i23</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_15 to I2SS/SLICE_79 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R10C27C.CLK,R10C27C.Q0,I2SS/SLICE_15:ROUTE, 0.991,R10C27C.Q0,R10C28D.M1,DATA_IN_L_22">Data path</A> I2SS/SLICE_15 to I2SS/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27C.CLK to     R10C27C.Q0 <A href="#@comp:I2SS/SLICE_15">I2SS/SLICE_15</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_L_22:R10C27C.Q0:R10C28D.M1:0.991">     R10C27C.Q0 to R10C28D.M1    </A> <A href="#@net:DATA_IN_L_22">DATA_IN_L_22</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C27C.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C27C.CLK:3.454">      R21C2D.F0 to R10C27C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C28D.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C28D.CLK:3.454">      R21C2D.F0 to R10C28D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.046ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_87">I2SS/DATA_IN_L_T_i19</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_14">I2SS/DATA_IN_L_T_i20</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.366ns  (33.1% logic, 66.9% route), 1 logic levels.

 Constraint Details:

      1.366ns physical path delay I2SS/SLICE_87 to I2SS/SLICE_14 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.046ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R9C27A.CLK,R9C27A.Q0,I2SS/SLICE_87:ROUTE, 0.914,R9C27A.Q0,R10C28A.M0,DATA_IN_L_19">Data path</A> I2SS/SLICE_87 to I2SS/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27A.CLK to      R9C27A.Q0 <A href="#@comp:I2SS/SLICE_87">I2SS/SLICE_87</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.914<A href="#@net:DATA_IN_L_19:R9C27A.Q0:R10C28A.M0:0.914">      R9C27A.Q0 to R10C28A.M0    </A> <A href="#@net:DATA_IN_L_19">DATA_IN_L_19</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.366   (33.1% logic, 66.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27A.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27A.CLK:3.454">      R21C2D.F0 to R9C27A.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C28A.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C28A.CLK:3.454">      R21C2D.F0 to R10C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.366ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_78">I2SS/DATA_IN_L_T_i1</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_14">I2SS/DATA_IN_L_T_i2</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.046ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      1.046ns physical path delay I2SS/SLICE_78 to I2SS/SLICE_14 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.366ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R11C28A.CLK,R11C28A.Q0,I2SS/SLICE_78:ROUTE, 0.594,R11C28A.Q0,R10C28A.M1,DATA_IN_L_1">Data path</A> I2SS/SLICE_78 to I2SS/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28A.CLK to     R11C28A.Q0 <A href="#@comp:I2SS/SLICE_78">I2SS/SLICE_78</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.594<A href="#@net:DATA_IN_L_1:R11C28A.Q0:R10C28A.M1:0.594">     R11C28A.Q0 to R10C28A.M1    </A> <A href="#@net:DATA_IN_L_1">DATA_IN_L_1</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R11C28A.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R11C28A.CLK:3.454">      R21C2D.F0 to R11C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C28A.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C28A.CLK:3.454">      R21C2D.F0 to R10C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.366ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_79">I2SS/DATA_IN_L_T_i3</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_80">I2SS/DATA_IN_L_T_i4</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.046ns  (43.2% logic, 56.8% route), 1 logic levels.

 Constraint Details:

      1.046ns physical path delay I2SS/SLICE_79 to I2SS/SLICE_80 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.366ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R10C28D.CLK,R10C28D.Q0,I2SS/SLICE_79:ROUTE, 0.594,R10C28D.Q0,R9C28D.M1,DATA_IN_L_3">Data path</A> I2SS/SLICE_79 to I2SS/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28D.CLK to     R10C28D.Q0 <A href="#@comp:I2SS/SLICE_79">I2SS/SLICE_79</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.594<A href="#@net:DATA_IN_L_3:R10C28D.Q0:R9C28D.M1:0.594">     R10C28D.Q0 to R9C28D.M1     </A> <A href="#@net:DATA_IN_L_3">DATA_IN_L_3</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.046   (43.2% logic, 56.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R10C28D.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R10C28D.CLK:3.454">      R21C2D.F0 to R10C28D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C28D.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C28D.CLK:3.454">      R21C2D.F0 to R9C28D.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.385ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_86">I2SS/DATA_IN_L_T_i16</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_86">I2SS/DATA_IN_L_T_i17</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.027ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      1.027ns physical path delay I2SS/SLICE_86 to I2SS/SLICE_86 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.385ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R9C27B.CLK,R9C27B.Q1,I2SS/SLICE_86:ROUTE, 0.575,R9C27B.Q1,R9C27B.M0,DATA_IN_L_16">Data path</A> I2SS/SLICE_86 to I2SS/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27B.CLK to      R9C27B.Q1 <A href="#@comp:I2SS/SLICE_86">I2SS/SLICE_86</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.575<A href="#@net:DATA_IN_L_16:R9C27B.Q1:R9C27B.M0:0.575">      R9C27B.Q1 to R9C27B.M0     </A> <A href="#@net:DATA_IN_L_16">DATA_IN_L_16</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27B.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27B.CLK:3.454">      R21C2D.F0 to R9C27B.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27B.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27B.CLK:3.454">      R21C2D.F0 to R9C27B.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.385ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_83">I2SS/DATA_IN_L_T_i10</A>  (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_83">I2SS/DATA_IN_L_T_i11</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Delay:               1.027ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      1.027ns physical path delay I2SS/SLICE_83 to I2SS/SLICE_83 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.385ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:REG_DEL, 0.452,R9C27D.CLK,R9C27D.Q1,I2SS/SLICE_83:ROUTE, 0.575,R9C27D.Q1,R9C27D.M0,DATA_IN_L_10">Data path</A> I2SS/SLICE_83 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27D.CLK to      R9C27D.Q1 <A href="#@comp:I2SS/SLICE_83">I2SS/SLICE_83</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.575<A href="#@net:DATA_IN_L_10:R9C27D.Q1:R9C27D.M0:0.575">      R9C27D.Q1 to R9C27D.M0     </A> <A href="#@net:DATA_IN_L_10">DATA_IN_L_10</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27D.CLK,I2SS/BCLK_SR_L">Source Clock Path</A> SLICE_75 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27D.CLK:3.454">      R21C2D.F0 to R9C27D.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_L' 6.144000 MHz ;:ROUTE, 3.454,R21C2D.F0,R9C27D.CLK,I2SS/BCLK_SR_L">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R9C27D.CLK:3.454">      R21C2D.F0 to R9C27D.CLK    </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    3.454   (0.0% logic, 100.0% route), 0 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 160.260ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:I2SS/SLICE_26">I2SS/SLICE_26</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 160.512ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_96">I2SS/DATA_IN_R_T_i13</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_97">I2SS/DATA_IN_R_T_i14</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.900ns  (23.8% logic, 76.2% route), 1 logic levels.

 Constraint Details:

      1.900ns physical path delay I2SS/SLICE_96 to I2SS/SLICE_97 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.512ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C25C.CLK,R11C25C.Q0,I2SS/SLICE_96:ROUTE, 1.448,R11C25C.Q0,R11C26C.M1,DATA_IN_R_13">Data path</A> I2SS/SLICE_96 to I2SS/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25C.CLK to     R11C25C.Q0 <A href="#@comp:I2SS/SLICE_96">I2SS/SLICE_96</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.448<A href="#@net:DATA_IN_R_13:R11C25C.Q0:R11C26C.M1:1.448">     R11C25C.Q0 to R11C26C.M1    </A> <A href="#@net:DATA_IN_R_13">DATA_IN_R_13</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.900   (23.8% logic, 76.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C25C.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C25C.CLK:6.027">      R21C2D.F1 to R11C25C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26C.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26C.CLK:6.027">      R21C2D.F1 to R11C26C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_92">I2SS/DATA_IN_R_T_i5</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_93">I2SS/DATA_IN_R_T_i6</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_92 to I2SS/SLICE_93 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R10C25C.CLK,R10C25C.Q0,I2SS/SLICE_92:ROUTE, 0.991,R10C25C.Q0,R11C25A.M1,DATA_IN_R_5">Data path</A> I2SS/SLICE_92 to I2SS/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25C.CLK to     R10C25C.Q0 <A href="#@comp:I2SS/SLICE_92">I2SS/SLICE_92</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_R_5:R10C25C.Q0:R11C25A.M1:0.991">     R10C25C.Q0 to R11C25A.M1    </A> <A href="#@net:DATA_IN_R_5">DATA_IN_R_5</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C25C.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C25C.CLK:6.027">      R21C2D.F1 to R10C25C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C25A.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C25A.CLK:6.027">      R21C2D.F1 to R11C25A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_26">I2SS/DATA_IN_R_T_i2</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_91">I2SS/DATA_IN_R_T_i3</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_26 to I2SS/SLICE_91 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R10C26C.CLK,R10C26C.Q1,I2SS/SLICE_26:ROUTE, 0.991,R10C26C.Q1,R10C25D.M0,DATA_IN_R_2">Data path</A> I2SS/SLICE_26 to I2SS/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26C.CLK to     R10C26C.Q1 <A href="#@comp:I2SS/SLICE_26">I2SS/SLICE_26</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_R_2:R10C26C.Q1:R10C25D.M0:0.991">     R10C26C.Q1 to R10C25D.M0    </A> <A href="#@net:DATA_IN_R_2">DATA_IN_R_2</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C26C.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C26C.CLK:6.027">      R21C2D.F1 to R10C26C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C25D.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C25D.CLK:6.027">      R21C2D.F1 to R10C25D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_27">I2SS/DATA_IN_R_T_i22</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_91">I2SS/DATA_IN_R_T_i23</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_27 to I2SS/SLICE_91 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R10C26B.CLK,R10C26B.Q0,I2SS/SLICE_27:ROUTE, 0.991,R10C26B.Q0,R10C25D.M1,DATA_IN_R_22">Data path</A> I2SS/SLICE_27 to I2SS/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26B.CLK to     R10C26B.Q0 <A href="#@comp:I2SS/SLICE_27">I2SS/SLICE_27</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_R_22:R10C26B.Q0:R10C25D.M1:0.991">     R10C26B.Q0 to R10C25D.M1    </A> <A href="#@net:DATA_IN_R_22">DATA_IN_R_22</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C26B.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C26B.CLK:6.027">      R21C2D.F1 to R10C26B.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C25D.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C25D.CLK:6.027">      R21C2D.F1 to R10C25D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 160.969ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_99">I2SS/DATA_IN_R_T_i19</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_26">I2SS/DATA_IN_R_T_i20</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay I2SS/SLICE_99 to I2SS/SLICE_26 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 160.969ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C26B.CLK,R11C26B.Q0,I2SS/SLICE_99:ROUTE, 0.991,R11C26B.Q0,R10C26C.M0,DATA_IN_R_19">Data path</A> I2SS/SLICE_99 to I2SS/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26B.CLK to     R11C26B.Q0 <A href="#@comp:I2SS/SLICE_99">I2SS/SLICE_99</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.991<A href="#@net:DATA_IN_R_19:R11C26B.Q0:R10C26C.M0:0.991">     R11C26B.Q0 to R10C26C.M0    </A> <A href="#@net:DATA_IN_R_19">DATA_IN_R_19</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26B.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26B.CLK:6.027">      R21C2D.F1 to R11C26B.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C26C.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C26C.CLK:6.027">      R21C2D.F1 to R10C26C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.053ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_90">I2SS/DATA_IN_R_T_i1</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_26">I2SS/DATA_IN_R_T_i2</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.359ns  (33.3% logic, 66.7% route), 1 logic levels.

 Constraint Details:

      1.359ns physical path delay I2SS/SLICE_90 to I2SS/SLICE_26 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.053ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C27A.CLK,R11C27A.Q0,I2SS/SLICE_90:ROUTE, 0.907,R11C27A.Q0,R10C26C.M1,DATA_IN_R_1">Data path</A> I2SS/SLICE_90 to I2SS/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C27A.CLK to     R11C27A.Q0 <A href="#@comp:I2SS/SLICE_90">I2SS/SLICE_90</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.907<A href="#@net:DATA_IN_R_1:R11C27A.Q0:R10C26C.M1:0.907">     R11C27A.Q0 to R10C26C.M1    </A> <A href="#@net:DATA_IN_R_1">DATA_IN_R_1</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.359   (33.3% logic, 66.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C27A.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C27A.CLK:6.027">      R21C2D.F1 to R11C27A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C26C.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C26C.CLK:6.027">      R21C2D.F1 to R10C26C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_91">I2SS/DATA_IN_R_T_i3</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_92">I2SS/DATA_IN_R_T_i4</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.035ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      1.035ns physical path delay I2SS/SLICE_91 to I2SS/SLICE_92 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R10C25D.CLK,R10C25D.Q0,I2SS/SLICE_91:ROUTE, 0.583,R10C25D.Q0,R10C25C.M1,DATA_IN_R_3">Data path</A> I2SS/SLICE_91 to I2SS/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25D.CLK to     R10C25D.Q0 <A href="#@comp:I2SS/SLICE_91">I2SS/SLICE_91</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.583<A href="#@net:DATA_IN_R_3:R10C25D.Q0:R10C25C.M1:0.583">     R10C25D.Q0 to R10C25C.M1    </A> <A href="#@net:DATA_IN_R_3">DATA_IN_R_3</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C25D.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C25D.CLK:6.027">      R21C2D.F1 to R10C25D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R10C25C.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R10C25C.CLK:6.027">      R21C2D.F1 to R10C25C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_97">I2SS/DATA_IN_R_T_i15</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_98">I2SS/DATA_IN_R_T_i16</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.035ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      1.035ns physical path delay I2SS/SLICE_97 to I2SS/SLICE_98 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C26C.CLK,R11C26C.Q0,I2SS/SLICE_97:ROUTE, 0.583,R11C26C.Q0,R11C26D.M1,DATA_IN_R_15">Data path</A> I2SS/SLICE_97 to I2SS/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26C.CLK to     R11C26C.Q0 <A href="#@comp:I2SS/SLICE_97">I2SS/SLICE_97</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.583<A href="#@net:DATA_IN_R_15:R11C26C.Q0:R11C26D.M1:0.583">     R11C26C.Q0 to R11C26D.M1    </A> <A href="#@net:DATA_IN_R_15">DATA_IN_R_15</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26C.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_97:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26C.CLK:6.027">      R21C2D.F1 to R11C26C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26D.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26D.CLK:6.027">      R21C2D.F1 to R11C26D.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.377ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_99">I2SS/DATA_IN_R_T_i18</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_99">I2SS/DATA_IN_R_T_i19</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.035ns  (43.7% logic, 56.3% route), 1 logic levels.

 Constraint Details:

      1.035ns physical path delay I2SS/SLICE_99 to I2SS/SLICE_99 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.377ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C26B.CLK,R11C26B.Q1,I2SS/SLICE_99:ROUTE, 0.583,R11C26B.Q1,R11C26B.M0,DATA_IN_R_18">Data path</A> I2SS/SLICE_99 to I2SS/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26B.CLK to     R11C26B.Q1 <A href="#@comp:I2SS/SLICE_99">I2SS/SLICE_99</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.583<A href="#@net:DATA_IN_R_18:R11C26B.Q1:R11C26B.M0:0.583">     R11C26B.Q1 to R11C26B.M0    </A> <A href="#@net:DATA_IN_R_18">DATA_IN_R_18</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.035   (43.7% logic, 56.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26B.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26B.CLK:6.027">      R21C2D.F1 to R11C26B.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C26B.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C26B.CLK:6.027">      R21C2D.F1 to R11C26B.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 161.385ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_96">I2SS/DATA_IN_R_T_i12</A>  (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_96">I2SS/DATA_IN_R_T_i13</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Delay:               1.027ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      1.027ns physical path delay I2SS/SLICE_96 to I2SS/SLICE_96 meets
    162.760ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 162.412ns) by 161.385ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:REG_DEL, 0.452,R11C25C.CLK,R11C25C.Q1,I2SS/SLICE_96:ROUTE, 0.575,R11C25C.Q1,R11C25C.M0,DATA_IN_R_12">Data path</A> I2SS/SLICE_96 to I2SS/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25C.CLK to     R11C25C.Q1 <A href="#@comp:I2SS/SLICE_96">I2SS/SLICE_96</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.575<A href="#@net:DATA_IN_R_12:R11C25C.Q1:R11C25C.M0:0.575">     R11C25C.Q1 to R11C25C.M0    </A> <A href="#@net:DATA_IN_R_12">DATA_IN_R_12</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    1.027   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C25C.CLK,I2SS/BCLK_SR_R">Source Clock Path</A> SLICE_75 to I2SS/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C25C.CLK:6.027">      R21C2D.F1 to R11C25C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/BCLK_SR_R' 6.144000 MHz ;:ROUTE, 6.027,R21C2D.F1,R11C25C.CLK,I2SS/BCLK_SR_R">Destination Clock Path</A> SLICE_75 to I2SS/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C25C.CLK:6.027">      R21C2D.F1 to R11C25C.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                    6.027   (0.0% logic, 100.0% route), 0 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'I2SM/WCLK_EDGE' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "I2SM/WCLK_EDGE" 6.144000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 160.260ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:I2SM/SLICE_28">I2SM/SLICE_28</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 80.201ns (weighted slack = 160.402ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SM/SLICE_32">I2SM/BIT_CTR_RST_N_74</A>  (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A> -)
   Destination:    FF         Data in        <A href="#@comp:I2SM/SLICE_28">I2SM/BCLK_GATE_76</A>  (to <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A> +)

   Delay:               1.508ns  (30.0% logic, 70.0% route), 1 logic levels.

 Constraint Details:

      1.508ns physical path delay I2SM/SLICE_32 to I2SM/SLICE_28 meets
     81.380ns delay constraint less
     -1.062ns skew and
      0.000ns feedback compensation and
      0.733ns LSRREC_SET requirement (totaling 81.709ns) by 80.201ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SM/WCLK_EDGE' 6.144000 MHz ;:REG_DEL, 0.452,R15C21C.CLK,R15C21C.Q0,I2SM/SLICE_32:ROUTE, 1.056,R15C21C.Q0,R12C21B.LSR,I2SM/BIT_CTR_RST_N">Data path</A> I2SM/SLICE_32 to I2SM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C21C.CLK to     R15C21C.Q0 <A href="#@comp:I2SM/SLICE_32">I2SM/SLICE_32</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE         4     1.056<A href="#@net:I2SM/BIT_CTR_RST_N:R15C21C.Q0:R12C21B.LSR:1.056">     R15C21C.Q0 to R12C21B.LSR   </A> <A href="#@net:I2SM/BIT_CTR_RST_N">I2SM/BIT_CTR_RST_N</A> (to <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>)
                  --------
                    1.508   (30.0% logic, 70.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SM/WCLK_EDGE' 6.144000 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R15C21C.CLK,BCLK_OUT_c">Source Clock Path</A> OSC0 to I2SM/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R15C21C.CLK:1.880">     LPLL.CLKOS to R15C21C.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
                  --------
                    1.880   (0.0% logic, 100.0% route), 1 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SM/WCLK_EDGE' 6.144000 MHz ;:ROUTE, 0.000,OSC.OSC,LPLL.CLKI,CLK_IN:CLKI2OS_DEL, 0.000,LPLL.CLKI,LPLL.CLKOS,PLL0/PLLInst_0:ROUTE, 1.880,LPLL.CLKOS,R12C21A.CLK,BCLK_OUT_c:REG_DEL, 0.452,R12C21A.CLK,R12C21A.Q0,I2SM/SLICE_59:ROUTE, 0.610,R12C21A.Q0,R12C21B.CLK,I2SM/WCLK_EDGE">Destination Clock Path</A> OSC0 to I2SM/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.000<A href="#@net:CLK_IN:OSC.OSC:LPLL.CLKI:0.000">        OSC.OSC to LPLL.CLKI     </A> <A href="#@net:CLK_IN">CLK_IN</A>
CLKI2OS_DE  ---     0.000      LPLL.CLKI to     LPLL.CLKOS <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         9     1.880<A href="#@net:BCLK_OUT_c:LPLL.CLKOS:R12C21A.CLK:1.880">     LPLL.CLKOS to R12C21A.CLK   </A> <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>
REG_DEL     ---     0.452    R12C21A.CLK to     R12C21A.Q0 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     0.610<A href="#@net:I2SM/WCLK_EDGE:R12C21A.Q0:R12C21B.CLK:0.610">     R12C21A.Q0 to R12C21B.CLK   </A> <A href="#@net:I2SM/WCLK_EDGE">I2SM/WCLK_EDGE</A>
                  --------
                    2.942   (15.4% logic, 84.6% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000     LPLL.CLKFB to     LPLL.CLKOP <A href="#@comp:PLL0/PLLInst_0">PLL0/PLLInst_0</A>
ROUTE         1     1.001<A href="#@net:PLL0/CLKOP:LPLL.CLKOP:LPLL.CLKFB:1.001">     LPLL.CLKOP to LPLL.CLKFB    </A> <A href="#@net:PLL0/CLKOP">PLL0/CLKOP</A>
                  --------
                    1.001   (0.0% logic, 100.0% route), 1 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'I2SS/WCLK_EDGE' 6.144000 MH"></A>================================================================================
Preference: FREQUENCY NET "I2SS/WCLK_EDGE" 6.144000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 160.260ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            <A href="#@comp:SLICE_61">SLICE_61</A>

   Delay:               2.500ns -- based on Minimum Pulse Width
<font color=#000000> 

Passed: The following path meets requirements by 80.294ns (weighted slack = 160.588ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:I2SS/SLICE_65">I2SS/BIT_CTR_RST_N_56</A>  (from <A href="#@net:BCLK_IN_c">BCLK_IN_c</A> -)
   Destination:    FF         Data in        <A href="#@comp:SLICE_61">I2SS/BCLK_GATE_58</A>  (to <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A> +)

   Delay:               2.343ns  (19.3% logic, 80.7% route), 1 logic levels.

 Constraint Details:

      2.343ns physical path delay I2SS/SLICE_65 to SLICE_61 meets
     81.380ns delay constraint less
     -1.990ns skew and
      0.733ns LSRREC_SET requirement (totaling 82.637ns) by 80.294ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'I2SS/WCLK_EDGE' 6.144000 MHz ;:REG_DEL, 0.452,R10C20C.CLK,R10C20C.Q0,I2SS/SLICE_65:ROUTE, 1.891,R10C20C.Q0,R2C19C.LSR,I2SS/BIT_CTR_RST_N">Data path</A> I2SS/SLICE_65 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C20C.CLK to     R10C20C.Q0 <A href="#@comp:I2SS/SLICE_65">I2SS/SLICE_65</A> (from <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
ROUTE         4     1.891<A href="#@net:I2SS/BIT_CTR_RST_N:R10C20C.Q0:R2C19C.LSR:1.891">     R10C20C.Q0 to R2C19C.LSR    </A> <A href="#@net:I2SS/BIT_CTR_RST_N">I2SS/BIT_CTR_RST_N</A> (to <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>)
                  --------
                    2.343   (19.3% logic, 80.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'I2SS/WCLK_EDGE' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C20C.CLK,BCLK_IN_c">Source Clock Path</A> BCLK_IN to I2SS/SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C20C.CLK:5.169">       83.PADDI to R10C20C.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
                  --------
                    6.541   (21.0% logic, 79.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'I2SS/WCLK_EDGE' 6.144000 MHz ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE">Destination Clock Path</A> BCLK_IN to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
                  --------
                    8.531   (21.4% logic, 78.6% route), 2 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


</A><A name="INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN"></A>================================================================================
Preference: INPUT_SETUP PORT "DATA_IN" 29.000000 ns HOLD 39.000000 ns CLKPORT "BCLK_IN" ; Setup Analysis.
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 33.905ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:DATA_IN">DATA_IN</A>
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_78">I2SS/DATA_IN_L_T_i0</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Max Data Path Delay:     4.018ns  (34.1% logic, 65.9% route), 1 logic levels.

   Min Clock Path Delay:    9.271ns  (17.2% logic, 82.8% route), 2 logic levels.

 Constraint Details:

      4.018ns delay DATA_IN to I2SS/SLICE_78 less
     29.000ns offset DATA_IN to BCLK_IN (totaling -24.982ns) meets
      9.271ns delay BCLK_IN to I2SS/SLICE_78 less
      0.348ns M_SET requirement (totaling 8.923ns) by 33.905ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.372,91.PAD,91.PADDI,DATA_IN:ROUTE, 2.646,91.PADDI,R11C28A.M1,DATA_IN_c">Data path</A> DATA_IN to I2SS/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         91.PAD to       91.PADDI <A href="#@comp:DATA_IN">DATA_IN</A>
ROUTE         2     2.646<A href="#@net:DATA_IN_c:91.PADDI:R11C28A.M1:2.646">       91.PADDI to R11C28A.M1    </A> <A href="#@net:DATA_IN_c">DATA_IN_c</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    4.018   (34.1% logic, 65.9% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.223,83.PAD,83.PADDI,BCLK_IN:ROUTE, 4.698,83.PADDI,R21C2D.D0,BCLK_IN_c:CTOF_DEL, 0.367,R21C2D.D0,R21C2D.F0,SLICE_75:ROUTE, 2.983,R21C2D.F0,R11C28A.CLK,I2SS/BCLK_SR_L">Clock path</A> BCLK_IN to I2SS/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     4.698<A href="#@net:BCLK_IN_c:83.PADDI:R21C2D.D0:4.698">       83.PADDI to R21C2D.D0     </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
CTOF_DEL    ---     0.367      R21C2D.D0 to      R21C2D.F0 <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE        12     2.983<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R11C28A.CLK:2.983">      R21C2D.F0 to R11C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                    9.271   (17.2% logic, 82.8% route), 2 logic levels.


Passed:  The following path meets requirements by 36.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:DATA_IN">DATA_IN</A>
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_90">I2SS/DATA_IN_R_T_i0</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Max Data Path Delay:     4.018ns  (34.1% logic, 65.9% route), 1 logic levels.

   Min Clock Path Delay:   11.584ns  (13.7% logic, 86.3% route), 2 logic levels.

 Constraint Details:

      4.018ns delay DATA_IN to I2SS/SLICE_90 less
     29.000ns offset DATA_IN to BCLK_IN (totaling -24.982ns) meets
     11.584ns delay BCLK_IN to I2SS/SLICE_90 less
      0.348ns M_SET requirement (totaling 11.236ns) by 36.218ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.372,91.PAD,91.PADDI,DATA_IN:ROUTE, 2.646,91.PADDI,R11C27A.M1,DATA_IN_c">Data path</A> DATA_IN to I2SS/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         91.PAD to       91.PADDI <A href="#@comp:DATA_IN">DATA_IN</A>
ROUTE         2     2.646<A href="#@net:DATA_IN_c:91.PADDI:R11C27A.M1:2.646">       91.PADDI to R11C27A.M1    </A> <A href="#@net:DATA_IN_c">DATA_IN_c</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    4.018   (34.1% logic, 65.9% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.223,83.PAD,83.PADDI,BCLK_IN:ROUTE, 4.698,83.PADDI,R21C2D.D1,BCLK_IN_c:CTOF_DEL, 0.367,R21C2D.D1,R21C2D.F1,SLICE_75:ROUTE, 5.296,R21C2D.F1,R11C27A.CLK,I2SS/BCLK_SR_R">Clock path</A> BCLK_IN to I2SS/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     4.698<A href="#@net:BCLK_IN_c:83.PADDI:R21C2D.D1:4.698">       83.PADDI to R21C2D.D1     </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
CTOF_DEL    ---     0.367      R21C2D.D1 to      R21C2D.F1 <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE        12     5.296<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C27A.CLK:5.296">      R21C2D.F1 to R11C27A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                   11.584   (13.7% logic, 86.3% route), 2 logic levels.

Report: There is no minimum offset greater than zero for this preference.


</A><A name="INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN"></A>================================================================================
Preference: INPUT_SETUP PORT "DATA_IN" 29.000000 ns HOLD 39.000000 ns CLKPORT "BCLK_IN" ; Hold Analysis.
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 22.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:DATA_IN">DATA_IN</A>
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_90">I2SS/DATA_IN_R_T_i0</A>  (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A> +)

   Min Data Path Delay:     3.547ns  (34.5% logic, 65.5% route), 1 logic levels.

   Max Clock Path Delay:   19.646ns  (14.1% logic, 85.9% route), 4 logic levels.

 Constraint Details:

      3.547ns delay DATA_IN to I2SS/SLICE_90 plus
     39.000ns hold offset DATA_IN to BCLK_IN (totaling 42.547ns) meets
     19.646ns delay BCLK_IN to I2SS/SLICE_90 plus
     -0.037ns M_HLD requirement (totaling 19.609ns) by 22.938ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.223,91.PAD,91.PADDI,DATA_IN:ROUTE, 2.324,91.PADDI,R11C27A.M1,DATA_IN_c">Data path</A> DATA_IN to I2SS/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         91.PAD to       91.PADDI <A href="#@comp:DATA_IN">DATA_IN</A>
ROUTE         2     2.324<A href="#@net:DATA_IN_c:91.PADDI:R11C27A.M1:2.324">       91.PADDI to R11C27A.M1    </A> <A href="#@net:DATA_IN_c">DATA_IN_c</A> (to <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
                  --------
                    3.547   (34.5% logic, 65.5% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 4.141,R2C19C.Q0,R21C2D.C1,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R21C2D.C1,R21C2D.F1,SLICE_75:ROUTE, 6.027,R21C2D.F1,R11C27A.CLK,I2SS/BCLK_SR_R">Clock path</A> BCLK_IN to I2SS/SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     4.141<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R21C2D.C1:4.141">      R2C19C.Q0 to R21C2D.C1     </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R21C2D.C1 to      R21C2D.F1 <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE        12     6.027<A href="#@net:I2SS/BCLK_SR_R:R21C2D.F1:R11C27A.CLK:6.027">      R21C2D.F1 to R11C27A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>
                  --------
                   19.646   (14.1% logic, 85.9% route), 4 logic levels.


Passed:  The following path meets requirements by 25.511ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            <A href="#@comp:DATA_IN">DATA_IN</A>
   Destination:    FF         Data in        <A href="#@comp:I2SS/SLICE_78">I2SS/DATA_IN_L_T_i0</A>  (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A> +)

   Min Data Path Delay:     3.547ns  (34.5% logic, 65.5% route), 1 logic levels.

   Max Clock Path Delay:   17.073ns  (16.2% logic, 83.8% route), 4 logic levels.

 Constraint Details:

      3.547ns delay DATA_IN to I2SS/SLICE_78 plus
     39.000ns hold offset DATA_IN to BCLK_IN (totaling 42.547ns) meets
     17.073ns delay BCLK_IN to I2SS/SLICE_78 plus
     -0.037ns M_HLD requirement (totaling 17.036ns) by 25.511ns

 Physical Path Details:

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.223,91.PAD,91.PADDI,DATA_IN:ROUTE, 2.324,91.PADDI,R11C28A.M1,DATA_IN_c">Data path</A> DATA_IN to I2SS/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.223         91.PAD to       91.PADDI <A href="#@comp:DATA_IN">DATA_IN</A>
ROUTE         2     2.324<A href="#@net:DATA_IN_c:91.PADDI:R11C28A.M1:2.324">       91.PADDI to R11C28A.M1    </A> <A href="#@net:DATA_IN_c">DATA_IN_c</A> (to <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
                  --------
                    3.547   (34.5% logic, 65.5% route), 1 logic levels.

      <A href="#@path:INPUT_SETUP PORT 'DATA_IN' 29.000000 ns HOLD 39.000000 ns CLKPORT 'BCLK_IN' ;:PADI_DEL, 1.372,83.PAD,83.PADDI,BCLK_IN:ROUTE, 5.169,83.PADDI,R10C19A.CLK,BCLK_IN_c:REG_DEL, 0.452,R10C19A.CLK,R10C19A.Q0,I2SS/SLICE_67:ROUTE, 1.538,R10C19A.Q0,R2C19C.CLK,I2SS/WCLK_EDGE:REG_DEL, 0.452,R2C19C.CLK,R2C19C.Q0,SLICE_61:ROUTE, 4.141,R2C19C.Q0,R21C2D.C0,I2SS/BCLK_GATE:CTOF_DEL, 0.495,R21C2D.C0,R21C2D.F0,SLICE_75:ROUTE, 3.454,R21C2D.F0,R11C28A.CLK,I2SS/BCLK_SR_L">Clock path</A> BCLK_IN to I2SS/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         83.PAD to       83.PADDI <A href="#@comp:BCLK_IN">BCLK_IN</A>
ROUTE         6     5.169<A href="#@net:BCLK_IN_c:83.PADDI:R10C19A.CLK:5.169">       83.PADDI to R10C19A.CLK   </A> <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>
REG_DEL     ---     0.452    R10C19A.CLK to     R10C19A.Q0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     1.538<A href="#@net:I2SS/WCLK_EDGE:R10C19A.Q0:R2C19C.CLK:1.538">     R10C19A.Q0 to R2C19C.CLK    </A> <A href="#@net:I2SS/WCLK_EDGE">I2SS/WCLK_EDGE</A>
REG_DEL     ---     0.452     R2C19C.CLK to      R2C19C.Q0 <A href="#@comp:SLICE_61">SLICE_61</A>
ROUTE         3     4.141<A href="#@net:I2SS/BCLK_GATE:R2C19C.Q0:R21C2D.C0:4.141">      R2C19C.Q0 to R21C2D.C0     </A> <A href="#@net:I2SS/BCLK_GATE">I2SS/BCLK_GATE</A>
CTOF_DEL    ---     0.495      R21C2D.C0 to      R21C2D.F0 <A href="#@comp:SLICE_75">SLICE_75</A>
ROUTE        12     3.454<A href="#@net:I2SS/BCLK_SR_L:R21C2D.F0:R11C28A.CLK:3.454">      R21C2D.F0 to R11C28A.CLK   </A> <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>
                  --------
                   17.073   (16.2% logic, 83.8% route), 4 logic levels.

Report:   16.062ns is the minimum offset for this preference.


</A><A name="Unconstrained: CLOCK_DOMAIN
"></A>================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            1 unconstrained path found
--------------------------------------------------------------------------------

Unconstrained Preference:
   Clockdomain-Transfer "WCLK_IN_c" TO "BCLK_IN_c" 

Report:    2.672ns delay SLICE_66 to I2SS/SLICE_65 (1.939ns delay and 0.733ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26A.CLK to     R10C26A.Q0 <A href="#@comp:SLICE_66">SLICE_66</A> (from <A href="#@net:WCLK_IN_c">WCLK_IN_c</A>)
ROUTE         1     1.487<A href="#@net:I2SS/READY_FLAG:R10C26A.Q0:R10C20C.LSR:1.487">     R10C26A.Q0 to R10C20C.LSR   </A> <A href="#@net:I2SS/READY_FLAG">I2SS/READY_FLAG</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    1.939   (23.3% logic, 76.7% route), 1 logic levels.


</A><A name="Unconstrained: INPUT_SETUP
"></A>================================================================================
Preference: Unconstrained: INPUT_SETUP
            2 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "WCLK_IN" CLKPORT "BCLK_IN" 

Report:    7.915ns delay WCLK_IN to I2SS/SLICE_67 (7.749ns delay and 0.166ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         85.PAD to       85.PADDI <A href="#@comp:WCLK_IN">WCLK_IN</A>
ROUTE         5     5.882<A href="#@net:WCLK_IN_c:85.PADDI:R10C19A.B0:5.882">       85.PADDI to R10C19A.B0    </A> <A href="#@net:WCLK_IN_c">WCLK_IN_c</A>
CTOF_DEL    ---     0.495     R10C19A.B0 to     R10C19A.F0 <A href="#@comp:I2SS/SLICE_67">I2SS/SLICE_67</A>
ROUTE         1     0.000<A href="#@net:I2SS/WCLK_EDGE_N_97:R10C19A.F0:R10C19A.DI0:0.000">     R10C19A.F0 to R10C19A.DI0   </A> <A href="#@net:I2SS/WCLK_EDGE_N_97">I2SS/WCLK_EDGE_N_97</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    7.749   (24.1% logic, 75.9% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "WCLK_IN" CLKPORT "BCLK_IN" 

Report:    4.463ns delay WCLK_IN to SLICE_68 (4.115ns delay and 0.348ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         85.PAD to       85.PADDI <A href="#@comp:WCLK_IN">WCLK_IN</A>
ROUTE         5     2.743<A href="#@net:WCLK_IN_c:85.PADDI:R10C28B.M0:2.743">       85.PADDI to R10C28B.M0    </A> <A href="#@net:WCLK_IN_c">WCLK_IN_c</A> (to <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>)
                  --------
                    4.115   (33.3% logic, 66.7% route), 1 logic levels.


</A><A name="Unconstrained: CLOCK_TO_OUT
"></A>================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            53 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   13.431ns delay I2SS/SLICE_79 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28D.CLK to     R10C28D.Q0 <A href="#@comp:I2SS/SLICE_79">I2SS/SLICE_79</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.974<A href="#@net:DATA_IN_L_3:R10C28D.Q0:R10C28B.A1:0.974">     R10C28D.Q0 to R10C28B.A1    </A> <A href="#@net:DATA_IN_L_3">DATA_IN_L_3</A>
CTOF_DEL    ---     0.495     R10C28B.A1 to     R10C28B.F1 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     1.023<A href="#@net:n20:R10C28B.F1:R9C28C.B1:1.023">     R10C28B.F1 to R9C28C.B1     </A> <A href="#@net:n20">n20</A>
CTOF_DEL    ---     0.495      R9C28C.B1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   13.431   (43.8% logic, 56.2% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   13.422ns delay I2SS/SLICE_85 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27C.CLK to      R9C27C.Q0 <A href="#@comp:I2SS/SLICE_85">I2SS/SLICE_85</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.965<A href="#@net:DATA_IN_L_15:R9C27C.Q0:R10C28B.D1:0.965">      R9C27C.Q0 to R10C28B.D1    </A> <A href="#@net:DATA_IN_L_15">DATA_IN_L_15</A>
CTOF_DEL    ---     0.495     R10C28B.D1 to     R10C28B.F1 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     1.023<A href="#@net:n20:R10C28B.F1:R9C28C.B1:1.023">     R10C28B.F1 to R9C28C.B1     </A> <A href="#@net:n20">n20</A>
CTOF_DEL    ---     0.495      R9C28C.B1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   13.422   (43.8% logic, 56.2% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   13.260ns delay I2SS/SLICE_86 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27B.CLK to      R9C27B.Q0 <A href="#@comp:I2SS/SLICE_86">I2SS/SLICE_86</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.390<A href="#@net:DATA_IN_L_17:R9C27B.Q0:R9C28C.A0:1.390">      R9C27B.Q0 to R9C28C.A0     </A> <A href="#@net:DATA_IN_L_17">DATA_IN_L_17</A>
CTOF_DEL    ---     0.495      R9C28C.A0 to      R9C28C.F0 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.436<A href="#@net:n26:R9C28C.F0:R9C28C.C1:0.436">      R9C28C.F0 to R9C28C.C1     </A> <A href="#@net:n26">n26</A>
CTOF_DEL    ---     0.495      R9C28C.C1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   13.260   (44.3% logic, 55.7% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   12.881ns delay I2SS/SLICE_80 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28D.CLK to      R9C28D.Q0 <A href="#@comp:I2SS/SLICE_80">I2SS/SLICE_80</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.011<A href="#@net:DATA_IN_L_5:R9C28D.Q0:R9C28C.B0:1.011">      R9C28D.Q0 to R9C28C.B0     </A> <A href="#@net:DATA_IN_L_5">DATA_IN_L_5</A>
CTOF_DEL    ---     0.495      R9C28C.B0 to      R9C28C.F0 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.436<A href="#@net:n26:R9C28C.F0:R9C28C.C1:0.436">      R9C28C.F0 to R9C28C.C1     </A> <A href="#@net:n26">n26</A>
CTOF_DEL    ---     0.495      R9C28C.C1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   12.881   (45.6% logic, 54.4% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   12.628ns delay I2SS/SLICE_87 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27A.CLK to      R9C27A.Q0 <A href="#@comp:I2SS/SLICE_87">I2SS/SLICE_87</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.758<A href="#@net:DATA_IN_L_19:R9C27A.Q0:R9C28C.C0:0.758">      R9C27A.Q0 to R9C28C.C0     </A> <A href="#@net:DATA_IN_L_19">DATA_IN_L_19</A>
CTOF_DEL    ---     0.495      R9C28C.C0 to      R9C28C.F0 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.436<A href="#@net:n26:R9C28C.F0:R9C28C.C1:0.436">      R9C28C.F0 to R9C28C.C1     </A> <A href="#@net:n26">n26</A>
CTOF_DEL    ---     0.495      R9C28C.C1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   12.628   (46.6% logic, 53.4% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   12.503ns delay I2SS/SLICE_82 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28B.CLK to      R9C28B.Q0 <A href="#@comp:I2SS/SLICE_82">I2SS/SLICE_82</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.633<A href="#@net:DATA_IN_L_9:R9C28B.Q0:R9C28C.D0:0.633">      R9C28B.Q0 to R9C28C.D0     </A> <A href="#@net:DATA_IN_L_9">DATA_IN_L_9</A>
CTOF_DEL    ---     0.495      R9C28C.D0 to      R9C28C.F0 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.436<A href="#@net:n26:R9C28C.F0:R9C28C.C1:0.436">      R9C28C.F0 to R9C28C.C1     </A> <A href="#@net:n26">n26</A>
CTOF_DEL    ---     0.495      R9C28C.C1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   12.503   (47.0% logic, 53.0% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   12.445ns delay I2SS/SLICE_84 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27D.CLK to     R10C27D.Q0 <A href="#@comp:I2SS/SLICE_84">I2SS/SLICE_84</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.506<A href="#@net:DATA_IN_L_13:R10C27D.Q0:R9C28C.D1:1.506">     R10C27D.Q0 to R9C28C.D1     </A> <A href="#@net:DATA_IN_L_13">DATA_IN_L_13</A>
CTOF_DEL    ---     0.495      R9C28C.D1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   12.445   (43.3% logic, 56.7% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   12.433ns delay I2SS/SLICE_97 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26C.CLK to     R11C26C.Q0 <A href="#@comp:I2SS/SLICE_97">I2SS/SLICE_97</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.019<A href="#@net:DATA_IN_R_15:R11C26C.Q0:R11C26A.B1:1.019">     R11C26C.Q0 to R11C26A.B1    </A> <A href="#@net:DATA_IN_R_15">DATA_IN_R_15</A>
CTOF_DEL    ---     0.495     R11C26A.B1 to     R11C26A.F1 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.967<A href="#@net:n511:R11C26A.F1:R11C26A.A0:0.967">     R11C26A.F1 to R11C26A.A0    </A> <A href="#@net:n511">n511</A>
CTOF_DEL    ---     0.495     R11C26A.A0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   12.433   (47.3% logic, 52.7% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   12.396ns delay I2SS/SLICE_99 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26B.CLK to     R11C26B.Q1 <A href="#@comp:I2SS/SLICE_99">I2SS/SLICE_99</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.982<A href="#@net:DATA_IN_R_18:R11C26B.Q1:R11C26A.A1:0.982">     R11C26B.Q1 to R11C26A.A1    </A> <A href="#@net:DATA_IN_R_18">DATA_IN_R_18</A>
CTOF_DEL    ---     0.495     R11C26A.A1 to     R11C26A.F1 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.967<A href="#@net:n511:R11C26A.F1:R11C26A.A0:0.967">     R11C26A.F1 to R11C26A.A0    </A> <A href="#@net:n511">n511</A>
CTOF_DEL    ---     0.495     R11C26A.A0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   12.396   (47.4% logic, 52.6% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   12.187ns delay I2SS/SLICE_93 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25A.CLK to     R11C25A.Q0 <A href="#@comp:I2SS/SLICE_93">I2SS/SLICE_93</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.773<A href="#@net:DATA_IN_R_7:R11C25A.Q0:R11C26A.C1:0.773">     R11C25A.Q0 to R11C26A.C1    </A> <A href="#@net:DATA_IN_R_7">DATA_IN_R_7</A>
CTOF_DEL    ---     0.495     R11C26A.C1 to     R11C26A.F1 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.967<A href="#@net:n511:R11C26A.F1:R11C26A.A0:0.967">     R11C26A.F1 to R11C26A.A0    </A> <A href="#@net:n511">n511</A>
CTOF_DEL    ---     0.495     R11C26A.A0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   12.187   (48.2% logic, 51.8% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   12.047ns delay I2SS/SLICE_99 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26B.CLK to     R11C26B.Q0 <A href="#@comp:I2SS/SLICE_99">I2SS/SLICE_99</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.633<A href="#@net:DATA_IN_R_19:R11C26B.Q0:R11C26A.D1:0.633">     R11C26B.Q0 to R11C26A.D1    </A> <A href="#@net:DATA_IN_R_19">DATA_IN_R_19</A>
CTOF_DEL    ---     0.495     R11C26A.D1 to     R11C26A.F1 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.967<A href="#@net:n511:R11C26A.F1:R11C26A.A0:0.967">     R11C26A.F1 to R11C26A.A0    </A> <A href="#@net:n511">n511</A>
CTOF_DEL    ---     0.495     R11C26A.A0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   12.047   (48.8% logic, 51.2% route), 6 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.987ns delay I2SS/SLICE_81 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28A.CLK to      R9C28A.Q0 <A href="#@comp:I2SS/SLICE_81">I2SS/SLICE_81</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.008<A href="#@net:DATA_IN_L_7:R9C28A.Q0:R10C28B.B0:1.008">      R9C28A.Q0 to R10C28B.B0    </A> <A href="#@net:DATA_IN_L_7">DATA_IN_L_7</A>
CTOF_DEL    ---     0.495     R10C28B.B0 to     R10C28B.F0 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     1.004<A href="#@net:n16_adj_98:R10C28B.F0:R10C28C.B0:1.004">     R10C28B.F0 to R10C28C.B0    </A> <A href="#@net:n16_adj_98">n16_adj_98</A>
CTOF_DEL    ---     0.495     R10C28C.B0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.987   (44.9% logic, 55.1% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.913ns delay I2SS/SLICE_80 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28D.CLK to      R9C28D.Q1 <A href="#@comp:I2SS/SLICE_80">I2SS/SLICE_80</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.974<A href="#@net:DATA_IN_L_4:R9C28D.Q1:R9C28C.A1:0.974">      R9C28D.Q1 to R9C28C.A1     </A> <A href="#@net:DATA_IN_L_4">DATA_IN_L_4</A>
CTOF_DEL    ---     0.495      R9C28C.A1 to      R9C28C.F1 <A href="#@comp:SLICE_70">SLICE_70</A>
ROUTE         1     0.964<A href="#@net:n28:R9C28C.F1:R10C28C.A0:0.964">      R9C28C.F1 to R10C28C.A0    </A> <A href="#@net:n28">n28</A>
CTOF_DEL    ---     0.495     R10C28C.A0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.913   (45.2% logic, 54.8% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.703ns delay I2SS/SLICE_96 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25C.CLK to     R11C25C.Q1 <A href="#@comp:I2SS/SLICE_96">I2SS/SLICE_96</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.392<A href="#@net:DATA_IN_R_12:R11C25C.Q1:R10C26A.D1:1.392">     R11C25C.Q1 to R10C26A.D1    </A> <A href="#@net:DATA_IN_R_12">DATA_IN_R_12</A>
CTOF_DEL    ---     0.495     R10C26A.D1 to     R10C26A.F1 <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     1.004<A href="#@net:n17:R10C26A.F1:R10C26D.B1:1.004">     R10C26A.F1 to R10C26D.B1    </A> <A href="#@net:n17">n17</A>
CTOF_DEL    ---     0.495     R10C26D.B1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.703   (46.0% logic, 54.0% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.605ns delay I2SS/SLICE_79 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28D.CLK to     R10C28D.Q1 <A href="#@comp:I2SS/SLICE_79">I2SS/SLICE_79</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         1     0.626<A href="#@net:DATA_IN_L_23:R10C28D.Q1:R10C28B.D0:0.626">     R10C28D.Q1 to R10C28B.D0    </A> <A href="#@net:DATA_IN_L_23">DATA_IN_L_23</A>
CTOF_DEL    ---     0.495     R10C28B.D0 to     R10C28B.F0 <A href="#@comp:SLICE_68">SLICE_68</A>
ROUTE         1     1.004<A href="#@net:n16_adj_98:R10C28B.F0:R10C28C.B0:1.004">     R10C28B.F0 to R10C28C.B0    </A> <A href="#@net:n16_adj_98">n16_adj_98</A>
CTOF_DEL    ---     0.495     R10C28C.B0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.605   (46.4% logic, 53.6% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.441ns delay I2SS/SLICE_82 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28B.CLK to      R9C28B.Q1 <A href="#@comp:I2SS/SLICE_82">I2SS/SLICE_82</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.030<A href="#@net:DATA_IN_L_8:R9C28B.Q1:R10C28C.B1:1.030">      R9C28B.Q1 to R10C28C.B1    </A> <A href="#@net:DATA_IN_L_8">DATA_IN_L_8</A>
CTOF_DEL    ---     0.495     R10C28C.B1 to     R10C28C.F1 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.436<A href="#@net:n24:R10C28C.F1:R10C28C.C0:0.436">     R10C28C.F1 to R10C28C.C0    </A> <A href="#@net:n24">n24</A>
CTOF_DEL    ---     0.495     R10C28C.C0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.441   (47.1% logic, 52.9% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.404ns delay I2SS/SLICE_78 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28A.CLK to     R11C28A.Q0 <A href="#@comp:I2SS/SLICE_78">I2SS/SLICE_78</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.993<A href="#@net:DATA_IN_L_1:R11C28A.Q0:R10C28C.A1:0.993">     R11C28A.Q0 to R10C28C.A1    </A> <A href="#@net:DATA_IN_L_1">DATA_IN_L_1</A>
CTOF_DEL    ---     0.495     R10C28C.A1 to     R10C28C.F1 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.436<A href="#@net:n24:R10C28C.F1:R10C28C.C0:0.436">     R10C28C.F1 to R10C28C.C0    </A> <A href="#@net:n24">n24</A>
CTOF_DEL    ---     0.495     R10C28C.C0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.404   (47.2% logic, 52.8% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.379ns delay I2SS/SLICE_27 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26B.CLK to     R10C26B.Q0 <A href="#@comp:I2SS/SLICE_27">I2SS/SLICE_27</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.427<A href="#@net:DATA_IN_R_22:R10C26B.Q0:R11C26A.B0:1.427">     R10C26B.Q0 to R11C26A.B0    </A> <A href="#@net:DATA_IN_R_22">DATA_IN_R_22</A>
CTOF_DEL    ---     0.495     R11C26A.B0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.379   (47.3% logic, 52.7% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.341ns delay I2SS/SLICE_98 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26D.CLK to     R11C26D.Q0 <A href="#@comp:I2SS/SLICE_98">I2SS/SLICE_98</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.030<A href="#@net:DATA_IN_R_17:R11C26D.Q0:R10C26A.B1:1.030">     R11C26D.Q0 to R10C26A.B1    </A> <A href="#@net:DATA_IN_R_17">DATA_IN_R_17</A>
CTOF_DEL    ---     0.495     R10C26A.B1 to     R10C26A.F1 <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     1.004<A href="#@net:n17:R10C26A.F1:R10C26D.B1:1.004">     R10C26A.F1 to R10C26D.B1    </A> <A href="#@net:n17">n17</A>
CTOF_DEL    ---     0.495     R10C26D.B1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.341   (47.5% logic, 52.5% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.282ns delay I2SS/SLICE_98 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26D.CLK to     R11C26D.Q1 <A href="#@comp:I2SS/SLICE_98">I2SS/SLICE_98</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.971<A href="#@net:DATA_IN_R_16:R11C26D.Q1:R10C26A.A1:0.971">     R11C26D.Q1 to R10C26A.A1    </A> <A href="#@net:DATA_IN_R_16">DATA_IN_R_16</A>
CTOF_DEL    ---     0.495     R10C26A.A1 to     R10C26A.F1 <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     1.004<A href="#@net:n17:R10C26A.F1:R10C26D.B1:1.004">     R10C26A.F1 to R10C26D.B1    </A> <A href="#@net:n17">n17</A>
CTOF_DEL    ---     0.495     R10C26D.B1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.282   (47.7% logic, 52.3% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.162ns delay I2SS/SLICE_15 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27C.CLK to     R10C27C.Q1 <A href="#@comp:I2SS/SLICE_15">I2SS/SLICE_15</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.751<A href="#@net:DATA_IN_L_21:R10C27C.Q1:R10C28C.C1:0.751">     R10C27C.Q1 to R10C28C.C1    </A> <A href="#@net:DATA_IN_L_21">DATA_IN_L_21</A>
CTOF_DEL    ---     0.495     R10C28C.C1 to     R10C28C.F1 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.436<A href="#@net:n24:R10C28C.F1:R10C28C.C0:0.436">     R10C28C.F1 to R10C28C.C0    </A> <A href="#@net:n24">n24</A>
CTOF_DEL    ---     0.495     R10C28C.C0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.162   (48.2% logic, 51.8% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DATA_OUT" CLKNET "BCLK_OUT_c" 

Report:   11.149ns delay SLICE_0 to DATA_OUT

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE        30     4.008<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:R12C21A.C1:4.008">     R14C18D.Q1 to R12C21A.C1    </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
CTOF_DEL    ---     0.495     R12C21A.C1 to     R12C21A.F1 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     2.746<A href="#@net:DATA_OUT_c:R12C21A.F1:92.PADDO:2.746">     R12C21A.F1 to 92.PADDO      </A> <A href="#@net:DATA_OUT_c">DATA_OUT_c</A>
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD <A href="#@comp:DATA_OUT">DATA_OUT</A>
                  --------
                   11.149   (39.4% logic, 60.6% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.086ns delay I2SS/SLICE_90 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C27A.CLK to     R11C27A.Q0 <A href="#@comp:I2SS/SLICE_90">I2SS/SLICE_90</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.343<A href="#@net:DATA_IN_R_1:R11C27A.Q0:R10C26D.B0:1.343">     R11C27A.Q0 to R10C26D.B0    </A> <A href="#@net:DATA_IN_R_1">DATA_IN_R_1</A>
CTOF_DEL    ---     0.495     R10C26D.B0 to     R10C26D.F0 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.436<A href="#@net:n16:R10C26D.F0:R10C26D.C1:0.436">     R10C26D.F0 to R10C26D.C1    </A> <A href="#@net:n16">n16</A>
CTOF_DEL    ---     0.495     R10C26D.C1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.086   (48.6% logic, 51.4% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   11.065ns delay I2SS/SLICE_27 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26B.CLK to     R10C26B.Q1 <A href="#@comp:I2SS/SLICE_27">I2SS/SLICE_27</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.754<A href="#@net:DATA_IN_R_21:R10C26B.Q1:R10C26A.C1:0.754">     R10C26B.Q1 to R10C26A.C1    </A> <A href="#@net:DATA_IN_R_21">DATA_IN_R_21</A>
CTOF_DEL    ---     0.495     R10C26A.C1 to     R10C26A.F1 <A href="#@comp:SLICE_66">SLICE_66</A>
ROUTE         1     1.004<A href="#@net:n17:R10C26A.F1:R10C26D.B1:1.004">     R10C26A.F1 to R10C26D.B1    </A> <A href="#@net:n17">n17</A>
CTOF_DEL    ---     0.495     R10C26D.B1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   11.065   (48.7% logic, 51.3% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   11.041ns delay I2SS/SLICE_78 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C28A.CLK to     R11C28A.Q1 <A href="#@comp:I2SS/SLICE_78">I2SS/SLICE_78</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.630<A href="#@net:DATA_IN_L_0:R11C28A.Q1:R10C28C.D1:0.630">     R11C28A.Q1 to R10C28C.D1    </A> <A href="#@net:DATA_IN_L_0">DATA_IN_L_0</A>
CTOF_DEL    ---     0.495     R10C28C.D1 to     R10C28C.F1 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     0.436<A href="#@net:n24:R10C28C.F1:R10C28C.C0:0.436">     R10C28C.F1 to R10C28C.C0    </A> <A href="#@net:n24">n24</A>
CTOF_DEL    ---     0.495     R10C28C.C0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   11.041   (48.8% logic, 51.2% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.822ns delay I2SS/SLICE_94 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25D.CLK to     R11C25D.Q0 <A href="#@comp:I2SS/SLICE_94">I2SS/SLICE_94</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.079<A href="#@net:DATA_IN_R_9:R11C25D.Q0:R10C26D.D0:1.079">     R11C25D.Q0 to R10C26D.D0    </A> <A href="#@net:DATA_IN_R_9">DATA_IN_R_9</A>
CTOF_DEL    ---     0.495     R10C26D.D0 to     R10C26D.F0 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.436<A href="#@net:n16:R10C26D.F0:R10C26D.C1:0.436">     R10C26D.F0 to R10C26D.C1    </A> <A href="#@net:n16">n16</A>
CTOF_DEL    ---     0.495     R10C26D.C1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.822   (49.8% logic, 50.2% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.714ns delay I2SS/SLICE_92 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25C.CLK to     R10C25C.Q0 <A href="#@comp:I2SS/SLICE_92">I2SS/SLICE_92</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.971<A href="#@net:DATA_IN_R_5:R10C25C.Q0:R10C26D.A0:0.971">     R10C25C.Q0 to R10C26D.A0    </A> <A href="#@net:DATA_IN_R_5">DATA_IN_R_5</A>
CTOF_DEL    ---     0.495     R10C26D.A0 to     R10C26D.F0 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.436<A href="#@net:n16:R10C26D.F0:R10C26D.C1:0.436">     R10C26D.F0 to R10C26D.C1    </A> <A href="#@net:n16">n16</A>
CTOF_DEL    ---     0.495     R10C26D.C1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.714   (50.3% logic, 49.7% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.703ns delay I2SS/SLICE_90 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C27A.CLK to     R11C27A.Q1 <A href="#@comp:I2SS/SLICE_90">I2SS/SLICE_90</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.751<A href="#@net:DATA_IN_R_0:R11C27A.Q1:R11C26A.C0:0.751">     R11C27A.Q1 to R11C26A.C0    </A> <A href="#@net:DATA_IN_R_0">DATA_IN_R_0</A>
CTOF_DEL    ---     0.495     R11C26A.C0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.703   (50.3% logic, 49.7% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.585ns delay I2SS/SLICE_97 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C26C.CLK to     R11C26C.Q1 <A href="#@comp:I2SS/SLICE_97">I2SS/SLICE_97</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.633<A href="#@net:DATA_IN_R_14:R11C26C.Q1:R11C26A.D0:0.633">     R11C26C.Q1 to R11C26A.D0    </A> <A href="#@net:DATA_IN_R_14">DATA_IN_R_14</A>
CTOF_DEL    ---     0.495     R11C26A.D0 to     R11C26A.F0 <A href="#@comp:SLICE_72">SLICE_72</A>
ROUTE         1     0.645<A href="#@net:n517:R11C26A.F0:R10C26D.D1:0.645">     R11C26A.F0 to R10C26D.D1    </A> <A href="#@net:n517">n517</A>
CTOF_DEL    ---     0.495     R10C26D.D1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.585   (50.9% logic, 49.1% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   10.559ns delay I2SS/SLICE_83 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27D.CLK to      R9C27D.Q0 <A href="#@comp:I2SS/SLICE_83">I2SS/SLICE_83</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.079<A href="#@net:DATA_IN_L_11:R9C27D.Q0:R10C28C.D0:1.079">      R9C27D.Q0 to R10C28C.D0    </A> <A href="#@net:DATA_IN_L_11">DATA_IN_L_11</A>
CTOF_DEL    ---     0.495     R10C28C.D0 to     R10C28C.F0 <A href="#@comp:SLICE_69">SLICE_69</A>
ROUTE         1     1.812<A href="#@net:n464:R10C28C.F0:R10C27A.D1:1.812">     R10C28C.F0 to R10C27A.D1    </A> <A href="#@net:n464">n464</A>
CTOF_DEL    ---     0.495     R10C27A.D1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   10.559   (46.3% logic, 53.7% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.497ns delay I2SS/SLICE_26 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26C.CLK to     R10C26C.Q0 <A href="#@comp:I2SS/SLICE_26">I2SS/SLICE_26</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.754<A href="#@net:DATA_IN_R_20:R10C26C.Q0:R10C26D.C0:0.754">     R10C26C.Q0 to R10C26D.C0    </A> <A href="#@net:DATA_IN_R_20">DATA_IN_R_20</A>
CTOF_DEL    ---     0.495     R10C26D.C0 to     R10C26D.F0 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.436<A href="#@net:n16:R10C26D.F0:R10C26D.C1:0.436">     R10C26D.F0 to R10C26D.C1    </A> <A href="#@net:n16">n16</A>
CTOF_DEL    ---     0.495     R10C26D.C1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.497   (51.3% logic, 48.7% route), 5 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:   10.234ns delay I2SS/SLICE_14 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28A.CLK to     R10C28A.Q0 <A href="#@comp:I2SS/SLICE_14">I2SS/SLICE_14</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     2.130<A href="#@net:DATA_IN_L_20:R10C28A.Q0:R10C27B.A1:2.130">     R10C28A.Q0 to R10C27B.A1    </A> <A href="#@net:DATA_IN_L_20">DATA_IN_L_20</A>
CTOF_DEL    ---     0.495     R10C27B.A1 to     R10C27B.F1 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.436<A href="#@net:n14:R10C27B.F1:R10C27A.C1:0.436">     R10C27B.F1 to R10C27A.C1    </A> <A href="#@net:n14">n14</A>
CTOF_DEL    ---     0.495     R10C27A.C1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                   10.234   (47.8% logic, 52.2% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.232ns delay I2SS/SLICE_96 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25C.CLK to     R11C25C.Q0 <A href="#@comp:I2SS/SLICE_96">I2SS/SLICE_96</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.420<A href="#@net:DATA_IN_R_13:R11C25C.Q0:R10C26D.A1:1.420">     R11C25C.Q0 to R10C26D.A1    </A> <A href="#@net:DATA_IN_R_13">DATA_IN_R_13</A>
CTOF_DEL    ---     0.495     R10C26D.A1 to     R10C26D.F1 <A href="#@comp:SLICE_71">SLICE_71</A>
ROUTE         1     0.645<A href="#@net:n486:R10C26D.F1:R10C25A.D0:0.645">     R10C26D.F1 to R10C25A.D0    </A> <A href="#@net:n486">n486</A>
CTOF_DEL    ---     0.495     R10C25A.D0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.232   (47.8% logic, 52.2% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:   10.127ns delay I2SS/SLICE_94 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25D.CLK to     R11C25D.Q1 <A href="#@comp:I2SS/SLICE_94">I2SS/SLICE_94</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.993<A href="#@net:DATA_IN_R_8:R11C25D.Q1:R10C25B.A1:0.993">     R11C25D.Q1 to R10C25B.A1    </A> <A href="#@net:DATA_IN_R_8">DATA_IN_R_8</A>
CTOF_DEL    ---     0.495     R10C25B.A1 to     R10C25B.F1 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.967<A href="#@net:n341:R10C25B.F1:R10C25A.A0:0.967">     R10C25B.F1 to R10C25A.A0    </A> <A href="#@net:n341">n341</A>
CTOF_DEL    ---     0.495     R10C25A.A0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                   10.127   (48.3% logic, 51.7% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.885ns delay I2SS/SLICE_95 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25B.CLK to     R11C25B.Q1 <A href="#@comp:I2SS/SLICE_95">I2SS/SLICE_95</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.751<A href="#@net:DATA_IN_R_10:R11C25B.Q1:R10C25B.C1:0.751">     R11C25B.Q1 to R10C25B.C1    </A> <A href="#@net:DATA_IN_R_10">DATA_IN_R_10</A>
CTOF_DEL    ---     0.495     R10C25B.C1 to     R10C25B.F1 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.967<A href="#@net:n341:R10C25B.F1:R10C25A.A0:0.967">     R10C25B.F1 to R10C25A.A0    </A> <A href="#@net:n341">n341</A>
CTOF_DEL    ---     0.495     R10C25A.A0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.885   (49.5% logic, 50.5% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.842ns delay I2SS/SLICE_91 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25D.CLK to     R10C25D.Q0 <A href="#@comp:I2SS/SLICE_91">I2SS/SLICE_91</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.982<A href="#@net:DATA_IN_R_3:R10C25D.Q0:R10C25A.A1:0.982">     R10C25D.Q0 to R10C25A.A1    </A> <A href="#@net:DATA_IN_R_3">DATA_IN_R_3</A>
CTOF_DEL    ---     0.495     R10C25A.A1 to     R10C25A.F1 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.693<A href="#@net:n343:R10C25A.F1:R10C25A.B0:0.693">     R10C25A.F1 to R10C25A.B0    </A> <A href="#@net:n343">n343</A>
CTOF_DEL    ---     0.495     R10C25A.B0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.842   (49.7% logic, 50.3% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.667ns delay I2SS/SLICE_81 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C28A.CLK to      R9C28A.Q1 <A href="#@comp:I2SS/SLICE_81">I2SS/SLICE_81</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.343<A href="#@net:DATA_IN_L_6:R9C28A.Q1:R10C27A.B0:1.343">      R9C28A.Q1 to R10C27A.B0    </A> <A href="#@net:DATA_IN_L_6">DATA_IN_L_6</A>
CTOF_DEL    ---     0.495     R10C27A.B0 to     R10C27A.F0 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.656<A href="#@net:n13:R10C27A.F0:R10C27A.A1:0.656">     R10C27A.F0 to R10C27A.A1    </A> <A href="#@net:n13">n13</A>
CTOF_DEL    ---     0.495     R10C27A.A1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.667   (50.6% logic, 49.4% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.633ns delay I2SS/SLICE_93 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25A.CLK to     R11C25A.Q1 <A href="#@comp:I2SS/SLICE_93">I2SS/SLICE_93</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.773<A href="#@net:DATA_IN_R_6:R11C25A.Q1:R10C25A.C1:0.773">     R11C25A.Q1 to R10C25A.C1    </A> <A href="#@net:DATA_IN_R_6">DATA_IN_R_6</A>
CTOF_DEL    ---     0.495     R10C25A.C1 to     R10C25A.F1 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     0.693<A href="#@net:n343:R10C25A.F1:R10C25A.B0:0.693">     R10C25A.F1 to R10C25A.B0    </A> <A href="#@net:n343">n343</A>
CTOF_DEL    ---     0.495     R10C25A.B0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.633   (50.8% logic, 49.2% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.611ns delay I2SS/SLICE_95 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C25B.CLK to     R11C25B.Q0 <A href="#@comp:I2SS/SLICE_95">I2SS/SLICE_95</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     1.008<A href="#@net:DATA_IN_R_11:R11C25B.Q0:R10C25B.B0:1.008">     R11C25B.Q0 to R10C25B.B0    </A> <A href="#@net:DATA_IN_R_11">DATA_IN_R_11</A>
CTOF_DEL    ---     0.495     R10C25B.B0 to     R10C25B.F0 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.436<A href="#@net:n503:R10C25B.F0:R10C25A.C0:0.436">     R10C25B.F0 to R10C25A.C0    </A> <A href="#@net:n503">n503</A>
CTOF_DEL    ---     0.495     R10C25A.C0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.611   (50.9% logic, 49.1% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.574ns delay I2SS/SLICE_26 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C26C.CLK to     R10C26C.Q1 <A href="#@comp:I2SS/SLICE_26">I2SS/SLICE_26</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.971<A href="#@net:DATA_IN_R_2:R10C26C.Q1:R10C25B.A0:0.971">     R10C26C.Q1 to R10C25B.A0    </A> <A href="#@net:DATA_IN_R_2">DATA_IN_R_2</A>
CTOF_DEL    ---     0.495     R10C25B.A0 to     R10C25B.F0 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.436<A href="#@net:n503:R10C25B.F0:R10C25A.C0:0.436">     R10C25B.F0 to R10C25A.C0    </A> <A href="#@net:n503">n503</A>
CTOF_DEL    ---     0.495     R10C25A.C0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.574   (51.1% logic, 48.9% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.531ns delay I2SS/SLICE_83 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27D.CLK to      R9C27D.Q1 <A href="#@comp:I2SS/SLICE_83">I2SS/SLICE_83</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.170<A href="#@net:DATA_IN_L_10:R9C27D.Q1:R10C27B.C0:1.170">      R9C27D.Q1 to R10C27B.C0    </A> <A href="#@net:DATA_IN_L_10">DATA_IN_L_10</A>
CTOF_DEL    ---     0.495     R10C27B.C0 to     R10C27B.F0 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.693<A href="#@net:n15:R10C27B.F0:R10C27A.B1:0.693">     R10C27B.F0 to R10C27A.B1    </A> <A href="#@net:n15">n15</A>
CTOF_DEL    ---     0.495     R10C27A.B1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.531   (51.3% logic, 48.7% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "WCLK_OUT" CLKNET "BCLK_OUT_c" 

Report:    9.473ns delay SLICE_0 to WCLK_OUT

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C18D.CLK to     R14C18D.Q1 <A href="#@comp:SLICE_0">SLICE_0</A> (from <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>)
ROUTE        30     5.573<A href="#@net:WCLK_OUT_c_6:R14C18D.Q1:86.PADDO:5.573">     R14C18D.Q1 to 86.PADDO      </A> <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>
DOPAD_DEL   ---     3.448       86.PADDO to         86.PAD <A href="#@comp:WCLK_OUT">WCLK_OUT</A>
                  --------
                    9.473   (41.2% logic, 58.8% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.372ns delay I2SS/SLICE_15 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27C.CLK to     R10C27C.Q0 <A href="#@comp:I2SS/SLICE_15">I2SS/SLICE_15</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.011<A href="#@net:DATA_IN_L_22:R10C27C.Q0:R10C27B.B0:1.011">     R10C27C.Q0 to R10C27B.B0    </A> <A href="#@net:DATA_IN_L_22">DATA_IN_L_22</A>
CTOF_DEL    ---     0.495     R10C27B.B0 to     R10C27B.F0 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.693<A href="#@net:n15:R10C27B.F0:R10C27A.B1:0.693">     R10C27B.F0 to R10C27A.B1    </A> <A href="#@net:n15">n15</A>
CTOF_DEL    ---     0.495     R10C27A.B1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.372   (52.2% logic, 47.8% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.350ns delay I2SS/SLICE_91 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25D.CLK to     R10C25D.Q1 <A href="#@comp:I2SS/SLICE_91">I2SS/SLICE_91</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         1     0.747<A href="#@net:DATA_IN_R_23:R10C25D.Q1:R10C25B.C0:0.747">     R10C25D.Q1 to R10C25B.C0    </A> <A href="#@net:DATA_IN_R_23">DATA_IN_R_23</A>
CTOF_DEL    ---     0.495     R10C25B.C0 to     R10C25B.F0 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.436<A href="#@net:n503:R10C25B.F0:R10C25A.C0:0.436">     R10C25B.F0 to R10C25A.C0    </A> <A href="#@net:n503">n503</A>
CTOF_DEL    ---     0.495     R10C25A.C0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.350   (52.3% logic, 47.7% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.335ns delay I2SS/SLICE_84 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27D.CLK to     R10C27D.Q1 <A href="#@comp:I2SS/SLICE_84">I2SS/SLICE_84</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.974<A href="#@net:DATA_IN_L_12:R10C27D.Q1:R10C27B.A0:0.974">     R10C27D.Q1 to R10C27B.A0    </A> <A href="#@net:DATA_IN_L_12">DATA_IN_L_12</A>
CTOF_DEL    ---     0.495     R10C27B.A0 to     R10C27B.F0 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.693<A href="#@net:n15:R10C27B.F0:R10C27A.B1:0.693">     R10C27B.F0 to R10C27A.B1    </A> <A href="#@net:n15">n15</A>
CTOF_DEL    ---     0.495     R10C27A.B1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.335   (52.4% logic, 47.6% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_R" CLKNET "I2SS/BCLK_SR_R" 

Report:    9.236ns delay I2SS/SLICE_92 to LED_R

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C25C.CLK to     R10C25C.Q1 <A href="#@comp:I2SS/SLICE_92">I2SS/SLICE_92</A> (from <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>)
ROUTE         2     0.633<A href="#@net:DATA_IN_R_4:R10C25C.Q1:R10C25B.D0:0.633">     R10C25C.Q1 to R10C25B.D0    </A> <A href="#@net:DATA_IN_R_4">DATA_IN_R_4</A>
CTOF_DEL    ---     0.495     R10C25B.D0 to     R10C25B.F0 <A href="#@comp:SLICE_76">SLICE_76</A>
ROUTE         1     0.436<A href="#@net:n503:R10C25B.F0:R10C25A.C0:0.436">     R10C25B.F0 to R10C25A.C0    </A> <A href="#@net:n503">n503</A>
CTOF_DEL    ---     0.495     R10C25A.C0 to     R10C25A.F0 <A href="#@comp:SLICE_74">SLICE_74</A>
ROUTE         1     3.277<A href="#@net:LED_R_c:R10C25A.F0:99.PADDO:3.277">     R10C25A.F0 to 99.PADDO      </A> <A href="#@net:LED_R_c">LED_R_c</A>
DOPAD_DEL   ---     3.448       99.PADDO to         99.PAD <A href="#@comp:LED_R">LED_R</A>
                  --------
                    9.236   (52.9% logic, 47.1% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.153ns delay I2SS/SLICE_14 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C28A.CLK to     R10C28A.Q1 <A href="#@comp:I2SS/SLICE_14">I2SS/SLICE_14</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     1.049<A href="#@net:DATA_IN_L_2:R10C28A.Q1:R10C27B.D1:1.049">     R10C28A.Q1 to R10C27B.D1    </A> <A href="#@net:DATA_IN_L_2">DATA_IN_L_2</A>
CTOF_DEL    ---     0.495     R10C27B.D1 to     R10C27B.F1 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.436<A href="#@net:n14:R10C27B.F1:R10C27A.C1:0.436">     R10C27B.F1 to R10C27A.C1    </A> <A href="#@net:n14">n14</A>
CTOF_DEL    ---     0.495     R10C27A.C1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.153   (53.4% logic, 46.6% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.097ns delay I2SS/SLICE_87 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27A.CLK to      R9C27A.Q1 <A href="#@comp:I2SS/SLICE_87">I2SS/SLICE_87</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.773<A href="#@net:DATA_IN_L_18:R9C27A.Q1:R10C27A.C0:0.773">      R9C27A.Q1 to R10C27A.C0    </A> <A href="#@net:DATA_IN_L_18">DATA_IN_L_18</A>
CTOF_DEL    ---     0.495     R10C27A.C0 to     R10C27A.F0 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     0.656<A href="#@net:n13:R10C27A.F0:R10C27A.A1:0.656">     R10C27A.F0 to R10C27A.A1    </A> <A href="#@net:n13">n13</A>
CTOF_DEL    ---     0.495     R10C27A.A1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.097   (53.8% logic, 46.2% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    9.013ns delay I2SS/SLICE_85 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27C.CLK to      R9C27C.Q1 <A href="#@comp:I2SS/SLICE_85">I2SS/SLICE_85</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.652<A href="#@net:DATA_IN_L_14:R9C27C.Q1:R10C27B.D0:0.652">      R9C27C.Q1 to R10C27B.D0    </A> <A href="#@net:DATA_IN_L_14">DATA_IN_L_14</A>
CTOF_DEL    ---     0.495     R10C27B.D0 to     R10C27B.F0 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.693<A href="#@net:n15:R10C27B.F0:R10C27A.B1:0.693">     R10C27B.F0 to R10C27A.B1    </A> <A href="#@net:n15">n15</A>
CTOF_DEL    ---     0.495     R10C27A.B1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    9.013   (54.3% logic, 45.7% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LED_L" CLKNET "I2SS/BCLK_SR_L" 

Report:    8.877ns delay I2SS/SLICE_86 to LED_L

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C27B.CLK to      R9C27B.Q1 <A href="#@comp:I2SS/SLICE_86">I2SS/SLICE_86</A> (from <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>)
ROUTE         2     0.773<A href="#@net:DATA_IN_L_16:R9C27B.Q1:R10C27B.C1:0.773">      R9C27B.Q1 to R10C27B.C1    </A> <A href="#@net:DATA_IN_L_16">DATA_IN_L_16</A>
CTOF_DEL    ---     0.495     R10C27B.C1 to     R10C27B.F1 <A href="#@comp:SLICE_77">SLICE_77</A>
ROUTE         1     0.436<A href="#@net:n14:R10C27B.F1:R10C27A.C1:0.436">     R10C27B.F1 to R10C27A.C1    </A> <A href="#@net:n14">n14</A>
CTOF_DEL    ---     0.495     R10C27A.C1 to     R10C27A.F1 <A href="#@comp:SLICE_73">SLICE_73</A>
ROUTE         1     2.778<A href="#@net:LED_L_c:R10C27A.F1:97.PADDO:2.778">     R10C27A.F1 to 97.PADDO      </A> <A href="#@net:LED_L_c">LED_L_c</A>
DOPAD_DEL   ---     3.448       97.PADDO to         97.PAD <A href="#@comp:LED_L">LED_L</A>
                  --------
                    8.877   (55.1% logic, 44.9% route), 4 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DATA_OUT" CLKNET "I2SM/BCLK_SR" 

Report:    8.821ns delay SLICE_77 to DATA_OUT

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C27B.CLK to     R10C27B.Q0 <A href="#@comp:SLICE_77">SLICE_77</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         2     1.680<A href="#@net:I2SM/DATA_OUT_SR_L_23:R10C27B.Q0:R12C21A.D1:1.680">     R10C27B.Q0 to R12C21A.D1    </A> <A href="#@net:I2SM/DATA_OUT_SR_L_23">I2SM/DATA_OUT_SR_L_23</A>
CTOF_DEL    ---     0.495     R12C21A.D1 to     R12C21A.F1 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     2.746<A href="#@net:DATA_OUT_c:R12C21A.F1:92.PADDO:2.746">     R12C21A.F1 to 92.PADDO      </A> <A href="#@net:DATA_OUT_c">DATA_OUT_c</A>
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD <A href="#@comp:DATA_OUT">DATA_OUT</A>
                  --------
                    8.821   (49.8% logic, 50.2% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DATA_OUT" CLKNET "WCLK_OUT_c_6" 

Report:    8.554ns delay I2SM/SLICE_58 to DATA_OUT

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C21A.CLK to     R14C21A.Q1 <A href="#@comp:I2SM/SLICE_58">I2SM/SLICE_58</A> (from <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>)
ROUTE         1     1.413<A href="#@net:I2SM/READY:R14C21A.Q1:R12C21A.B1:1.413">     R14C21A.Q1 to R12C21A.B1    </A> <A href="#@net:I2SM/READY">I2SM/READY</A>
CTOF_DEL    ---     0.495     R12C21A.B1 to     R12C21A.F1 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     2.746<A href="#@net:DATA_OUT_c:R12C21A.F1:92.PADDO:2.746">     R12C21A.F1 to 92.PADDO      </A> <A href="#@net:DATA_OUT_c">DATA_OUT_c</A>
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD <A href="#@comp:DATA_OUT">DATA_OUT</A>
                  --------
                    8.554   (51.4% logic, 48.6% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DATA_OUT" CLKNET "I2SM/BCLK_SR" 

Report:    8.531ns delay I2SM/SLICE_115 to DATA_OUT

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C21A.CLK to     R11C21A.Q1 <A href="#@comp:I2SM/SLICE_115">I2SM/SLICE_115</A> (from <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>)
ROUTE         2     1.390<A href="#@net:I2SM/DATA_OUT_SR_R_23:R11C21A.Q1:R12C21A.A1:1.390">     R11C21A.Q1 to R12C21A.A1    </A> <A href="#@net:I2SM/DATA_OUT_SR_R_23">I2SM/DATA_OUT_SR_R_23</A>
CTOF_DEL    ---     0.495     R12C21A.A1 to     R12C21A.F1 <A href="#@comp:I2SM/SLICE_59">I2SM/SLICE_59</A>
ROUTE         1     2.746<A href="#@net:DATA_OUT_c:R12C21A.F1:92.PADDO:2.746">     R12C21A.F1 to 92.PADDO      </A> <A href="#@net:DATA_OUT_c">DATA_OUT_c</A>
DOPAD_DEL   ---     3.448       92.PADDO to         92.PAD <A href="#@comp:DATA_OUT">DATA_OUT</A>
                  --------
                    8.531   (51.5% logic, 48.5% route), 3 logic levels.


</A><A name="Unconstrained: MAXDELAY
"></A>================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_IN" 7.000000 MHz ;   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz |             |             |
;                                       |    6.144 MHz|   41.054 MHz|   3  
                                        |             |             |
FREQUENCY NET "PLL0/CLKOP" 18.432037    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "WCLK_OUT_c_6" 0.048000   |             |             |
MHz ;                                   |    0.048 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "BCLK_IN_c" 6.144000 MHz  |             |             |
;                                       |    6.144 MHz|   58.617 MHz|   3  
                                        |             |             |
FREQUENCY NET "WCLK_IN_c" 0.048000 MHz  |             |             |
;                                       |    0.048 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "I2SM/BCLK_SR" 6.144000   |             |             |
MHz ;                                   |    6.144 MHz|  184.604 MHz|   1  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_L" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "I2SM/WCLK_EDGE" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "I2SS/WCLK_EDGE" 6.144000 |             |             |
MHz ;                                   |    6.144 MHz|  400.000 MHz|   0  
                                        |             |             |
INPUT_SETUP PORT "DATA_IN" 29.000000 ns |             |             |
HOLD 39.000000 ns CLKPORT "BCLK_IN" ;   |             |             |
Setup Analysis.                         |    29.000 ns|    -4.905 ns|   1  
                                        |             |             |
INPUT_SETUP PORT "DATA_IN" 29.000000 ns |             |             |
HOLD 39.000000 ns CLKPORT "BCLK_IN" ;   |             |             |
Hold Analysis.                          |    39.000 ns|    16.062 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 9 clocks:

Clock Domain: <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>   Source: I2SS/SLICE_67.F1   Loads: 3
   Covered under: FREQUENCY NET "BCLK_IN_c" 6.144000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>   Source: BCLK_IN.PAD
      Covered under: FREQUENCY NET "BCLK_IN_c" 6.144000 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>   Source: SLICE_0.Q1   Loads: 30
   Covered under: FREQUENCY NET "WCLK_OUT_c_6" 0.048000 MHz ;

Clock Domain: <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>   Source: PLL0/PLLInst_0.CLKOS   Loads: 9
   Covered under: FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:WCLK_OUT_c_6">WCLK_OUT_c_6</A>   Source: SLICE_0.Q1
      Covered under: FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz ;   Transfers: 1

   Clock Domain: <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>   Source: SLICE_61.F1
      Covered under: FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz ;   Transfers: 2

   Clock Domain: <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>   Source: SLICE_61.F1
      Covered under: FREQUENCY NET "BCLK_OUT_c" 6.144012 MHz ;   Transfers: 3

Clock Domain: <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>   Source: BCLK_IN.PAD   Loads: 6
   Covered under: FREQUENCY NET "BCLK_IN_c" 6.144000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:BCLK_IN_c_derived_5">BCLK_IN_c_derived_5</A>   Source: I2SS/SLICE_67.F1
      Covered under: FREQUENCY NET "BCLK_IN_c" 6.144000 MHz ;   Transfers: 5

   Clock Domain: <A href="#@net:WCLK_IN_c">WCLK_IN_c</A>   Source: WCLK_IN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: <A href="#@net:WCLK_IN_c">WCLK_IN_c</A>   Source: WCLK_IN.PAD   Loads: 5
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>   Source: SLICE_75.F0   Loads: 12
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>   Source: PLL0/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "I2SM/WCLK_EDGE" 6.144000 MHz ;   Transfers: 1

   Clock Domain: <A href="#@net:BCLK_IN_c">BCLK_IN_c</A>   Source: BCLK_IN.PAD
      Covered under: FREQUENCY NET "I2SS/WCLK_EDGE" 6.144000 MHz ;   Transfers: 1

   Clock Domain: <A href="#@net:I2SS/BCLK_SR_R">I2SS/BCLK_SR_R</A>   Source: SLICE_75.F1
      Covered under: FREQUENCY NET "I2SS/BCLK_SR_R" 6.144000 MHz ;   Transfers: 23

Clock Domain: <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>   Source: SLICE_61.F1   Loads: 27
   Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:BCLK_OUT_c">BCLK_OUT_c</A>   Source: PLL0/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "I2SM/BCLK_SR" 6.144000 MHz ;   Transfers: 2

Clock Domain: <A href="#@net:I2SM/BCLK_SR">I2SM/BCLK_SR</A>   Source: SLICE_61.F1   Loads: 27
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:I2SS/BCLK_SR_L">I2SS/BCLK_SR_L</A>   Source: SLICE_75.F0
      Covered under: FREQUENCY NET "I2SS/BCLK_SR_L" 6.144000 MHz ;   Transfers: 23

Clock Domain: <A href="#@net:CLK_IN">CLK_IN</A>   Source: OSC0.OSC   Loads: 1
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 205 paths, 17 nets, and 298 connections (78.84% coverage)

