{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 09:25:00 2014 " "Info: Processing started: Wed May 07 09:25:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder -c Adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] LED\[2\] 16.032 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"LED\[2\]\" is 16.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 5 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 5; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.405 ns) + CELL(0.414 ns) 7.681 ns SuperAdder:u1\|s\[0\]~250 2 COMB LCCOMB_X28_Y12_N18 2 " "Info: 2: + IC(6.405 ns) + CELL(0.414 ns) = 7.681 ns; Loc. = LCCOMB_X28_Y12_N18; Fanout = 2; COMB Node = 'SuperAdder:u1\|s\[0\]~250'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { KEY[0] SuperAdder:u1|s[0]~250 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.752 ns SuperAdder:u1\|s\[0\]~252 3 COMB LCCOMB_X28_Y12_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.752 ns; Loc. = LCCOMB_X28_Y12_N20; Fanout = 2; COMB Node = 'SuperAdder:u1\|s\[0\]~252'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { SuperAdder:u1|s[0]~250 SuperAdder:u1|s[0]~252 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.162 ns SuperAdder:u1\|s\[0\]~253 4 COMB LCCOMB_X28_Y12_N22 1 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 8.162 ns; Loc. = LCCOMB_X28_Y12_N22; Fanout = 1; COMB Node = 'SuperAdder:u1\|s\[0\]~253'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SuperAdder:u1|s[0]~252 SuperAdder:u1|s[0]~253 } "NODE_NAME" } } { "SuperAdder.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/SuperAdder.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.420 ns) 9.332 ns MUX3bit3to1:comb_54\|Mux1~199 5 COMB LCCOMB_X28_Y8_N6 1 " "Info: 5: + IC(0.750 ns) + CELL(0.420 ns) = 9.332 ns; Loc. = LCCOMB_X28_Y8_N6; Fanout = 1; COMB Node = 'MUX3bit3to1:comb_54\|Mux1~199'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { SuperAdder:u1|s[0]~253 MUX3bit3to1:comb_54|Mux1~199 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 9.733 ns MUX3bit3to1:comb_54\|Mux1~200 6 COMB LCCOMB_X28_Y8_N14 8 " "Info: 6: + IC(0.251 ns) + CELL(0.150 ns) = 9.733 ns; Loc. = LCCOMB_X28_Y8_N14; Fanout = 8; COMB Node = 'MUX3bit3to1:comb_54\|Mux1~200'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MUX3bit3to1:comb_54|Mux1~199 MUX3bit3to1:comb_54|Mux1~200 } "NODE_NAME" } } { "MUX.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/MUX.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.511 ns) + CELL(2.788 ns) 16.032 ns LED\[2\] 7 PIN PIN_AB21 0 " "Info: 7: + IC(3.511 ns) + CELL(2.788 ns) = 16.032 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'LED\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { MUX3bit3to1:comb_54|Mux1~200 LED[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex3.1/main.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.115 ns ( 31.90 % ) " "Info: Total cell delay = 5.115 ns ( 31.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.917 ns ( 68.10 % ) " "Info: Total interconnect delay = 10.917 ns ( 68.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.032 ns" { KEY[0] SuperAdder:u1|s[0]~250 SuperAdder:u1|s[0]~252 SuperAdder:u1|s[0]~253 MUX3bit3to1:comb_54|Mux1~199 MUX3bit3to1:comb_54|Mux1~200 LED[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.032 ns" { KEY[0] {} KEY[0]~combout {} SuperAdder:u1|s[0]~250 {} SuperAdder:u1|s[0]~252 {} SuperAdder:u1|s[0]~253 {} MUX3bit3to1:comb_54|Mux1~199 {} MUX3bit3to1:comb_54|Mux1~200 {} LED[2] {} } { 0.000ns 0.000ns 6.405ns 0.000ns 0.000ns 0.750ns 0.251ns 3.511ns } { 0.000ns 0.862ns 0.414ns 0.071ns 0.410ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 07 09:25:00 2014 " "Info: Processing ended: Wed May 07 09:25:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
