translator_input: |-
    vector: word: interrupt
    message_pointer: word: message
    message: word: 'What is your name?'
    greeting_pointer: word: greeting
    greeting: word: 'Hello, '
    exclamation_pointer: word: exclamation
    exclamation: word: '!'
    in_port: word: 0
    out_port: word: 1
    flag: word: 0
    line_feed: word: 10

    start: nop
      message_loop: ld (message_pointer)
        jz message_loop_end
        out out_port
        ld message_pointer
        inc
        st message_pointer
        jmp message_loop
      ; ожидание ввода
      message_loop_end: ld line_feed
      out out_port
      ei
      spin_loop: ld flag
        jz spin_loop
      ; вывод приветствия
      di
      greeting_loop: ld (greeting_pointer)
        jz name_loop
        out out_port
        ld greeting_pointer
        inc
        st greeting_pointer
        jmp greeting_loop
      name_loop: ld (buffer_start_pointer)
        jz exclamation_printing
        out out_port
        ld buffer_start_pointer
        inc
        st buffer_start_pointer
        jmp name_loop
      exclamation_printing: ld (exclamation_pointer)
        out out_port
      hlt

    interrupt: in in_port ; получение слова из порта ввода
      cmp line_feed
      jnz continue
      ld flag
      inc
      st flag
      jmp returning
      continue: st (buffer_pointer)
        ld buffer_pointer
        inc
        st buffer_pointer
      returning: iret

    buffer_start_pointer: word: buffer
    buffer_pointer: word: buffer
    buffer: word: 0
translator_output: |-
    {
      "StartAddress": 37,
      "Instructions": [
        {
          "index": 0,
          "label": "vector",
          "opcode": "NOP",
          "operand": 68,
          "operand_type": 3,
          "term_info": {
            "line_num": 1,
            "original_content": "vector: word: interrupt"
          }
        },
        {
          "index": 1,
          "label": "message_pointer",
          "opcode": "NOP",
          "operand": 2,
          "operand_type": 3,
          "term_info": {
            "line_num": 2,
            "original_content": "message_pointer: word: message"
          }
        },
        {
          "index": 2,
          "label": "message",
          "opcode": "NOP",
          "operand": 87,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 3,
          "opcode": "NOP",
          "operand": 104,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 4,
          "opcode": "NOP",
          "operand": 97,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 5,
          "opcode": "NOP",
          "operand": 116,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 6,
          "opcode": "NOP",
          "operand": 32,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 7,
          "opcode": "NOP",
          "operand": 105,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 8,
          "opcode": "NOP",
          "operand": 115,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 9,
          "opcode": "NOP",
          "operand": 32,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 10,
          "opcode": "NOP",
          "operand": 121,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 11,
          "opcode": "NOP",
          "operand": 111,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 12,
          "opcode": "NOP",
          "operand": 117,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 13,
          "opcode": "NOP",
          "operand": 114,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 14,
          "opcode": "NOP",
          "operand": 32,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 15,
          "opcode": "NOP",
          "operand": 110,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 16,
          "opcode": "NOP",
          "operand": 97,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 17,
          "opcode": "NOP",
          "operand": 109,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 18,
          "opcode": "NOP",
          "operand": 101,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 19,
          "opcode": "NOP",
          "operand": 63,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 20,
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 2,
          "term_info": {
            "line_num": 3,
            "original_content": "message: word: 'What is your name?'"
          }
        },
        {
          "index": 21,
          "label": "greeting_pointer",
          "opcode": "NOP",
          "operand": 22,
          "operand_type": 3,
          "term_info": {
            "line_num": 4,
            "original_content": "greeting_pointer: word: greeting"
          }
        },
        {
          "index": 22,
          "label": "greeting",
          "opcode": "NOP",
          "operand": 72,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 23,
          "opcode": "NOP",
          "operand": 101,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 24,
          "opcode": "NOP",
          "operand": 108,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 25,
          "opcode": "NOP",
          "operand": 108,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 26,
          "opcode": "NOP",
          "operand": 111,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 27,
          "opcode": "NOP",
          "operand": 44,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 28,
          "opcode": "NOP",
          "operand": 32,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 29,
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 2,
          "term_info": {
            "line_num": 5,
            "original_content": "greeting: word: 'Hello, '"
          }
        },
        {
          "index": 30,
          "label": "exclamation_pointer",
          "opcode": "NOP",
          "operand": 31,
          "operand_type": 3,
          "term_info": {
            "line_num": 6,
            "original_content": "exclamation_pointer: word: exclamation"
          }
        },
        {
          "index": 31,
          "label": "exclamation",
          "opcode": "NOP",
          "operand": 33,
          "operand_type": 2,
          "term_info": {
            "line_num": 7,
            "original_content": "exclamation: word: '!'"
          }
        },
        {
          "index": 32,
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 2,
          "term_info": {
            "line_num": 7,
            "original_content": "exclamation: word: '!'"
          }
        },
        {
          "index": 33,
          "label": "in_port",
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 1,
          "term_info": {
            "line_num": 8,
            "original_content": "in_port: word: 0"
          }
        },
        {
          "index": 34,
          "label": "out_port",
          "opcode": "NOP",
          "operand": 1,
          "operand_type": 1,
          "term_info": {
            "line_num": 9,
            "original_content": "out_port: word: 1"
          }
        },
        {
          "index": 35,
          "label": "flag",
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 1,
          "term_info": {
            "line_num": 10,
            "original_content": "flag: word: 0"
          }
        },
        {
          "index": 36,
          "label": "line_feed",
          "opcode": "NOP",
          "operand": 10,
          "operand_type": 1,
          "term_info": {
            "line_num": 11,
            "original_content": "line_feed: word: 10"
          }
        },
        {
          "index": 37,
          "label": "start",
          "opcode": "NOP",
          "term_info": {
            "line_num": 13,
            "original_content": "start: nop"
          }
        },
        {
          "index": 38,
          "label": "message_loop",
          "opcode": "LD",
          "operand": 1,
          "operand_type": 4,
          "term_info": {
            "line_num": 14,
            "original_content": "message_loop: ld (message_pointer)"
          }
        },
        {
          "index": 39,
          "opcode": "JZ",
          "operand": 45,
          "operand_type": 3,
          "term_info": {
            "line_num": 15,
            "original_content": "jz message_loop_end"
          }
        },
        {
          "index": 40,
          "opcode": "OUT",
          "operand": 34,
          "operand_type": 3,
          "term_info": {
            "line_num": 16,
            "original_content": "out out_port"
          }
        },
        {
          "index": 41,
          "opcode": "LD",
          "operand": 1,
          "operand_type": 3,
          "term_info": {
            "line_num": 17,
            "original_content": "ld message_pointer"
          }
        },
        {
          "index": 42,
          "opcode": "INC",
          "term_info": {
            "line_num": 18,
            "original_content": "inc"
          }
        },
        {
          "index": 43,
          "opcode": "ST",
          "operand": 1,
          "operand_type": 3,
          "term_info": {
            "line_num": 19,
            "original_content": "st message_pointer"
          }
        },
        {
          "index": 44,
          "opcode": "JMP",
          "operand": 38,
          "operand_type": 3,
          "term_info": {
            "line_num": 20,
            "original_content": "jmp message_loop"
          }
        },
        {
          "index": 45,
          "label": "message_loop_end",
          "opcode": "LD",
          "operand": 36,
          "operand_type": 3,
          "term_info": {
            "line_num": 22,
            "original_content": "message_loop_end: ld line_feed"
          }
        },
        {
          "index": 46,
          "opcode": "OUT",
          "operand": 34,
          "operand_type": 3,
          "term_info": {
            "line_num": 23,
            "original_content": "out out_port"
          }
        },
        {
          "index": 47,
          "opcode": "EI",
          "term_info": {
            "line_num": 24,
            "original_content": "ei"
          }
        },
        {
          "index": 48,
          "label": "spin_loop",
          "opcode": "LD",
          "operand": 35,
          "operand_type": 3,
          "term_info": {
            "line_num": 25,
            "original_content": "spin_loop: ld flag"
          }
        },
        {
          "index": 49,
          "opcode": "JZ",
          "operand": 48,
          "operand_type": 3,
          "term_info": {
            "line_num": 26,
            "original_content": "jz spin_loop"
          }
        },
        {
          "index": 50,
          "opcode": "DI",
          "term_info": {
            "line_num": 28,
            "original_content": "di"
          }
        },
        {
          "index": 51,
          "label": "greeting_loop",
          "opcode": "LD",
          "operand": 21,
          "operand_type": 4,
          "term_info": {
            "line_num": 29,
            "original_content": "greeting_loop: ld (greeting_pointer)"
          }
        },
        {
          "index": 52,
          "opcode": "JZ",
          "operand": 58,
          "operand_type": 3,
          "term_info": {
            "line_num": 30,
            "original_content": "jz name_loop"
          }
        },
        {
          "index": 53,
          "opcode": "OUT",
          "operand": 34,
          "operand_type": 3,
          "term_info": {
            "line_num": 31,
            "original_content": "out out_port"
          }
        },
        {
          "index": 54,
          "opcode": "LD",
          "operand": 21,
          "operand_type": 3,
          "term_info": {
            "line_num": 32,
            "original_content": "ld greeting_pointer"
          }
        },
        {
          "index": 55,
          "opcode": "INC",
          "term_info": {
            "line_num": 33,
            "original_content": "inc"
          }
        },
        {
          "index": 56,
          "opcode": "ST",
          "operand": 21,
          "operand_type": 3,
          "term_info": {
            "line_num": 34,
            "original_content": "st greeting_pointer"
          }
        },
        {
          "index": 57,
          "opcode": "JMP",
          "operand": 51,
          "operand_type": 3,
          "term_info": {
            "line_num": 35,
            "original_content": "jmp greeting_loop"
          }
        },
        {
          "index": 58,
          "label": "name_loop",
          "opcode": "LD",
          "operand": 80,
          "operand_type": 4,
          "term_info": {
            "line_num": 36,
            "original_content": "name_loop: ld (buffer_start_pointer)"
          }
        },
        {
          "index": 59,
          "opcode": "JZ",
          "operand": 65,
          "operand_type": 3,
          "term_info": {
            "line_num": 37,
            "original_content": "jz exclamation_printing"
          }
        },
        {
          "index": 60,
          "opcode": "OUT",
          "operand": 34,
          "operand_type": 3,
          "term_info": {
            "line_num": 38,
            "original_content": "out out_port"
          }
        },
        {
          "index": 61,
          "opcode": "LD",
          "operand": 80,
          "operand_type": 3,
          "term_info": {
            "line_num": 39,
            "original_content": "ld buffer_start_pointer"
          }
        },
        {
          "index": 62,
          "opcode": "INC",
          "term_info": {
            "line_num": 40,
            "original_content": "inc"
          }
        },
        {
          "index": 63,
          "opcode": "ST",
          "operand": 80,
          "operand_type": 3,
          "term_info": {
            "line_num": 41,
            "original_content": "st buffer_start_pointer"
          }
        },
        {
          "index": 64,
          "opcode": "JMP",
          "operand": 58,
          "operand_type": 3,
          "term_info": {
            "line_num": 42,
            "original_content": "jmp name_loop"
          }
        },
        {
          "index": 65,
          "label": "exclamation_printing",
          "opcode": "LD",
          "operand": 30,
          "operand_type": 4,
          "term_info": {
            "line_num": 43,
            "original_content": "exclamation_printing: ld (exclamation_pointer)"
          }
        },
        {
          "index": 66,
          "opcode": "OUT",
          "operand": 34,
          "operand_type": 3,
          "term_info": {
            "line_num": 44,
            "original_content": "out out_port"
          }
        },
        {
          "index": 67,
          "opcode": "HLT",
          "term_info": {
            "line_num": 45,
            "original_content": "hlt"
          }
        },
        {
          "index": 68,
          "label": "interrupt",
          "opcode": "IN",
          "operand": 33,
          "operand_type": 3,
          "term_info": {
            "line_num": 47,
            "original_content": "interrupt: in in_port"
          }
        },
        {
          "index": 69,
          "opcode": "CMP",
          "operand": 36,
          "operand_type": 3,
          "term_info": {
            "line_num": 48,
            "original_content": "cmp line_feed"
          }
        },
        {
          "index": 70,
          "opcode": "JNZ",
          "operand": 75,
          "operand_type": 3,
          "term_info": {
            "line_num": 49,
            "original_content": "jnz continue"
          }
        },
        {
          "index": 71,
          "opcode": "LD",
          "operand": 35,
          "operand_type": 3,
          "term_info": {
            "line_num": 50,
            "original_content": "ld flag"
          }
        },
        {
          "index": 72,
          "opcode": "INC",
          "term_info": {
            "line_num": 51,
            "original_content": "inc"
          }
        },
        {
          "index": 73,
          "opcode": "ST",
          "operand": 35,
          "operand_type": 3,
          "term_info": {
            "line_num": 52,
            "original_content": "st flag"
          }
        },
        {
          "index": 74,
          "opcode": "JMP",
          "operand": 79,
          "operand_type": 3,
          "term_info": {
            "line_num": 53,
            "original_content": "jmp returning"
          }
        },
        {
          "index": 75,
          "label": "continue",
          "opcode": "ST",
          "operand": 81,
          "operand_type": 4,
          "term_info": {
            "line_num": 54,
            "original_content": "continue: st (buffer_pointer)"
          }
        },
        {
          "index": 76,
          "opcode": "LD",
          "operand": 81,
          "operand_type": 3,
          "term_info": {
            "line_num": 55,
            "original_content": "ld buffer_pointer"
          }
        },
        {
          "index": 77,
          "opcode": "INC",
          "term_info": {
            "line_num": 56,
            "original_content": "inc"
          }
        },
        {
          "index": 78,
          "opcode": "ST",
          "operand": 81,
          "operand_type": 3,
          "term_info": {
            "line_num": 57,
            "original_content": "st buffer_pointer"
          }
        },
        {
          "index": 79,
          "label": "returning",
          "opcode": "IRET",
          "term_info": {
            "line_num": 58,
            "original_content": "returning: iret"
          }
        },
        {
          "index": 80,
          "label": "buffer_start_pointer",
          "opcode": "NOP",
          "operand": 82,
          "operand_type": 3,
          "term_info": {
            "line_num": 60,
            "original_content": "buffer_start_pointer: word: buffer"
          }
        },
        {
          "index": 81,
          "label": "buffer_pointer",
          "opcode": "NOP",
          "operand": 82,
          "operand_type": 3,
          "term_info": {
            "line_num": 61,
            "original_content": "buffer_pointer: word: buffer"
          }
        },
        {
          "index": 82,
          "label": "buffer",
          "opcode": "NOP",
          "operand": 0,
          "operand_type": 1,
          "term_info": {
            "line_num": 62,
            "original_content": "buffer: word: 0"
          }
        }
      ]
    }
stdin: '[{ "arrivesAt": 100, "char": "P"}, { "arrivesAt": 100, "char": "a"}, { "arrivesAt": 200, "char": "v"}, { "arrivesAt": 400, "char": "e"}, { "arrivesAt": 500, "char": "l"}, { "arrivesAt": 600, "char": "\n"}]'
stdout: |-
    What is your name?
    Hello, Pavel!
log: |
    t0    | IP -> AR                      | AC:  0, IP: 37, CR: NOP 0, PS:  0, SP: 2048, DR:  0, AR: 37 | !Z !N !C DI | mem[AR]: 0
    t1    | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 38, CR: NOP 0, PS:  0, SP: 2048, DR:  0, AR: 37 | !Z !N !C DI | mem[AR]: 0
    t2    | DR -> CR                      | AC:  0, IP: 38, CR:   NOP, PS:  0, SP: 2048, DR:  0, AR: 37 | !Z !N !C DI | mem[AR]: 0
    t3    | NOP                           | AC:  0, IP: 38, CR:   NOP, PS:  0, SP: 2048, DR:  0, AR: 37 | !Z !N !C DI | mem[AR]: 0

    t4    | IP -> AR                      | AC:  0, IP: 38, CR:   NOP, PS:  0, SP: 2048, DR:  0, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t5    | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 39, CR:   NOP, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t6    | DR -> CR                      | AC:  0, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t7    | DR -> AR                      | AC:  0, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t8    | mem[AR] -> DR                 | AC:  0, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  2, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t9    | DR -> AR                      | AC:  0, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  2, AR:  2 | !Z !N !C DI | mem[AR]: 'W'
    t10   | mem[AR] -> DR                 | AC:  0, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 87, AR:  2 | !Z !N !C DI | mem[AR]: 'W'
    t11   | DR -> AC                      | AC: 87, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 87, AR:  2 | !Z !N !C DI | mem[AR]: 'W'

    t12   | IP -> AR                      | AC: 87, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 87, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t13   | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t14   | DR -> CR                      | AC: 87, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t15   | IP -> AR                      | AC: 87, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t16   | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t17   | DR -> CR                      | AC: 87, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t18   | AC -> OUT                     | AC: 87, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t19   | IP -> AR                      | AC: 87, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t20   | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t21   | DR -> CR                      | AC: 87, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t22   | DR -> AR                      | AC: 87, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t23   | mem[AR] -> DR                 | AC: 87, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  2, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t24   | DR -> AC                      | AC:  2, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  2, AR:  1 | !Z !N !C DI | mem[AR]: 2

    t25   | IP -> AR                      | AC:  2, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  2, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t26   | IP + 1 -> IP; mem[AR] -> DR   | AC:  2, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t27   | DR -> CR                      | AC:  2, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t28   | AC + 1 -> AC                  | AC:  3, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t29   | IP -> AR                      | AC:  3, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t30   | IP + 1 -> IP; mem[AR] -> DR   | AC:  3, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t31   | DR -> CR                      | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t32   | DR -> AR                      | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t33   | mem[AR] -> DR                 | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  2, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t34   | AC -> DR                      | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 2
    t35   | DR -> mem[AR]                 | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 3

    t36   | IP -> AR                      | AC:  3, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  3, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t37   | IP + 1 -> IP; mem[AR] -> DR   | AC:  3, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t38   | DR -> CR                      | AC:  3, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t39   | DR -> IP                      | AC:  3, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t40   | IP -> AR                      | AC:  3, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t41   | IP + 1 -> IP; mem[AR] -> DR   | AC:  3, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t42   | DR -> CR                      | AC:  3, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t43   | DR -> AR                      | AC:  3, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t44   | mem[AR] -> DR                 | AC:  3, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t45   | DR -> AR                      | AC:  3, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  3, AR:  3 | !Z !N !C DI | mem[AR]: 'h'
    t46   | mem[AR] -> DR                 | AC:  3, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 104, AR:  3 | !Z !N !C DI | mem[AR]: 'h'
    t47   | DR -> AC                      | AC: 104, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 104, AR:  3 | !Z !N !C DI | mem[AR]: 'h'

    t48   | IP -> AR                      | AC: 104, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 104, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t49   | IP + 1 -> IP; mem[AR] -> DR   | AC: 104, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t50   | DR -> CR                      | AC: 104, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t51   | IP -> AR                      | AC: 104, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t52   | IP + 1 -> IP; mem[AR] -> DR   | AC: 104, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t53   | DR -> CR                      | AC: 104, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t54   | AC -> OUT                     | AC: 104, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t55   | IP -> AR                      | AC: 104, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t56   | IP + 1 -> IP; mem[AR] -> DR   | AC: 104, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t57   | DR -> CR                      | AC: 104, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t58   | DR -> AR                      | AC: 104, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t59   | mem[AR] -> DR                 | AC: 104, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t60   | DR -> AC                      | AC:  3, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 3

    t61   | IP -> AR                      | AC:  3, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  3, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t62   | IP + 1 -> IP; mem[AR] -> DR   | AC:  3, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t63   | DR -> CR                      | AC:  3, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t64   | AC + 1 -> AC                  | AC:  4, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t65   | IP -> AR                      | AC:  4, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t66   | IP + 1 -> IP; mem[AR] -> DR   | AC:  4, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t67   | DR -> CR                      | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t68   | DR -> AR                      | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t69   | mem[AR] -> DR                 | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  3, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t70   | AC -> DR                      | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 3
    t71   | DR -> mem[AR]                 | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 4

    t72   | IP -> AR                      | AC:  4, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  4, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t73   | IP + 1 -> IP; mem[AR] -> DR   | AC:  4, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t74   | DR -> CR                      | AC:  4, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t75   | DR -> IP                      | AC:  4, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t76   | IP -> AR                      | AC:  4, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t77   | IP + 1 -> IP; mem[AR] -> DR   | AC:  4, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t78   | DR -> CR                      | AC:  4, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t79   | DR -> AR                      | AC:  4, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t80   | mem[AR] -> DR                 | AC:  4, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t81   | DR -> AR                      | AC:  4, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  4, AR:  4 | !Z !N !C DI | mem[AR]: 'a'
    t82   | mem[AR] -> DR                 | AC:  4, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR:  4 | !Z !N !C DI | mem[AR]: 'a'
    t83   | DR -> AC                      | AC: 97, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR:  4 | !Z !N !C DI | mem[AR]: 'a'

    t84   | IP -> AR                      | AC: 97, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t85   | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t86   | DR -> CR                      | AC: 97, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t87   | IP -> AR                      | AC: 97, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t88   | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t89   | DR -> CR                      | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t90   | AC -> OUT                     | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t91   | IP -> AR                      | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t92   | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t93   | DR -> CR                      | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t94   | DR -> AR                      | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t95   | mem[AR] -> DR                 | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t96   | DR -> AC                      | AC:  4, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 4

    t97   | IP -> AR                      | AC:  4, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  4, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t98   | IP + 1 -> IP; mem[AR] -> DR   | AC:  4, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t99   | DR -> CR                      | AC:  4, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t100  | AC + 1 -> AC                  | AC:  5, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t101  | IP -> AR                      | AC:  5, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t102  | IP + 1 -> IP; mem[AR] -> DR   | AC:  5, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t103  | DR -> CR                      | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t104  | DR -> AR                      | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t105  | mem[AR] -> DR                 | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  4, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t106  | AC -> DR                      | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 4
    t107  | DR -> mem[AR]                 | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 5

    t108  | IP -> AR                      | AC:  5, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  5, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t109  | IP + 1 -> IP; mem[AR] -> DR   | AC:  5, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t110  | DR -> CR                      | AC:  5, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t111  | DR -> IP                      | AC:  5, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t112  | IP -> AR                      | AC:  5, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t113  | IP + 1 -> IP; mem[AR] -> DR   | AC:  5, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t114  | DR -> CR                      | AC:  5, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t115  | DR -> AR                      | AC:  5, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t116  | mem[AR] -> DR                 | AC:  5, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t117  | DR -> AR                      | AC:  5, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  5, AR:  5 | !Z !N !C DI | mem[AR]: 't'
    t118  | mem[AR] -> DR                 | AC:  5, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 116, AR:  5 | !Z !N !C DI | mem[AR]: 't'
    t119  | DR -> AC                      | AC: 116, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 116, AR:  5 | !Z !N !C DI | mem[AR]: 't'

    t120  | IP -> AR                      | AC: 116, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 116, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t121  | IP + 1 -> IP; mem[AR] -> DR   | AC: 116, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t122  | DR -> CR                      | AC: 116, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t123  | IP -> AR                      | AC: 116, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t124  | IP + 1 -> IP; mem[AR] -> DR   | AC: 116, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t125  | DR -> CR                      | AC: 116, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t126  | AC -> OUT                     | AC: 116, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t127  | IP -> AR                      | AC: 116, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t128  | IP + 1 -> IP; mem[AR] -> DR   | AC: 116, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t129  | DR -> CR                      | AC: 116, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t130  | DR -> AR                      | AC: 116, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t131  | mem[AR] -> DR                 | AC: 116, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t132  | DR -> AC                      | AC:  5, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 5

    t133  | IP -> AR                      | AC:  5, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  5, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t134  | IP + 1 -> IP; mem[AR] -> DR   | AC:  5, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t135  | DR -> CR                      | AC:  5, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t136  | AC + 1 -> AC                  | AC:  6, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t137  | IP -> AR                      | AC:  6, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t138  | IP + 1 -> IP; mem[AR] -> DR   | AC:  6, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t139  | DR -> CR                      | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t140  | DR -> AR                      | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t141  | mem[AR] -> DR                 | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  5, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t142  | AC -> DR                      | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 5
    t143  | DR -> mem[AR]                 | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 6

    t144  | IP -> AR                      | AC:  6, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  6, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t145  | IP + 1 -> IP; mem[AR] -> DR   | AC:  6, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t146  | DR -> CR                      | AC:  6, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t147  | DR -> IP                      | AC:  6, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t148  | IP -> AR                      | AC:  6, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t149  | IP + 1 -> IP; mem[AR] -> DR   | AC:  6, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t150  | DR -> CR                      | AC:  6, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t151  | DR -> AR                      | AC:  6, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t152  | mem[AR] -> DR                 | AC:  6, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t153  | DR -> AR                      | AC:  6, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  6, AR:  6 | !Z !N !C DI | mem[AR]: ' '
    t154  | mem[AR] -> DR                 | AC:  6, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR:  6 | !Z !N !C DI | mem[AR]: ' '
    t155  | DR -> AC                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR:  6 | !Z !N !C DI | mem[AR]: ' '

    t156  | IP -> AR                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t157  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t158  | DR -> CR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t159  | IP -> AR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t160  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t161  | DR -> CR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t162  | AC -> OUT                     | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t163  | IP -> AR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t164  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t165  | DR -> CR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t166  | DR -> AR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t167  | mem[AR] -> DR                 | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t168  | DR -> AC                      | AC:  6, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 6

    t169  | IP -> AR                      | AC:  6, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  6, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t170  | IP + 1 -> IP; mem[AR] -> DR   | AC:  6, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t171  | DR -> CR                      | AC:  6, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t172  | AC + 1 -> AC                  | AC:  7, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t173  | IP -> AR                      | AC:  7, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t174  | IP + 1 -> IP; mem[AR] -> DR   | AC:  7, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t175  | DR -> CR                      | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t176  | DR -> AR                      | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t177  | mem[AR] -> DR                 | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  6, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t178  | AC -> DR                      | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 6
    t179  | DR -> mem[AR]                 | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 7

    t180  | IP -> AR                      | AC:  7, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  7, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t181  | IP + 1 -> IP; mem[AR] -> DR   | AC:  7, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t182  | DR -> CR                      | AC:  7, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t183  | DR -> IP                      | AC:  7, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t184  | IP -> AR                      | AC:  7, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t185  | IP + 1 -> IP; mem[AR] -> DR   | AC:  7, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t186  | DR -> CR                      | AC:  7, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t187  | DR -> AR                      | AC:  7, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t188  | mem[AR] -> DR                 | AC:  7, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t189  | DR -> AR                      | AC:  7, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  7, AR:  7 | !Z !N !C DI | mem[AR]: 'i'
    t190  | mem[AR] -> DR                 | AC:  7, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 105, AR:  7 | !Z !N !C DI | mem[AR]: 'i'
    t191  | DR -> AC                      | AC: 105, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 105, AR:  7 | !Z !N !C DI | mem[AR]: 'i'

    t192  | IP -> AR                      | AC: 105, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 105, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t193  | IP + 1 -> IP; mem[AR] -> DR   | AC: 105, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t194  | DR -> CR                      | AC: 105, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t195  | IP -> AR                      | AC: 105, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t196  | IP + 1 -> IP; mem[AR] -> DR   | AC: 105, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t197  | DR -> CR                      | AC: 105, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t198  | AC -> OUT                     | AC: 105, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t199  | IP -> AR                      | AC: 105, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t200  | IP + 1 -> IP; mem[AR] -> DR   | AC: 105, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t201  | DR -> CR                      | AC: 105, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t202  | DR -> AR                      | AC: 105, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t203  | mem[AR] -> DR                 | AC: 105, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t204  | DR -> AC                      | AC:  7, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 7

    t205  | IP -> AR                      | AC:  7, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  7, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t206  | IP + 1 -> IP; mem[AR] -> DR   | AC:  7, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t207  | DR -> CR                      | AC:  7, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t208  | AC + 1 -> AC                  | AC:  8, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t209  | IP -> AR                      | AC:  8, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t210  | IP + 1 -> IP; mem[AR] -> DR   | AC:  8, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t211  | DR -> CR                      | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t212  | DR -> AR                      | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t213  | mem[AR] -> DR                 | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  7, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t214  | AC -> DR                      | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 7
    t215  | DR -> mem[AR]                 | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 8

    t216  | IP -> AR                      | AC:  8, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  8, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t217  | IP + 1 -> IP; mem[AR] -> DR   | AC:  8, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t218  | DR -> CR                      | AC:  8, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t219  | DR -> IP                      | AC:  8, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t220  | IP -> AR                      | AC:  8, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t221  | IP + 1 -> IP; mem[AR] -> DR   | AC:  8, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t222  | DR -> CR                      | AC:  8, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t223  | DR -> AR                      | AC:  8, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t224  | mem[AR] -> DR                 | AC:  8, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t225  | DR -> AR                      | AC:  8, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  8, AR:  8 | !Z !N !C DI | mem[AR]: 's'
    t226  | mem[AR] -> DR                 | AC:  8, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 115, AR:  8 | !Z !N !C DI | mem[AR]: 's'
    t227  | DR -> AC                      | AC: 115, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 115, AR:  8 | !Z !N !C DI | mem[AR]: 's'

    t228  | IP -> AR                      | AC: 115, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 115, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t229  | IP + 1 -> IP; mem[AR] -> DR   | AC: 115, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t230  | DR -> CR                      | AC: 115, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t231  | IP -> AR                      | AC: 115, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t232  | IP + 1 -> IP; mem[AR] -> DR   | AC: 115, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t233  | DR -> CR                      | AC: 115, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t234  | AC -> OUT                     | AC: 115, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t235  | IP -> AR                      | AC: 115, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t236  | IP + 1 -> IP; mem[AR] -> DR   | AC: 115, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t237  | DR -> CR                      | AC: 115, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t238  | DR -> AR                      | AC: 115, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t239  | mem[AR] -> DR                 | AC: 115, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t240  | DR -> AC                      | AC:  8, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 8

    t241  | IP -> AR                      | AC:  8, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  8, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t242  | IP + 1 -> IP; mem[AR] -> DR   | AC:  8, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t243  | DR -> CR                      | AC:  8, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t244  | AC + 1 -> AC                  | AC:  9, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t245  | IP -> AR                      | AC:  9, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t246  | IP + 1 -> IP; mem[AR] -> DR   | AC:  9, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t247  | DR -> CR                      | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t248  | DR -> AR                      | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t249  | mem[AR] -> DR                 | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  8, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t250  | AC -> DR                      | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 8
    t251  | DR -> mem[AR]                 | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 9

    t252  | IP -> AR                      | AC:  9, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  9, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t253  | IP + 1 -> IP; mem[AR] -> DR   | AC:  9, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t254  | DR -> CR                      | AC:  9, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t255  | DR -> IP                      | AC:  9, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t256  | IP -> AR                      | AC:  9, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t257  | IP + 1 -> IP; mem[AR] -> DR   | AC:  9, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t258  | DR -> CR                      | AC:  9, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t259  | DR -> AR                      | AC:  9, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t260  | mem[AR] -> DR                 | AC:  9, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t261  | DR -> AR                      | AC:  9, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  9, AR:  9 | !Z !N !C DI | mem[AR]: ' '
    t262  | mem[AR] -> DR                 | AC:  9, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR:  9 | !Z !N !C DI | mem[AR]: ' '
    t263  | DR -> AC                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR:  9 | !Z !N !C DI | mem[AR]: ' '

    t264  | IP -> AR                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t265  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t266  | DR -> CR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t267  | IP -> AR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t268  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t269  | DR -> CR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t270  | AC -> OUT                     | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t271  | IP -> AR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t272  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t273  | DR -> CR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t274  | DR -> AR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t275  | mem[AR] -> DR                 | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t276  | DR -> AC                      | AC:  9, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 9

    t277  | IP -> AR                      | AC:  9, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  9, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t278  | IP + 1 -> IP; mem[AR] -> DR   | AC:  9, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t279  | DR -> CR                      | AC:  9, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t280  | AC + 1 -> AC                  | AC: 10, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t281  | IP -> AR                      | AC: 10, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t282  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t283  | DR -> CR                      | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t284  | DR -> AR                      | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t285  | mem[AR] -> DR                 | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  9, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t286  | AC -> DR                      | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 9
    t287  | DR -> mem[AR]                 | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 10

    t288  | IP -> AR                      | AC: 10, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 10, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t289  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t290  | DR -> CR                      | AC: 10, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t291  | DR -> IP                      | AC: 10, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t292  | IP -> AR                      | AC: 10, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t293  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t294  | DR -> CR                      | AC: 10, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t295  | DR -> AR                      | AC: 10, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t296  | mem[AR] -> DR                 | AC: 10, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t297  | DR -> AR                      | AC: 10, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 10, AR: 10 | !Z !N !C DI | mem[AR]: 'y'
    t298  | mem[AR] -> DR                 | AC: 10, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 121, AR: 10 | !Z !N !C DI | mem[AR]: 'y'
    t299  | DR -> AC                      | AC: 121, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 121, AR: 10 | !Z !N !C DI | mem[AR]: 'y'

    t300  | IP -> AR                      | AC: 121, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 121, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t301  | IP + 1 -> IP; mem[AR] -> DR   | AC: 121, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t302  | DR -> CR                      | AC: 121, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t303  | IP -> AR                      | AC: 121, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t304  | IP + 1 -> IP; mem[AR] -> DR   | AC: 121, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t305  | DR -> CR                      | AC: 121, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t306  | AC -> OUT                     | AC: 121, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t307  | IP -> AR                      | AC: 121, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t308  | IP + 1 -> IP; mem[AR] -> DR   | AC: 121, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t309  | DR -> CR                      | AC: 121, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t310  | DR -> AR                      | AC: 121, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t311  | mem[AR] -> DR                 | AC: 121, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t312  | DR -> AC                      | AC: 10, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 10

    t313  | IP -> AR                      | AC: 10, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 10, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t314  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t315  | DR -> CR                      | AC: 10, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t316  | AC + 1 -> AC                  | AC: 11, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t317  | IP -> AR                      | AC: 11, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t318  | IP + 1 -> IP; mem[AR] -> DR   | AC: 11, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t319  | DR -> CR                      | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t320  | DR -> AR                      | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t321  | mem[AR] -> DR                 | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 10, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t322  | AC -> DR                      | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 10
    t323  | DR -> mem[AR]                 | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 11

    t324  | IP -> AR                      | AC: 11, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 11, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t325  | IP + 1 -> IP; mem[AR] -> DR   | AC: 11, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t326  | DR -> CR                      | AC: 11, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t327  | DR -> IP                      | AC: 11, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t328  | IP -> AR                      | AC: 11, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t329  | IP + 1 -> IP; mem[AR] -> DR   | AC: 11, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t330  | DR -> CR                      | AC: 11, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t331  | DR -> AR                      | AC: 11, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t332  | mem[AR] -> DR                 | AC: 11, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t333  | DR -> AR                      | AC: 11, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 11, AR: 11 | !Z !N !C DI | mem[AR]: 'o'
    t334  | mem[AR] -> DR                 | AC: 11, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 111, AR: 11 | !Z !N !C DI | mem[AR]: 'o'
    t335  | DR -> AC                      | AC: 111, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 111, AR: 11 | !Z !N !C DI | mem[AR]: 'o'

    t336  | IP -> AR                      | AC: 111, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 111, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t337  | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t338  | DR -> CR                      | AC: 111, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t339  | IP -> AR                      | AC: 111, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t340  | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t341  | DR -> CR                      | AC: 111, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t342  | AC -> OUT                     | AC: 111, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t343  | IP -> AR                      | AC: 111, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t344  | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t345  | DR -> CR                      | AC: 111, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t346  | DR -> AR                      | AC: 111, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t347  | mem[AR] -> DR                 | AC: 111, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t348  | DR -> AC                      | AC: 11, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 11

    t349  | IP -> AR                      | AC: 11, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 11, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t350  | IP + 1 -> IP; mem[AR] -> DR   | AC: 11, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t351  | DR -> CR                      | AC: 11, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t352  | AC + 1 -> AC                  | AC: 12, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t353  | IP -> AR                      | AC: 12, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t354  | IP + 1 -> IP; mem[AR] -> DR   | AC: 12, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t355  | DR -> CR                      | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t356  | DR -> AR                      | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t357  | mem[AR] -> DR                 | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 11, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t358  | AC -> DR                      | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 11
    t359  | DR -> mem[AR]                 | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 12

    t360  | IP -> AR                      | AC: 12, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 12, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t361  | IP + 1 -> IP; mem[AR] -> DR   | AC: 12, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t362  | DR -> CR                      | AC: 12, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t363  | DR -> IP                      | AC: 12, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t364  | IP -> AR                      | AC: 12, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t365  | IP + 1 -> IP; mem[AR] -> DR   | AC: 12, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t366  | DR -> CR                      | AC: 12, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t367  | DR -> AR                      | AC: 12, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t368  | mem[AR] -> DR                 | AC: 12, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t369  | DR -> AR                      | AC: 12, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 12, AR: 12 | !Z !N !C DI | mem[AR]: 'u'
    t370  | mem[AR] -> DR                 | AC: 12, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 117, AR: 12 | !Z !N !C DI | mem[AR]: 'u'
    t371  | DR -> AC                      | AC: 117, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 117, AR: 12 | !Z !N !C DI | mem[AR]: 'u'

    t372  | IP -> AR                      | AC: 117, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 117, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t373  | IP + 1 -> IP; mem[AR] -> DR   | AC: 117, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t374  | DR -> CR                      | AC: 117, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t375  | IP -> AR                      | AC: 117, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t376  | IP + 1 -> IP; mem[AR] -> DR   | AC: 117, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t377  | DR -> CR                      | AC: 117, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t378  | AC -> OUT                     | AC: 117, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t379  | IP -> AR                      | AC: 117, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t380  | IP + 1 -> IP; mem[AR] -> DR   | AC: 117, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t381  | DR -> CR                      | AC: 117, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t382  | DR -> AR                      | AC: 117, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t383  | mem[AR] -> DR                 | AC: 117, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t384  | DR -> AC                      | AC: 12, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 12

    t385  | IP -> AR                      | AC: 12, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 12, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t386  | IP + 1 -> IP; mem[AR] -> DR   | AC: 12, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t387  | DR -> CR                      | AC: 12, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t388  | AC + 1 -> AC                  | AC: 13, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t389  | IP -> AR                      | AC: 13, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t390  | IP + 1 -> IP; mem[AR] -> DR   | AC: 13, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t391  | DR -> CR                      | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t392  | DR -> AR                      | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t393  | mem[AR] -> DR                 | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 12, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t394  | AC -> DR                      | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 12
    t395  | DR -> mem[AR]                 | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 13

    t396  | IP -> AR                      | AC: 13, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 13, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t397  | IP + 1 -> IP; mem[AR] -> DR   | AC: 13, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t398  | DR -> CR                      | AC: 13, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t399  | DR -> IP                      | AC: 13, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t400  | IP -> AR                      | AC: 13, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t401  | IP + 1 -> IP; mem[AR] -> DR   | AC: 13, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t402  | DR -> CR                      | AC: 13, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t403  | DR -> AR                      | AC: 13, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t404  | mem[AR] -> DR                 | AC: 13, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t405  | DR -> AR                      | AC: 13, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 13, AR: 13 | !Z !N !C DI | mem[AR]: 'r'
    t406  | mem[AR] -> DR                 | AC: 13, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 114, AR: 13 | !Z !N !C DI | mem[AR]: 'r'
    t407  | DR -> AC                      | AC: 114, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 114, AR: 13 | !Z !N !C DI | mem[AR]: 'r'

    t408  | IP -> AR                      | AC: 114, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 114, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t409  | IP + 1 -> IP; mem[AR] -> DR   | AC: 114, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t410  | DR -> CR                      | AC: 114, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t411  | IP -> AR                      | AC: 114, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t412  | IP + 1 -> IP; mem[AR] -> DR   | AC: 114, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t413  | DR -> CR                      | AC: 114, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t414  | AC -> OUT                     | AC: 114, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t415  | IP -> AR                      | AC: 114, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t416  | IP + 1 -> IP; mem[AR] -> DR   | AC: 114, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t417  | DR -> CR                      | AC: 114, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t418  | DR -> AR                      | AC: 114, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t419  | mem[AR] -> DR                 | AC: 114, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t420  | DR -> AC                      | AC: 13, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 13

    t421  | IP -> AR                      | AC: 13, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 13, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t422  | IP + 1 -> IP; mem[AR] -> DR   | AC: 13, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t423  | DR -> CR                      | AC: 13, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t424  | AC + 1 -> AC                  | AC: 14, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t425  | IP -> AR                      | AC: 14, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t426  | IP + 1 -> IP; mem[AR] -> DR   | AC: 14, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t427  | DR -> CR                      | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t428  | DR -> AR                      | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t429  | mem[AR] -> DR                 | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 13, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t430  | AC -> DR                      | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 13
    t431  | DR -> mem[AR]                 | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 14

    t432  | IP -> AR                      | AC: 14, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 14, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t433  | IP + 1 -> IP; mem[AR] -> DR   | AC: 14, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t434  | DR -> CR                      | AC: 14, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t435  | DR -> IP                      | AC: 14, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t436  | IP -> AR                      | AC: 14, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t437  | IP + 1 -> IP; mem[AR] -> DR   | AC: 14, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t438  | DR -> CR                      | AC: 14, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t439  | DR -> AR                      | AC: 14, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t440  | mem[AR] -> DR                 | AC: 14, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t441  | DR -> AR                      | AC: 14, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 14, AR: 14 | !Z !N !C DI | mem[AR]: ' '
    t442  | mem[AR] -> DR                 | AC: 14, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR: 14 | !Z !N !C DI | mem[AR]: ' '
    t443  | DR -> AC                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR: 14 | !Z !N !C DI | mem[AR]: ' '

    t444  | IP -> AR                      | AC: 32, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 32, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t445  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t446  | DR -> CR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t447  | IP -> AR                      | AC: 32, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t448  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t449  | DR -> CR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t450  | AC -> OUT                     | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t451  | IP -> AR                      | AC: 32, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t452  | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t453  | DR -> CR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t454  | DR -> AR                      | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t455  | mem[AR] -> DR                 | AC: 32, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t456  | DR -> AC                      | AC: 14, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 14

    t457  | IP -> AR                      | AC: 14, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 14, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t458  | IP + 1 -> IP; mem[AR] -> DR   | AC: 14, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t459  | DR -> CR                      | AC: 14, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t460  | AC + 1 -> AC                  | AC: 15, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t461  | IP -> AR                      | AC: 15, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t462  | IP + 1 -> IP; mem[AR] -> DR   | AC: 15, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t463  | DR -> CR                      | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t464  | DR -> AR                      | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t465  | mem[AR] -> DR                 | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 14, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t466  | AC -> DR                      | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 14
    t467  | DR -> mem[AR]                 | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 15

    t468  | IP -> AR                      | AC: 15, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 15, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t469  | IP + 1 -> IP; mem[AR] -> DR   | AC: 15, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t470  | DR -> CR                      | AC: 15, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t471  | DR -> IP                      | AC: 15, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t472  | IP -> AR                      | AC: 15, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t473  | IP + 1 -> IP; mem[AR] -> DR   | AC: 15, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t474  | DR -> CR                      | AC: 15, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t475  | DR -> AR                      | AC: 15, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t476  | mem[AR] -> DR                 | AC: 15, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t477  | DR -> AR                      | AC: 15, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 15, AR: 15 | !Z !N !C DI | mem[AR]: 'n'
    t478  | mem[AR] -> DR                 | AC: 15, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 110, AR: 15 | !Z !N !C DI | mem[AR]: 'n'
    t479  | DR -> AC                      | AC: 110, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 110, AR: 15 | !Z !N !C DI | mem[AR]: 'n'

    t480  | IP -> AR                      | AC: 110, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 110, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t481  | IP + 1 -> IP; mem[AR] -> DR   | AC: 110, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t482  | DR -> CR                      | AC: 110, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t483  | IP -> AR                      | AC: 110, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t484  | IP + 1 -> IP; mem[AR] -> DR   | AC: 110, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t485  | DR -> CR                      | AC: 110, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t486  | AC -> OUT                     | AC: 110, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t487  | IP -> AR                      | AC: 110, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t488  | IP + 1 -> IP; mem[AR] -> DR   | AC: 110, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t489  | DR -> CR                      | AC: 110, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t490  | DR -> AR                      | AC: 110, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t491  | mem[AR] -> DR                 | AC: 110, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t492  | DR -> AC                      | AC: 15, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 15

    t493  | IP -> AR                      | AC: 15, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 15, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t494  | IP + 1 -> IP; mem[AR] -> DR   | AC: 15, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t495  | DR -> CR                      | AC: 15, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t496  | AC + 1 -> AC                  | AC: 16, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t497  | IP -> AR                      | AC: 16, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t498  | IP + 1 -> IP; mem[AR] -> DR   | AC: 16, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t499  | DR -> CR                      | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t500  | DR -> AR                      | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t501  | mem[AR] -> DR                 | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 15, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t502  | AC -> DR                      | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 15
    t503  | DR -> mem[AR]                 | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 16

    t504  | IP -> AR                      | AC: 16, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 16, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t505  | IP + 1 -> IP; mem[AR] -> DR   | AC: 16, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t506  | DR -> CR                      | AC: 16, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t507  | DR -> IP                      | AC: 16, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t508  | IP -> AR                      | AC: 16, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t509  | IP + 1 -> IP; mem[AR] -> DR   | AC: 16, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t510  | DR -> CR                      | AC: 16, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t511  | DR -> AR                      | AC: 16, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t512  | mem[AR] -> DR                 | AC: 16, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t513  | DR -> AR                      | AC: 16, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 16, AR: 16 | !Z !N !C DI | mem[AR]: 'a'
    t514  | mem[AR] -> DR                 | AC: 16, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR: 16 | !Z !N !C DI | mem[AR]: 'a'
    t515  | DR -> AC                      | AC: 97, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR: 16 | !Z !N !C DI | mem[AR]: 'a'

    t516  | IP -> AR                      | AC: 97, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 97, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t517  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t518  | DR -> CR                      | AC: 97, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t519  | IP -> AR                      | AC: 97, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t520  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t521  | DR -> CR                      | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t522  | AC -> OUT                     | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t523  | IP -> AR                      | AC: 97, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t524  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t525  | DR -> CR                      | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t526  | DR -> AR                      | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t527  | mem[AR] -> DR                 | AC: 97, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t528  | DR -> AC                      | AC: 16, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 16

    t529  | IP -> AR                      | AC: 16, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 16, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t530  | IP + 1 -> IP; mem[AR] -> DR   | AC: 16, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t531  | DR -> CR                      | AC: 16, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t532  | AC + 1 -> AC                  | AC: 17, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t533  | IP -> AR                      | AC: 17, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t534  | IP + 1 -> IP; mem[AR] -> DR   | AC: 17, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t535  | DR -> CR                      | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t536  | DR -> AR                      | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t537  | mem[AR] -> DR                 | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 16, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t538  | AC -> DR                      | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 16
    t539  | DR -> mem[AR]                 | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 17

    t540  | IP -> AR                      | AC: 17, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 17, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t541  | IP + 1 -> IP; mem[AR] -> DR   | AC: 17, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t542  | DR -> CR                      | AC: 17, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t543  | DR -> IP                      | AC: 17, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t544  | IP -> AR                      | AC: 17, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t545  | IP + 1 -> IP; mem[AR] -> DR   | AC: 17, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t546  | DR -> CR                      | AC: 17, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t547  | DR -> AR                      | AC: 17, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t548  | mem[AR] -> DR                 | AC: 17, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t549  | DR -> AR                      | AC: 17, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 17, AR: 17 | !Z !N !C DI | mem[AR]: 'm'
    t550  | mem[AR] -> DR                 | AC: 17, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 109, AR: 17 | !Z !N !C DI | mem[AR]: 'm'
    t551  | DR -> AC                      | AC: 109, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 109, AR: 17 | !Z !N !C DI | mem[AR]: 'm'

    t552  | IP -> AR                      | AC: 109, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 109, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t553  | IP + 1 -> IP; mem[AR] -> DR   | AC: 109, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t554  | DR -> CR                      | AC: 109, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t555  | IP -> AR                      | AC: 109, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t556  | IP + 1 -> IP; mem[AR] -> DR   | AC: 109, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t557  | DR -> CR                      | AC: 109, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t558  | AC -> OUT                     | AC: 109, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t559  | IP -> AR                      | AC: 109, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t560  | IP + 1 -> IP; mem[AR] -> DR   | AC: 109, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t561  | DR -> CR                      | AC: 109, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t562  | DR -> AR                      | AC: 109, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t563  | mem[AR] -> DR                 | AC: 109, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t564  | DR -> AC                      | AC: 17, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 17

    t565  | IP -> AR                      | AC: 17, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 17, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t566  | IP + 1 -> IP; mem[AR] -> DR   | AC: 17, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t567  | DR -> CR                      | AC: 17, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t568  | AC + 1 -> AC                  | AC: 18, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t569  | IP -> AR                      | AC: 18, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t570  | IP + 1 -> IP; mem[AR] -> DR   | AC: 18, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t571  | DR -> CR                      | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t572  | DR -> AR                      | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t573  | mem[AR] -> DR                 | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 17, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t574  | AC -> DR                      | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 17
    t575  | DR -> mem[AR]                 | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 18

    t576  | IP -> AR                      | AC: 18, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 18, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t577  | IP + 1 -> IP; mem[AR] -> DR   | AC: 18, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t578  | DR -> CR                      | AC: 18, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t579  | DR -> IP                      | AC: 18, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t580  | IP -> AR                      | AC: 18, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t581  | IP + 1 -> IP; mem[AR] -> DR   | AC: 18, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t582  | DR -> CR                      | AC: 18, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t583  | DR -> AR                      | AC: 18, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t584  | mem[AR] -> DR                 | AC: 18, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t585  | DR -> AR                      | AC: 18, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 18, AR: 18 | !Z !N !C DI | mem[AR]: 'e'
    t586  | mem[AR] -> DR                 | AC: 18, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 101, AR: 18 | !Z !N !C DI | mem[AR]: 'e'
    t587  | DR -> AC                      | AC: 101, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 101, AR: 18 | !Z !N !C DI | mem[AR]: 'e'

    t588  | IP -> AR                      | AC: 101, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 101, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t589  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t590  | DR -> CR                      | AC: 101, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t591  | IP -> AR                      | AC: 101, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t592  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t593  | DR -> CR                      | AC: 101, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t594  | AC -> OUT                     | AC: 101, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t595  | IP -> AR                      | AC: 101, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t596  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t597  | DR -> CR                      | AC: 101, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t598  | DR -> AR                      | AC: 101, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t599  | mem[AR] -> DR                 | AC: 101, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t600  | DR -> AC                      | AC: 18, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 18

    t601  | IP -> AR                      | AC: 18, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 18, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t602  | IP + 1 -> IP; mem[AR] -> DR   | AC: 18, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t603  | DR -> CR                      | AC: 18, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t604  | AC + 1 -> AC                  | AC: 19, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t605  | IP -> AR                      | AC: 19, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t606  | IP + 1 -> IP; mem[AR] -> DR   | AC: 19, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t607  | DR -> CR                      | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t608  | DR -> AR                      | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t609  | mem[AR] -> DR                 | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 18, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t610  | AC -> DR                      | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 18
    t611  | DR -> mem[AR]                 | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 19

    t612  | IP -> AR                      | AC: 19, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 19, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t613  | IP + 1 -> IP; mem[AR] -> DR   | AC: 19, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t614  | DR -> CR                      | AC: 19, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t615  | DR -> IP                      | AC: 19, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t616  | IP -> AR                      | AC: 19, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t617  | IP + 1 -> IP; mem[AR] -> DR   | AC: 19, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t618  | DR -> CR                      | AC: 19, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t619  | DR -> AR                      | AC: 19, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t620  | mem[AR] -> DR                 | AC: 19, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t621  | DR -> AR                      | AC: 19, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 19, AR: 19 | !Z !N !C DI | mem[AR]: '?'
    t622  | mem[AR] -> DR                 | AC: 19, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 63, AR: 19 | !Z !N !C DI | mem[AR]: '?'
    t623  | DR -> AC                      | AC: 63, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 63, AR: 19 | !Z !N !C DI | mem[AR]: '?'

    t624  | IP -> AR                      | AC: 63, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 63, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t625  | IP + 1 -> IP; mem[AR] -> DR   | AC: 63, IP: 40, CR:  LD 1, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45
    t626  | DR -> CR                      | AC: 63, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 39 | !Z !N !C DI | mem[AR]: JZ 45

    t627  | IP -> AR                      | AC: 63, IP: 40, CR:  JZ 45, PS:  0, SP: 2048, DR: 45, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t628  | IP + 1 -> IP; mem[AR] -> DR   | AC: 63, IP: 41, CR:  JZ 45, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t629  | DR -> CR                      | AC: 63, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34
    t630  | AC -> OUT                     | AC: 63, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 40 | !Z !N !C DI | mem[AR]: OUT 34

    t631  | IP -> AR                      | AC: 63, IP: 41, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t632  | IP + 1 -> IP; mem[AR] -> DR   | AC: 63, IP: 42, CR: OUT 34, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t633  | DR -> CR                      | AC: 63, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 41 | !Z !N !C DI | mem[AR]: LD 1
    t634  | DR -> AR                      | AC: 63, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t635  | mem[AR] -> DR                 | AC: 63, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t636  | DR -> AC                      | AC: 19, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 19

    t637  | IP -> AR                      | AC: 19, IP: 42, CR:  LD 1, PS:  0, SP: 2048, DR: 19, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t638  | IP + 1 -> IP; mem[AR] -> DR   | AC: 19, IP: 43, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t639  | DR -> CR                      | AC: 19, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC
    t640  | AC + 1 -> AC                  | AC: 20, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 42 | !Z !N !C DI | mem[AR]: INC

    t641  | IP -> AR                      | AC: 20, IP: 43, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t642  | IP + 1 -> IP; mem[AR] -> DR   | AC: 20, IP: 44, CR:   INC, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t643  | DR -> CR                      | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR: 43 | !Z !N !C DI | mem[AR]: ST 1
    t644  | DR -> AR                      | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t645  | mem[AR] -> DR                 | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 19, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t646  | AC -> DR                      | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 20, AR:  1 | !Z !N !C DI | mem[AR]: 19
    t647  | DR -> mem[AR]                 | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 20, AR:  1 | !Z !N !C DI | mem[AR]: 20

    t648  | IP -> AR                      | AC: 20, IP: 44, CR:  ST 1, PS:  0, SP: 2048, DR: 20, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t649  | IP + 1 -> IP; mem[AR] -> DR   | AC: 20, IP: 45, CR:  ST 1, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t650  | DR -> CR                      | AC: 20, IP: 45, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38
    t651  | DR -> IP                      | AC: 20, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 44 | !Z !N !C DI | mem[AR]: JMP 38

    t652  | IP -> AR                      | AC: 20, IP: 38, CR: JMP 38, PS:  0, SP: 2048, DR: 38, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t653  | IP + 1 -> IP; mem[AR] -> DR   | AC: 20, IP: 39, CR: JMP 38, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t654  | DR -> CR                      | AC: 20, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR: 38 | !Z !N !C DI | mem[AR]: LD 1
    t655  | DR -> AR                      | AC: 20, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  1, AR:  1 | !Z !N !C DI | mem[AR]: 20
    t656  | mem[AR] -> DR                 | AC: 20, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 20, AR:  1 | !Z !N !C DI | mem[AR]: 20
    t657  | DR -> AR                      | AC: 20, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR: 20, AR: 20 | !Z !N !C DI | mem[AR]: 0
    t658  | mem[AR] -> DR                 | AC: 20, IP: 39, CR:  LD 1, PS:  0, SP: 2048, DR:  0, AR: 20 | !Z !N !C DI | mem[AR]: 0
    t659  | DR -> AC                      | AC:  0, IP: 39, CR:  LD 1, PS:  4, SP: 2048, DR:  0, AR: 20 | Z !N !C DI | mem[AR]: 0

    t660  | IP -> AR                      | AC:  0, IP: 39, CR:  LD 1, PS:  4, SP: 2048, DR:  0, AR: 39 | Z !N !C DI | mem[AR]: JZ 45
    t661  | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 40, CR:  LD 1, PS:  4, SP: 2048, DR: 45, AR: 39 | Z !N !C DI | mem[AR]: JZ 45
    t662  | DR -> CR                      | AC:  0, IP: 40, CR:  JZ 45, PS:  4, SP: 2048, DR: 45, AR: 39 | Z !N !C DI | mem[AR]: JZ 45
    t663  | DR -> IP                      | AC:  0, IP: 45, CR:  JZ 45, PS:  4, SP: 2048, DR: 45, AR: 39 | Z !N !C DI | mem[AR]: JZ 45

    t664  | IP -> AR                      | AC:  0, IP: 45, CR:  JZ 45, PS:  4, SP: 2048, DR: 45, AR: 45 | Z !N !C DI | mem[AR]: LD 36
    t665  | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 46, CR:  JZ 45, PS:  4, SP: 2048, DR: 36, AR: 45 | Z !N !C DI | mem[AR]: LD 36
    t666  | DR -> CR                      | AC:  0, IP: 46, CR:  LD 36, PS:  4, SP: 2048, DR: 36, AR: 45 | Z !N !C DI | mem[AR]: LD 36
    t667  | DR -> AR                      | AC:  0, IP: 46, CR:  LD 36, PS:  4, SP: 2048, DR: 36, AR: 36 | Z !N !C DI | mem[AR]: 10
    t668  | mem[AR] -> DR                 | AC:  0, IP: 46, CR:  LD 36, PS:  4, SP: 2048, DR: 10, AR: 36 | Z !N !C DI | mem[AR]: 10
    t669  | DR -> AC                      | AC: 10, IP: 46, CR:  LD 36, PS:  0, SP: 2048, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t670  | IP -> AR                      | AC: 10, IP: 46, CR:  LD 36, PS:  0, SP: 2048, DR: 10, AR: 46 | !Z !N !C DI | mem[AR]: OUT 34
    t671  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 47, CR:  LD 36, PS:  0, SP: 2048, DR: 34, AR: 46 | !Z !N !C DI | mem[AR]: OUT 34
    t672  | DR -> CR                      | AC: 10, IP: 47, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 46 | !Z !N !C DI | mem[AR]: OUT 34
    t673  | AC -> OUT                     | AC: 10, IP: 47, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 46 | !Z !N !C DI | mem[AR]: OUT 34

    t674  | IP -> AR                      | AC: 10, IP: 47, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 47 | !Z !N !C DI | mem[AR]: EI
    t675  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 48, CR: OUT 34, PS:  0, SP: 2048, DR:  0, AR: 47 | !Z !N !C DI | mem[AR]: EI
    t676  | DR -> CR                      | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2048, DR:  0, AR: 47 | !Z !N !C DI | mem[AR]: EI
    t677  | 1 -> PS[EI]                   | AC: 10, IP: 48, CR:    EI, PS: 32, SP: 2048, DR:  0, AR: 47 | !Z !N !C EI | mem[AR]: EI
    t678  | 0 -> PS[EI]                   | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2048, DR:  0, AR: 47 | !Z !N !C DI | mem[AR]: EI
    t679  | SP - 1 -> SP                  | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2047, DR:  0, AR: 47 | !Z !N !C DI | mem[AR]: EI
    t680  | SP -> AR                      | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: 0
    t681  | IP -> DR                      | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: 0
    t682  | DR -> mem[AR]                 | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t683  | SP - 1 -> SP                  | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t684  | SP -> AR                      | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t685  | PS -> DR                      | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t686  | DR -> mem[AR]                 | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t687  | intVec -> AR                  | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t688  | mem[AR] -> DR                 | AC: 10, IP: 48, CR:    EI, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t689  | DR -> IP                      | AC: 10, IP: 68, CR:    EI, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t690  | IP -> AR                      | AC: 10, IP: 68, CR:    EI, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t691  | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 69, CR:    EI, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t692  | DR -> CR                      | AC: 10, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t693  | IN -> AC                      | AC: 80, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t694  | IP -> AR                      | AC: 80, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t695  | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t696  | DR -> CR                      | AC: 80, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t697  | DR -> AR                      | AC: 80, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t698  | mem[AR] -> DR                 | AC: 80, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t699  | AC - DR -> NZC                | AC: 80, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t700  | IP -> AR                      | AC: 80, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t701  | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 71, CR: CMP 36, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t702  | DR -> CR                      | AC: 80, IP: 71, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t703  | DR -> IP                      | AC: 80, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75

    t704  | IP -> AR                      | AC: 80, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t705  | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 76, CR: JNZ 75, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t706  | DR -> CR                      | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t707  | DR -> AR                      | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t708  | mem[AR] -> DR                 | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 82, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t709  | DR -> AR                      | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 82, AR: 82 | !Z !N !C DI | mem[AR]: 0
    t710  | mem[AR] -> DR                 | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 82 | !Z !N !C DI | mem[AR]: 0
    t711  | AC -> DR                      | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 80, AR: 82 | !Z !N !C DI | mem[AR]: 0
    t712  | DR -> mem[AR]                 | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 80, AR: 82 | !Z !N !C DI | mem[AR]: 'P'

    t713  | IP -> AR                      | AC: 80, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 80, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t714  | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 77, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t715  | DR -> CR                      | AC: 80, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t716  | DR -> AR                      | AC: 80, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t717  | mem[AR] -> DR                 | AC: 80, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 82, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t718  | DR -> AC                      | AC: 82, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 82, AR: 81 | !Z !N !C DI | mem[AR]: 82

    t719  | IP -> AR                      | AC: 82, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 82, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t720  | IP + 1 -> IP; mem[AR] -> DR   | AC: 82, IP: 78, CR:  LD 81, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t721  | DR -> CR                      | AC: 82, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t722  | AC + 1 -> AC                  | AC: 83, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC

    t723  | IP -> AR                      | AC: 83, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t724  | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 79, CR:   INC, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t725  | DR -> CR                      | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t726  | DR -> AR                      | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t727  | mem[AR] -> DR                 | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 82, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t728  | AC -> DR                      | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 82
    t729  | DR -> mem[AR]                 | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 83

    t730  | IP -> AR                      | AC: 83, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t731  | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 80, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t732  | DR -> CR                      | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t733  | SP -> AR                      | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t734  | mem[AR] -> DR; SP + 1 -> SP   | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t735  | DR -> PS                      | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t736  | SP -> AR                      | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t737  | mem[AR] -> DR; SP + 1 -> SP   | AC: 83, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t738  | DR -> IP                      | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t739  | 1 -> PS[EI]                   | AC: 83, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48
    t740  | 0 -> PS[EI]                   | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t741  | SP - 1 -> SP                  | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t742  | SP -> AR                      | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t743  | IP -> DR                      | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t744  | DR -> mem[AR]                 | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t745  | SP - 1 -> SP                  | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t746  | SP -> AR                      | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t747  | PS -> DR                      | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t748  | DR -> mem[AR]                 | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t749  | intVec -> AR                  | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t750  | mem[AR] -> DR                 | AC: 83, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t751  | DR -> IP                      | AC: 83, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t752  | IP -> AR                      | AC: 83, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t753  | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 69, CR:  IRET, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t754  | DR -> CR                      | AC: 83, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t755  | IN -> AC                      | AC: 97, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t756  | IP -> AR                      | AC: 97, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t757  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t758  | DR -> CR                      | AC: 97, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t759  | DR -> AR                      | AC: 97, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t760  | mem[AR] -> DR                 | AC: 97, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t761  | AC - DR -> NZC                | AC: 97, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t762  | IP -> AR                      | AC: 97, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t763  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 71, CR: CMP 36, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t764  | DR -> CR                      | AC: 97, IP: 71, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t765  | DR -> IP                      | AC: 97, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75

    t766  | IP -> AR                      | AC: 97, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t767  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 76, CR: JNZ 75, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t768  | DR -> CR                      | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t769  | DR -> AR                      | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t770  | mem[AR] -> DR                 | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t771  | DR -> AR                      | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 83 | !Z !N !C DI | mem[AR]: 0
    t772  | mem[AR] -> DR                 | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 83 | !Z !N !C DI | mem[AR]: 0
    t773  | AC -> DR                      | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 97, AR: 83 | !Z !N !C DI | mem[AR]: 0
    t774  | DR -> mem[AR]                 | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 97, AR: 83 | !Z !N !C DI | mem[AR]: 'a'

    t775  | IP -> AR                      | AC: 97, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 97, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t776  | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 77, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t777  | DR -> CR                      | AC: 97, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t778  | DR -> AR                      | AC: 97, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t779  | mem[AR] -> DR                 | AC: 97, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t780  | DR -> AC                      | AC: 83, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 83

    t781  | IP -> AR                      | AC: 83, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 83, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t782  | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 78, CR:  LD 81, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t783  | DR -> CR                      | AC: 83, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t784  | AC + 1 -> AC                  | AC: 84, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC

    t785  | IP -> AR                      | AC: 84, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t786  | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 79, CR:   INC, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t787  | DR -> CR                      | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t788  | DR -> AR                      | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t789  | mem[AR] -> DR                 | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 83, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t790  | AC -> DR                      | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 83
    t791  | DR -> mem[AR]                 | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 84

    t792  | IP -> AR                      | AC: 84, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t793  | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 80, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t794  | DR -> CR                      | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t795  | SP -> AR                      | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t796  | mem[AR] -> DR; SP + 1 -> SP   | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t797  | DR -> PS                      | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t798  | SP -> AR                      | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t799  | mem[AR] -> DR; SP + 1 -> SP   | AC: 84, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t800  | DR -> IP                      | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t801  | 1 -> PS[EI]                   | AC: 84, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48
    t802  | 0 -> PS[EI]                   | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t803  | SP - 1 -> SP                  | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t804  | SP -> AR                      | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t805  | IP -> DR                      | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t806  | DR -> mem[AR]                 | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t807  | SP - 1 -> SP                  | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t808  | SP -> AR                      | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t809  | PS -> DR                      | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t810  | DR -> mem[AR]                 | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t811  | intVec -> AR                  | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t812  | mem[AR] -> DR                 | AC: 84, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t813  | DR -> IP                      | AC: 84, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t814  | IP -> AR                      | AC: 84, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t815  | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 69, CR:  IRET, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t816  | DR -> CR                      | AC: 84, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t817  | IN -> AC                      | AC: 118, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t818  | IP -> AR                      | AC: 118, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t819  | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t820  | DR -> CR                      | AC: 118, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t821  | DR -> AR                      | AC: 118, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t822  | mem[AR] -> DR                 | AC: 118, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t823  | AC - DR -> NZC                | AC: 118, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t824  | IP -> AR                      | AC: 118, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t825  | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 71, CR: CMP 36, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t826  | DR -> CR                      | AC: 118, IP: 71, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t827  | DR -> IP                      | AC: 118, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75

    t828  | IP -> AR                      | AC: 118, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t829  | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 76, CR: JNZ 75, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t830  | DR -> CR                      | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t831  | DR -> AR                      | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t832  | mem[AR] -> DR                 | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t833  | DR -> AR                      | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 84 | !Z !N !C DI | mem[AR]: 0
    t834  | mem[AR] -> DR                 | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 84 | !Z !N !C DI | mem[AR]: 0
    t835  | AC -> DR                      | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 118, AR: 84 | !Z !N !C DI | mem[AR]: 0
    t836  | DR -> mem[AR]                 | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 118, AR: 84 | !Z !N !C DI | mem[AR]: 'v'

    t837  | IP -> AR                      | AC: 118, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 118, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t838  | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 77, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t839  | DR -> CR                      | AC: 118, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t840  | DR -> AR                      | AC: 118, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t841  | mem[AR] -> DR                 | AC: 118, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t842  | DR -> AC                      | AC: 84, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 84

    t843  | IP -> AR                      | AC: 84, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 84, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t844  | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 78, CR:  LD 81, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t845  | DR -> CR                      | AC: 84, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t846  | AC + 1 -> AC                  | AC: 85, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC

    t847  | IP -> AR                      | AC: 85, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t848  | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 79, CR:   INC, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t849  | DR -> CR                      | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t850  | DR -> AR                      | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t851  | mem[AR] -> DR                 | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 84, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t852  | AC -> DR                      | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 84
    t853  | DR -> mem[AR]                 | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 85

    t854  | IP -> AR                      | AC: 85, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t855  | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 80, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t856  | DR -> CR                      | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t857  | SP -> AR                      | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t858  | mem[AR] -> DR; SP + 1 -> SP   | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t859  | DR -> PS                      | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t860  | SP -> AR                      | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t861  | mem[AR] -> DR; SP + 1 -> SP   | AC: 85, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t862  | DR -> IP                      | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t863  | 1 -> PS[EI]                   | AC: 85, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48
    t864  | 0 -> PS[EI]                   | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t865  | SP - 1 -> SP                  | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t866  | SP -> AR                      | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t867  | IP -> DR                      | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t868  | DR -> mem[AR]                 | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t869  | SP - 1 -> SP                  | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t870  | SP -> AR                      | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t871  | PS -> DR                      | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t872  | DR -> mem[AR]                 | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t873  | intVec -> AR                  | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t874  | mem[AR] -> DR                 | AC: 85, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t875  | DR -> IP                      | AC: 85, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t876  | IP -> AR                      | AC: 85, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t877  | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 69, CR:  IRET, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t878  | DR -> CR                      | AC: 85, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t879  | IN -> AC                      | AC: 101, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t880  | IP -> AR                      | AC: 101, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t881  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t882  | DR -> CR                      | AC: 101, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t883  | DR -> AR                      | AC: 101, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t884  | mem[AR] -> DR                 | AC: 101, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t885  | AC - DR -> NZC                | AC: 101, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t886  | IP -> AR                      | AC: 101, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t887  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 71, CR: CMP 36, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t888  | DR -> CR                      | AC: 101, IP: 71, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t889  | DR -> IP                      | AC: 101, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75

    t890  | IP -> AR                      | AC: 101, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t891  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 76, CR: JNZ 75, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t892  | DR -> CR                      | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t893  | DR -> AR                      | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t894  | mem[AR] -> DR                 | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t895  | DR -> AR                      | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 85 | !Z !N !C DI | mem[AR]: 0
    t896  | mem[AR] -> DR                 | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 85 | !Z !N !C DI | mem[AR]: 0
    t897  | AC -> DR                      | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 101, AR: 85 | !Z !N !C DI | mem[AR]: 0
    t898  | DR -> mem[AR]                 | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 101, AR: 85 | !Z !N !C DI | mem[AR]: 'e'

    t899  | IP -> AR                      | AC: 101, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 101, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t900  | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 77, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t901  | DR -> CR                      | AC: 101, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t902  | DR -> AR                      | AC: 101, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t903  | mem[AR] -> DR                 | AC: 101, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t904  | DR -> AC                      | AC: 85, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 85

    t905  | IP -> AR                      | AC: 85, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 85, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t906  | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 78, CR:  LD 81, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t907  | DR -> CR                      | AC: 85, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t908  | AC + 1 -> AC                  | AC: 86, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC

    t909  | IP -> AR                      | AC: 86, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t910  | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 79, CR:   INC, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t911  | DR -> CR                      | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t912  | DR -> AR                      | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t913  | mem[AR] -> DR                 | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 85, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t914  | AC -> DR                      | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 85
    t915  | DR -> mem[AR]                 | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 86

    t916  | IP -> AR                      | AC: 86, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t917  | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 80, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t918  | DR -> CR                      | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t919  | SP -> AR                      | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t920  | mem[AR] -> DR; SP + 1 -> SP   | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t921  | DR -> PS                      | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t922  | SP -> AR                      | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t923  | mem[AR] -> DR; SP + 1 -> SP   | AC: 86, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t924  | DR -> IP                      | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t925  | 1 -> PS[EI]                   | AC: 86, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48
    t926  | 0 -> PS[EI]                   | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t927  | SP - 1 -> SP                  | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t928  | SP -> AR                      | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t929  | IP -> DR                      | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t930  | DR -> mem[AR]                 | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t931  | SP - 1 -> SP                  | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t932  | SP -> AR                      | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t933  | PS -> DR                      | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t934  | DR -> mem[AR]                 | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t935  | intVec -> AR                  | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t936  | mem[AR] -> DR                 | AC: 86, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t937  | DR -> IP                      | AC: 86, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t938  | IP -> AR                      | AC: 86, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t939  | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 69, CR:  IRET, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t940  | DR -> CR                      | AC: 86, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t941  | IN -> AC                      | AC: 108, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t942  | IP -> AR                      | AC: 108, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t943  | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t944  | DR -> CR                      | AC: 108, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t945  | DR -> AR                      | AC: 108, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t946  | mem[AR] -> DR                 | AC: 108, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t947  | AC - DR -> NZC                | AC: 108, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10

    t948  | IP -> AR                      | AC: 108, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t949  | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 71, CR: CMP 36, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t950  | DR -> CR                      | AC: 108, IP: 71, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75
    t951  | DR -> IP                      | AC: 108, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 70 | !Z !N !C DI | mem[AR]: JNZ 75

    t952  | IP -> AR                      | AC: 108, IP: 75, CR: JNZ 75, PS:  0, SP: 2046, DR: 75, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t953  | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 76, CR: JNZ 75, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t954  | DR -> CR                      | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 75 | !Z !N !C DI | mem[AR]: ST 81
    t955  | DR -> AR                      | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t956  | mem[AR] -> DR                 | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t957  | DR -> AR                      | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 86 | !Z !N !C DI | mem[AR]: 0
    t958  | mem[AR] -> DR                 | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 86 | !Z !N !C DI | mem[AR]: 0
    t959  | AC -> DR                      | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 108, AR: 86 | !Z !N !C DI | mem[AR]: 0
    t960  | DR -> mem[AR]                 | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 108, AR: 86 | !Z !N !C DI | mem[AR]: 'l'

    t961  | IP -> AR                      | AC: 108, IP: 76, CR:  ST 81, PS:  0, SP: 2046, DR: 108, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t962  | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 77, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t963  | DR -> CR                      | AC: 108, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 76 | !Z !N !C DI | mem[AR]: LD 81
    t964  | DR -> AR                      | AC: 108, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t965  | mem[AR] -> DR                 | AC: 108, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t966  | DR -> AC                      | AC: 86, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 86

    t967  | IP -> AR                      | AC: 86, IP: 77, CR:  LD 81, PS:  0, SP: 2046, DR: 86, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t968  | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 78, CR:  LD 81, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t969  | DR -> CR                      | AC: 86, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC
    t970  | AC + 1 -> AC                  | AC: 87, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 77 | !Z !N !C DI | mem[AR]: INC

    t971  | IP -> AR                      | AC: 87, IP: 78, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t972  | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 79, CR:   INC, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t973  | DR -> CR                      | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 78 | !Z !N !C DI | mem[AR]: ST 81
    t974  | DR -> AR                      | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 81, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t975  | mem[AR] -> DR                 | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 86, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t976  | AC -> DR                      | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 87, AR: 81 | !Z !N !C DI | mem[AR]: 86
    t977  | DR -> mem[AR]                 | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 87, AR: 81 | !Z !N !C DI | mem[AR]: 87

    t978  | IP -> AR                      | AC: 87, IP: 79, CR:  ST 81, PS:  0, SP: 2046, DR: 87, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t979  | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 80, CR:  ST 81, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t980  | DR -> CR                      | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t981  | SP -> AR                      | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t982  | mem[AR] -> DR; SP + 1 -> SP   | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t983  | DR -> PS                      | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t984  | SP -> AR                      | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t985  | mem[AR] -> DR; SP + 1 -> SP   | AC: 87, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t986  | DR -> IP                      | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t987  | 1 -> PS[EI]                   | AC: 87, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48
    t988  | 0 -> PS[EI]                   | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t989  | SP - 1 -> SP                  | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t990  | SP -> AR                      | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t991  | IP -> DR                      | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t992  | DR -> mem[AR]                 | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2047, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t993  | SP - 1 -> SP                  | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t994  | SP -> AR                      | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 48, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t995  | PS -> DR                      | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t996  | DR -> mem[AR]                 | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t997  | intVec -> AR                  | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t998  | mem[AR] -> DR                 | AC: 87, IP: 48, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t999  | DR -> IP                      | AC: 87, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR:  0 | !Z !N !C DI | mem[AR]: 68
    t1000 | IP -> AR                      | AC: 87, IP: 68, CR:  IRET, PS:  0, SP: 2046, DR: 68, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t1001 | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 69, CR:  IRET, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t1002 | DR -> CR                      | AC: 87, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33
    t1003 | IN -> AC                      | AC: 10, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 68 | !Z !N !C DI | mem[AR]: IN 33

    t1004 | IP -> AR                      | AC: 10, IP: 69, CR:  IN 33, PS:  0, SP: 2046, DR: 33, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t1005 | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 70, CR:  IN 33, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t1006 | DR -> CR                      | AC: 10, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 69 | !Z !N !C DI | mem[AR]: CMP 36
    t1007 | DR -> AR                      | AC: 10, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 36, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t1008 | mem[AR] -> DR                 | AC: 10, IP: 70, CR: CMP 36, PS:  0, SP: 2046, DR: 10, AR: 36 | !Z !N !C DI | mem[AR]: 10
    t1009 | AC - DR -> NZC                | AC: 10, IP: 70, CR: CMP 36, PS:  4, SP: 2046, DR: 10, AR: 36 | Z !N !C DI | mem[AR]: 10

    t1010 | IP -> AR                      | AC: 10, IP: 70, CR: CMP 36, PS:  4, SP: 2046, DR: 10, AR: 70 | Z !N !C DI | mem[AR]: JNZ 75
    t1011 | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 71, CR: CMP 36, PS:  4, SP: 2046, DR: 75, AR: 70 | Z !N !C DI | mem[AR]: JNZ 75
    t1012 | DR -> CR                      | AC: 10, IP: 71, CR: JNZ 75, PS:  4, SP: 2046, DR: 75, AR: 70 | Z !N !C DI | mem[AR]: JNZ 75

    t1013 | IP -> AR                      | AC: 10, IP: 71, CR: JNZ 75, PS:  4, SP: 2046, DR: 75, AR: 71 | Z !N !C DI | mem[AR]: LD 35
    t1014 | IP + 1 -> IP; mem[AR] -> DR   | AC: 10, IP: 72, CR: JNZ 75, PS:  4, SP: 2046, DR: 35, AR: 71 | Z !N !C DI | mem[AR]: LD 35
    t1015 | DR -> CR                      | AC: 10, IP: 72, CR:  LD 35, PS:  4, SP: 2046, DR: 35, AR: 71 | Z !N !C DI | mem[AR]: LD 35
    t1016 | DR -> AR                      | AC: 10, IP: 72, CR:  LD 35, PS:  4, SP: 2046, DR: 35, AR: 35 | Z !N !C DI | mem[AR]: 0
    t1017 | mem[AR] -> DR                 | AC: 10, IP: 72, CR:  LD 35, PS:  4, SP: 2046, DR:  0, AR: 35 | Z !N !C DI | mem[AR]: 0
    t1018 | DR -> AC                      | AC:  0, IP: 72, CR:  LD 35, PS:  4, SP: 2046, DR:  0, AR: 35 | Z !N !C DI | mem[AR]: 0

    t1019 | IP -> AR                      | AC:  0, IP: 72, CR:  LD 35, PS:  4, SP: 2046, DR:  0, AR: 72 | Z !N !C DI | mem[AR]: INC
    t1020 | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 73, CR:  LD 35, PS:  4, SP: 2046, DR:  0, AR: 72 | Z !N !C DI | mem[AR]: INC
    t1021 | DR -> CR                      | AC:  0, IP: 73, CR:   INC, PS:  4, SP: 2046, DR:  0, AR: 72 | Z !N !C DI | mem[AR]: INC
    t1022 | AC + 1 -> AC                  | AC:  1, IP: 73, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 72 | !Z !N !C DI | mem[AR]: INC

    t1023 | IP -> AR                      | AC:  1, IP: 73, CR:   INC, PS:  0, SP: 2046, DR:  0, AR: 73 | !Z !N !C DI | mem[AR]: ST 35
    t1024 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 74, CR:   INC, PS:  0, SP: 2046, DR: 35, AR: 73 | !Z !N !C DI | mem[AR]: ST 35
    t1025 | DR -> CR                      | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR: 35, AR: 73 | !Z !N !C DI | mem[AR]: ST 35
    t1026 | DR -> AR                      | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR: 35, AR: 35 | !Z !N !C DI | mem[AR]: 0
    t1027 | mem[AR] -> DR                 | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR:  0, AR: 35 | !Z !N !C DI | mem[AR]: 0
    t1028 | AC -> DR                      | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR:  1, AR: 35 | !Z !N !C DI | mem[AR]: 0
    t1029 | DR -> mem[AR]                 | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR:  1, AR: 35 | !Z !N !C DI | mem[AR]: 1

    t1030 | IP -> AR                      | AC:  1, IP: 74, CR:  ST 35, PS:  0, SP: 2046, DR:  1, AR: 74 | !Z !N !C DI | mem[AR]: JMP 79
    t1031 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 75, CR:  ST 35, PS:  0, SP: 2046, DR: 79, AR: 74 | !Z !N !C DI | mem[AR]: JMP 79
    t1032 | DR -> CR                      | AC:  1, IP: 75, CR: JMP 79, PS:  0, SP: 2046, DR: 79, AR: 74 | !Z !N !C DI | mem[AR]: JMP 79
    t1033 | DR -> IP                      | AC:  1, IP: 79, CR: JMP 79, PS:  0, SP: 2046, DR: 79, AR: 74 | !Z !N !C DI | mem[AR]: JMP 79

    t1034 | IP -> AR                      | AC:  1, IP: 79, CR: JMP 79, PS:  0, SP: 2046, DR: 79, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t1035 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 80, CR: JMP 79, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t1036 | DR -> CR                      | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 79 | !Z !N !C DI | mem[AR]: IRET
    t1037 | SP -> AR                      | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2046, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t1038 | mem[AR] -> DR; SP + 1 -> SP   | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t1039 | DR -> PS                      | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2046 | !Z !N !C DI | mem[AR]: 0
    t1040 | SP -> AR                      | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2047, DR:  0, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t1041 | mem[AR] -> DR; SP + 1 -> SP   | AC:  1, IP: 80, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t1042 | DR -> IP                      | AC:  1, IP: 48, CR:  IRET, PS:  0, SP: 2048, DR: 48, AR: 2047 | !Z !N !C DI | mem[AR]: JZ 48
    t1043 | 1 -> PS[EI]                   | AC:  1, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 2047 | !Z !N !C EI | mem[AR]: JZ 48

    t1044 | IP -> AR                      | AC:  1, IP: 48, CR:  IRET, PS: 32, SP: 2048, DR: 48, AR: 48 | !Z !N !C EI | mem[AR]: LD 35
    t1045 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 49, CR:  IRET, PS: 32, SP: 2048, DR: 35, AR: 48 | !Z !N !C EI | mem[AR]: LD 35
    t1046 | DR -> CR                      | AC:  1, IP: 49, CR:  LD 35, PS: 32, SP: 2048, DR: 35, AR: 48 | !Z !N !C EI | mem[AR]: LD 35
    t1047 | DR -> AR                      | AC:  1, IP: 49, CR:  LD 35, PS: 32, SP: 2048, DR: 35, AR: 35 | !Z !N !C EI | mem[AR]: 1
    t1048 | mem[AR] -> DR                 | AC:  1, IP: 49, CR:  LD 35, PS: 32, SP: 2048, DR:  1, AR: 35 | !Z !N !C EI | mem[AR]: 1
    t1049 | DR -> AC                      | AC:  1, IP: 49, CR:  LD 35, PS: 32, SP: 2048, DR:  1, AR: 35 | !Z !N !C EI | mem[AR]: 1

    t1050 | IP -> AR                      | AC:  1, IP: 49, CR:  LD 35, PS: 32, SP: 2048, DR:  1, AR: 49 | !Z !N !C EI | mem[AR]: JZ 48
    t1051 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 50, CR:  LD 35, PS: 32, SP: 2048, DR: 48, AR: 49 | !Z !N !C EI | mem[AR]: JZ 48
    t1052 | DR -> CR                      | AC:  1, IP: 50, CR:  JZ 48, PS: 32, SP: 2048, DR: 48, AR: 49 | !Z !N !C EI | mem[AR]: JZ 48

    t1053 | IP -> AR                      | AC:  1, IP: 50, CR:  JZ 48, PS: 32, SP: 2048, DR: 48, AR: 50 | !Z !N !C EI | mem[AR]: DI
    t1054 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 51, CR:  JZ 48, PS: 32, SP: 2048, DR:  0, AR: 50 | !Z !N !C EI | mem[AR]: DI
    t1055 | DR -> CR                      | AC:  1, IP: 51, CR:    DI, PS: 32, SP: 2048, DR:  0, AR: 50 | !Z !N !C EI | mem[AR]: DI
    t1056 | 0 -> PS[EI]                   | AC:  1, IP: 51, CR:    DI, PS:  0, SP: 2048, DR:  0, AR: 50 | !Z !N !C DI | mem[AR]: DI

    t1057 | IP -> AR                      | AC:  1, IP: 51, CR:    DI, PS:  0, SP: 2048, DR:  0, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1058 | IP + 1 -> IP; mem[AR] -> DR   | AC:  1, IP: 52, CR:    DI, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1059 | DR -> CR                      | AC:  1, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1060 | DR -> AR                      | AC:  1, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1061 | mem[AR] -> DR                 | AC:  1, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 22, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1062 | DR -> AR                      | AC:  1, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 22, AR: 22 | !Z !N !C DI | mem[AR]: 'H'
    t1063 | mem[AR] -> DR                 | AC:  1, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 72, AR: 22 | !Z !N !C DI | mem[AR]: 'H'
    t1064 | DR -> AC                      | AC: 72, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 72, AR: 22 | !Z !N !C DI | mem[AR]: 'H'

    t1065 | IP -> AR                      | AC: 72, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 72, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1066 | IP + 1 -> IP; mem[AR] -> DR   | AC: 72, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1067 | DR -> CR                      | AC: 72, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1068 | IP -> AR                      | AC: 72, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1069 | IP + 1 -> IP; mem[AR] -> DR   | AC: 72, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1070 | DR -> CR                      | AC: 72, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1071 | AC -> OUT                     | AC: 72, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1072 | IP -> AR                      | AC: 72, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1073 | IP + 1 -> IP; mem[AR] -> DR   | AC: 72, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1074 | DR -> CR                      | AC: 72, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1075 | DR -> AR                      | AC: 72, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1076 | mem[AR] -> DR                 | AC: 72, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 22, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1077 | DR -> AC                      | AC: 22, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 22, AR: 21 | !Z !N !C DI | mem[AR]: 22

    t1078 | IP -> AR                      | AC: 22, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 22, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1079 | IP + 1 -> IP; mem[AR] -> DR   | AC: 22, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1080 | DR -> CR                      | AC: 22, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1081 | AC + 1 -> AC                  | AC: 23, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1082 | IP -> AR                      | AC: 23, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1083 | IP + 1 -> IP; mem[AR] -> DR   | AC: 23, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1084 | DR -> CR                      | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1085 | DR -> AR                      | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1086 | mem[AR] -> DR                 | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 22, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1087 | AC -> DR                      | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 22
    t1088 | DR -> mem[AR]                 | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 23

    t1089 | IP -> AR                      | AC: 23, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 23, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1090 | IP + 1 -> IP; mem[AR] -> DR   | AC: 23, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1091 | DR -> CR                      | AC: 23, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1092 | DR -> IP                      | AC: 23, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1093 | IP -> AR                      | AC: 23, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1094 | IP + 1 -> IP; mem[AR] -> DR   | AC: 23, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1095 | DR -> CR                      | AC: 23, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1096 | DR -> AR                      | AC: 23, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1097 | mem[AR] -> DR                 | AC: 23, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1098 | DR -> AR                      | AC: 23, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 23, AR: 23 | !Z !N !C DI | mem[AR]: 'e'
    t1099 | mem[AR] -> DR                 | AC: 23, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 101, AR: 23 | !Z !N !C DI | mem[AR]: 'e'
    t1100 | DR -> AC                      | AC: 101, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 101, AR: 23 | !Z !N !C DI | mem[AR]: 'e'

    t1101 | IP -> AR                      | AC: 101, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 101, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1102 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1103 | DR -> CR                      | AC: 101, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1104 | IP -> AR                      | AC: 101, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1105 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1106 | DR -> CR                      | AC: 101, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1107 | AC -> OUT                     | AC: 101, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1108 | IP -> AR                      | AC: 101, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1109 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1110 | DR -> CR                      | AC: 101, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1111 | DR -> AR                      | AC: 101, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1112 | mem[AR] -> DR                 | AC: 101, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1113 | DR -> AC                      | AC: 23, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 23

    t1114 | IP -> AR                      | AC: 23, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 23, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1115 | IP + 1 -> IP; mem[AR] -> DR   | AC: 23, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1116 | DR -> CR                      | AC: 23, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1117 | AC + 1 -> AC                  | AC: 24, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1118 | IP -> AR                      | AC: 24, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1119 | IP + 1 -> IP; mem[AR] -> DR   | AC: 24, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1120 | DR -> CR                      | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1121 | DR -> AR                      | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1122 | mem[AR] -> DR                 | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 23, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1123 | AC -> DR                      | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 23
    t1124 | DR -> mem[AR]                 | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 24

    t1125 | IP -> AR                      | AC: 24, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 24, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1126 | IP + 1 -> IP; mem[AR] -> DR   | AC: 24, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1127 | DR -> CR                      | AC: 24, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1128 | DR -> IP                      | AC: 24, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1129 | IP -> AR                      | AC: 24, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1130 | IP + 1 -> IP; mem[AR] -> DR   | AC: 24, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1131 | DR -> CR                      | AC: 24, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1132 | DR -> AR                      | AC: 24, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1133 | mem[AR] -> DR                 | AC: 24, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1134 | DR -> AR                      | AC: 24, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 24, AR: 24 | !Z !N !C DI | mem[AR]: 'l'
    t1135 | mem[AR] -> DR                 | AC: 24, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 24 | !Z !N !C DI | mem[AR]: 'l'
    t1136 | DR -> AC                      | AC: 108, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 24 | !Z !N !C DI | mem[AR]: 'l'

    t1137 | IP -> AR                      | AC: 108, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1138 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1139 | DR -> CR                      | AC: 108, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1140 | IP -> AR                      | AC: 108, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1141 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1142 | DR -> CR                      | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1143 | AC -> OUT                     | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1144 | IP -> AR                      | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1145 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1146 | DR -> CR                      | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1147 | DR -> AR                      | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1148 | mem[AR] -> DR                 | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1149 | DR -> AC                      | AC: 24, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 24

    t1150 | IP -> AR                      | AC: 24, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 24, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1151 | IP + 1 -> IP; mem[AR] -> DR   | AC: 24, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1152 | DR -> CR                      | AC: 24, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1153 | AC + 1 -> AC                  | AC: 25, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1154 | IP -> AR                      | AC: 25, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1155 | IP + 1 -> IP; mem[AR] -> DR   | AC: 25, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1156 | DR -> CR                      | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1157 | DR -> AR                      | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1158 | mem[AR] -> DR                 | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 24, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1159 | AC -> DR                      | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 24
    t1160 | DR -> mem[AR]                 | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 25

    t1161 | IP -> AR                      | AC: 25, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 25, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1162 | IP + 1 -> IP; mem[AR] -> DR   | AC: 25, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1163 | DR -> CR                      | AC: 25, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1164 | DR -> IP                      | AC: 25, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1165 | IP -> AR                      | AC: 25, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1166 | IP + 1 -> IP; mem[AR] -> DR   | AC: 25, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1167 | DR -> CR                      | AC: 25, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1168 | DR -> AR                      | AC: 25, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1169 | mem[AR] -> DR                 | AC: 25, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1170 | DR -> AR                      | AC: 25, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 25, AR: 25 | !Z !N !C DI | mem[AR]: 'l'
    t1171 | mem[AR] -> DR                 | AC: 25, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 25 | !Z !N !C DI | mem[AR]: 'l'
    t1172 | DR -> AC                      | AC: 108, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 25 | !Z !N !C DI | mem[AR]: 'l'

    t1173 | IP -> AR                      | AC: 108, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 108, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1174 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1175 | DR -> CR                      | AC: 108, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1176 | IP -> AR                      | AC: 108, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1177 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1178 | DR -> CR                      | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1179 | AC -> OUT                     | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1180 | IP -> AR                      | AC: 108, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1181 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1182 | DR -> CR                      | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1183 | DR -> AR                      | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1184 | mem[AR] -> DR                 | AC: 108, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1185 | DR -> AC                      | AC: 25, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 25

    t1186 | IP -> AR                      | AC: 25, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 25, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1187 | IP + 1 -> IP; mem[AR] -> DR   | AC: 25, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1188 | DR -> CR                      | AC: 25, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1189 | AC + 1 -> AC                  | AC: 26, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1190 | IP -> AR                      | AC: 26, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1191 | IP + 1 -> IP; mem[AR] -> DR   | AC: 26, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1192 | DR -> CR                      | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1193 | DR -> AR                      | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1194 | mem[AR] -> DR                 | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 25, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1195 | AC -> DR                      | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 25
    t1196 | DR -> mem[AR]                 | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 26

    t1197 | IP -> AR                      | AC: 26, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 26, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1198 | IP + 1 -> IP; mem[AR] -> DR   | AC: 26, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1199 | DR -> CR                      | AC: 26, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1200 | DR -> IP                      | AC: 26, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1201 | IP -> AR                      | AC: 26, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1202 | IP + 1 -> IP; mem[AR] -> DR   | AC: 26, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1203 | DR -> CR                      | AC: 26, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1204 | DR -> AR                      | AC: 26, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1205 | mem[AR] -> DR                 | AC: 26, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1206 | DR -> AR                      | AC: 26, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 26, AR: 26 | !Z !N !C DI | mem[AR]: 'o'
    t1207 | mem[AR] -> DR                 | AC: 26, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 111, AR: 26 | !Z !N !C DI | mem[AR]: 'o'
    t1208 | DR -> AC                      | AC: 111, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 111, AR: 26 | !Z !N !C DI | mem[AR]: 'o'

    t1209 | IP -> AR                      | AC: 111, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 111, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1210 | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1211 | DR -> CR                      | AC: 111, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1212 | IP -> AR                      | AC: 111, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1213 | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1214 | DR -> CR                      | AC: 111, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1215 | AC -> OUT                     | AC: 111, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1216 | IP -> AR                      | AC: 111, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1217 | IP + 1 -> IP; mem[AR] -> DR   | AC: 111, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1218 | DR -> CR                      | AC: 111, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1219 | DR -> AR                      | AC: 111, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1220 | mem[AR] -> DR                 | AC: 111, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1221 | DR -> AC                      | AC: 26, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 26

    t1222 | IP -> AR                      | AC: 26, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 26, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1223 | IP + 1 -> IP; mem[AR] -> DR   | AC: 26, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1224 | DR -> CR                      | AC: 26, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1225 | AC + 1 -> AC                  | AC: 27, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1226 | IP -> AR                      | AC: 27, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1227 | IP + 1 -> IP; mem[AR] -> DR   | AC: 27, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1228 | DR -> CR                      | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1229 | DR -> AR                      | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1230 | mem[AR] -> DR                 | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 26, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1231 | AC -> DR                      | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 26
    t1232 | DR -> mem[AR]                 | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 27

    t1233 | IP -> AR                      | AC: 27, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 27, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1234 | IP + 1 -> IP; mem[AR] -> DR   | AC: 27, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1235 | DR -> CR                      | AC: 27, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1236 | DR -> IP                      | AC: 27, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1237 | IP -> AR                      | AC: 27, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1238 | IP + 1 -> IP; mem[AR] -> DR   | AC: 27, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1239 | DR -> CR                      | AC: 27, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1240 | DR -> AR                      | AC: 27, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1241 | mem[AR] -> DR                 | AC: 27, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1242 | DR -> AR                      | AC: 27, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 27, AR: 27 | !Z !N !C DI | mem[AR]: ','
    t1243 | mem[AR] -> DR                 | AC: 27, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 44, AR: 27 | !Z !N !C DI | mem[AR]: ','
    t1244 | DR -> AC                      | AC: 44, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 44, AR: 27 | !Z !N !C DI | mem[AR]: ','

    t1245 | IP -> AR                      | AC: 44, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 44, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1246 | IP + 1 -> IP; mem[AR] -> DR   | AC: 44, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1247 | DR -> CR                      | AC: 44, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1248 | IP -> AR                      | AC: 44, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1249 | IP + 1 -> IP; mem[AR] -> DR   | AC: 44, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1250 | DR -> CR                      | AC: 44, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1251 | AC -> OUT                     | AC: 44, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1252 | IP -> AR                      | AC: 44, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1253 | IP + 1 -> IP; mem[AR] -> DR   | AC: 44, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1254 | DR -> CR                      | AC: 44, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1255 | DR -> AR                      | AC: 44, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1256 | mem[AR] -> DR                 | AC: 44, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1257 | DR -> AC                      | AC: 27, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 27

    t1258 | IP -> AR                      | AC: 27, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 27, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1259 | IP + 1 -> IP; mem[AR] -> DR   | AC: 27, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1260 | DR -> CR                      | AC: 27, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1261 | AC + 1 -> AC                  | AC: 28, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1262 | IP -> AR                      | AC: 28, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1263 | IP + 1 -> IP; mem[AR] -> DR   | AC: 28, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1264 | DR -> CR                      | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1265 | DR -> AR                      | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1266 | mem[AR] -> DR                 | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 27, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1267 | AC -> DR                      | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 27
    t1268 | DR -> mem[AR]                 | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 28

    t1269 | IP -> AR                      | AC: 28, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 28, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1270 | IP + 1 -> IP; mem[AR] -> DR   | AC: 28, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1271 | DR -> CR                      | AC: 28, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1272 | DR -> IP                      | AC: 28, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1273 | IP -> AR                      | AC: 28, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1274 | IP + 1 -> IP; mem[AR] -> DR   | AC: 28, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1275 | DR -> CR                      | AC: 28, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1276 | DR -> AR                      | AC: 28, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1277 | mem[AR] -> DR                 | AC: 28, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1278 | DR -> AR                      | AC: 28, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 28, AR: 28 | !Z !N !C DI | mem[AR]: ' '
    t1279 | mem[AR] -> DR                 | AC: 28, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 32, AR: 28 | !Z !N !C DI | mem[AR]: ' '
    t1280 | DR -> AC                      | AC: 32, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 32, AR: 28 | !Z !N !C DI | mem[AR]: ' '

    t1281 | IP -> AR                      | AC: 32, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 32, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1282 | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 53, CR:  LD 21, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58
    t1283 | DR -> CR                      | AC: 32, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 52 | !Z !N !C DI | mem[AR]: JZ 58

    t1284 | IP -> AR                      | AC: 32, IP: 53, CR:  JZ 58, PS:  0, SP: 2048, DR: 58, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1285 | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 54, CR:  JZ 58, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1286 | DR -> CR                      | AC: 32, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34
    t1287 | AC -> OUT                     | AC: 32, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 53 | !Z !N !C DI | mem[AR]: OUT 34

    t1288 | IP -> AR                      | AC: 32, IP: 54, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1289 | IP + 1 -> IP; mem[AR] -> DR   | AC: 32, IP: 55, CR: OUT 34, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1290 | DR -> CR                      | AC: 32, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 54 | !Z !N !C DI | mem[AR]: LD 21
    t1291 | DR -> AR                      | AC: 32, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1292 | mem[AR] -> DR                 | AC: 32, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1293 | DR -> AC                      | AC: 28, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 28

    t1294 | IP -> AR                      | AC: 28, IP: 55, CR:  LD 21, PS:  0, SP: 2048, DR: 28, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1295 | IP + 1 -> IP; mem[AR] -> DR   | AC: 28, IP: 56, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1296 | DR -> CR                      | AC: 28, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC
    t1297 | AC + 1 -> AC                  | AC: 29, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 55 | !Z !N !C DI | mem[AR]: INC

    t1298 | IP -> AR                      | AC: 29, IP: 56, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1299 | IP + 1 -> IP; mem[AR] -> DR   | AC: 29, IP: 57, CR:   INC, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1300 | DR -> CR                      | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 56 | !Z !N !C DI | mem[AR]: ST 21
    t1301 | DR -> AR                      | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1302 | mem[AR] -> DR                 | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 28, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1303 | AC -> DR                      | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 29, AR: 21 | !Z !N !C DI | mem[AR]: 28
    t1304 | DR -> mem[AR]                 | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 29, AR: 21 | !Z !N !C DI | mem[AR]: 29

    t1305 | IP -> AR                      | AC: 29, IP: 57, CR:  ST 21, PS:  0, SP: 2048, DR: 29, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1306 | IP + 1 -> IP; mem[AR] -> DR   | AC: 29, IP: 58, CR:  ST 21, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1307 | DR -> CR                      | AC: 29, IP: 58, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51
    t1308 | DR -> IP                      | AC: 29, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 57 | !Z !N !C DI | mem[AR]: JMP 51

    t1309 | IP -> AR                      | AC: 29, IP: 51, CR: JMP 51, PS:  0, SP: 2048, DR: 51, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1310 | IP + 1 -> IP; mem[AR] -> DR   | AC: 29, IP: 52, CR: JMP 51, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1311 | DR -> CR                      | AC: 29, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 51 | !Z !N !C DI | mem[AR]: LD 21
    t1312 | DR -> AR                      | AC: 29, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 21, AR: 21 | !Z !N !C DI | mem[AR]: 29
    t1313 | mem[AR] -> DR                 | AC: 29, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 29, AR: 21 | !Z !N !C DI | mem[AR]: 29
    t1314 | DR -> AR                      | AC: 29, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR: 29, AR: 29 | !Z !N !C DI | mem[AR]: 0
    t1315 | mem[AR] -> DR                 | AC: 29, IP: 52, CR:  LD 21, PS:  0, SP: 2048, DR:  0, AR: 29 | !Z !N !C DI | mem[AR]: 0
    t1316 | DR -> AC                      | AC:  0, IP: 52, CR:  LD 21, PS:  4, SP: 2048, DR:  0, AR: 29 | Z !N !C DI | mem[AR]: 0

    t1317 | IP -> AR                      | AC:  0, IP: 52, CR:  LD 21, PS:  4, SP: 2048, DR:  0, AR: 52 | Z !N !C DI | mem[AR]: JZ 58
    t1318 | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 53, CR:  LD 21, PS:  4, SP: 2048, DR: 58, AR: 52 | Z !N !C DI | mem[AR]: JZ 58
    t1319 | DR -> CR                      | AC:  0, IP: 53, CR:  JZ 58, PS:  4, SP: 2048, DR: 58, AR: 52 | Z !N !C DI | mem[AR]: JZ 58
    t1320 | DR -> IP                      | AC:  0, IP: 58, CR:  JZ 58, PS:  4, SP: 2048, DR: 58, AR: 52 | Z !N !C DI | mem[AR]: JZ 58

    t1321 | IP -> AR                      | AC:  0, IP: 58, CR:  JZ 58, PS:  4, SP: 2048, DR: 58, AR: 58 | Z !N !C DI | mem[AR]: LD 80
    t1322 | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 59, CR:  JZ 58, PS:  4, SP: 2048, DR: 80, AR: 58 | Z !N !C DI | mem[AR]: LD 80
    t1323 | DR -> CR                      | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR: 80, AR: 58 | Z !N !C DI | mem[AR]: LD 80
    t1324 | DR -> AR                      | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR: 80, AR: 80 | Z !N !C DI | mem[AR]: 82
    t1325 | mem[AR] -> DR                 | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR: 82, AR: 80 | Z !N !C DI | mem[AR]: 82
    t1326 | DR -> AR                      | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR: 82, AR: 82 | Z !N !C DI | mem[AR]: 'P'
    t1327 | mem[AR] -> DR                 | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR: 80, AR: 82 | Z !N !C DI | mem[AR]: 'P'
    t1328 | DR -> AC                      | AC: 80, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 82 | !Z !N !C DI | mem[AR]: 'P'

    t1329 | IP -> AR                      | AC: 80, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1330 | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 60, CR:  LD 80, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1331 | DR -> CR                      | AC: 80, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65

    t1332 | IP -> AR                      | AC: 80, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1333 | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 61, CR:  JZ 65, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1334 | DR -> CR                      | AC: 80, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1335 | AC -> OUT                     | AC: 80, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34

    t1336 | IP -> AR                      | AC: 80, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1337 | IP + 1 -> IP; mem[AR] -> DR   | AC: 80, IP: 62, CR: OUT 34, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1338 | DR -> CR                      | AC: 80, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1339 | DR -> AR                      | AC: 80, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 82
    t1340 | mem[AR] -> DR                 | AC: 80, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 82, AR: 80 | !Z !N !C DI | mem[AR]: 82
    t1341 | DR -> AC                      | AC: 82, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 82, AR: 80 | !Z !N !C DI | mem[AR]: 82

    t1342 | IP -> AR                      | AC: 82, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 82, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1343 | IP + 1 -> IP; mem[AR] -> DR   | AC: 82, IP: 63, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1344 | DR -> CR                      | AC: 82, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1345 | AC + 1 -> AC                  | AC: 83, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC

    t1346 | IP -> AR                      | AC: 83, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1347 | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 64, CR:   INC, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1348 | DR -> CR                      | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1349 | DR -> AR                      | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 82
    t1350 | mem[AR] -> DR                 | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 82, AR: 80 | !Z !N !C DI | mem[AR]: 82
    t1351 | AC -> DR                      | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 82
    t1352 | DR -> mem[AR]                 | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 83

    t1353 | IP -> AR                      | AC: 83, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 83, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1354 | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 65, CR:  ST 80, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1355 | DR -> CR                      | AC: 83, IP: 65, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1356 | DR -> IP                      | AC: 83, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58

    t1357 | IP -> AR                      | AC: 83, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1358 | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 59, CR: JMP 58, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1359 | DR -> CR                      | AC: 83, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1360 | DR -> AR                      | AC: 83, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1361 | mem[AR] -> DR                 | AC: 83, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1362 | DR -> AR                      | AC: 83, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 83, AR: 83 | !Z !N !C DI | mem[AR]: 'a'
    t1363 | mem[AR] -> DR                 | AC: 83, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 97, AR: 83 | !Z !N !C DI | mem[AR]: 'a'
    t1364 | DR -> AC                      | AC: 97, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 97, AR: 83 | !Z !N !C DI | mem[AR]: 'a'

    t1365 | IP -> AR                      | AC: 97, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 97, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1366 | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 60, CR:  LD 80, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1367 | DR -> CR                      | AC: 97, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65

    t1368 | IP -> AR                      | AC: 97, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1369 | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 61, CR:  JZ 65, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1370 | DR -> CR                      | AC: 97, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1371 | AC -> OUT                     | AC: 97, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34

    t1372 | IP -> AR                      | AC: 97, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1373 | IP + 1 -> IP; mem[AR] -> DR   | AC: 97, IP: 62, CR: OUT 34, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1374 | DR -> CR                      | AC: 97, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1375 | DR -> AR                      | AC: 97, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1376 | mem[AR] -> DR                 | AC: 97, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1377 | DR -> AC                      | AC: 83, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 83

    t1378 | IP -> AR                      | AC: 83, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 83, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1379 | IP + 1 -> IP; mem[AR] -> DR   | AC: 83, IP: 63, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1380 | DR -> CR                      | AC: 83, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1381 | AC + 1 -> AC                  | AC: 84, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC

    t1382 | IP -> AR                      | AC: 84, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1383 | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 64, CR:   INC, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1384 | DR -> CR                      | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1385 | DR -> AR                      | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1386 | mem[AR] -> DR                 | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 83, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1387 | AC -> DR                      | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 83
    t1388 | DR -> mem[AR]                 | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 84

    t1389 | IP -> AR                      | AC: 84, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 84, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1390 | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 65, CR:  ST 80, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1391 | DR -> CR                      | AC: 84, IP: 65, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1392 | DR -> IP                      | AC: 84, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58

    t1393 | IP -> AR                      | AC: 84, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1394 | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 59, CR: JMP 58, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1395 | DR -> CR                      | AC: 84, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1396 | DR -> AR                      | AC: 84, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1397 | mem[AR] -> DR                 | AC: 84, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1398 | DR -> AR                      | AC: 84, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 84, AR: 84 | !Z !N !C DI | mem[AR]: 'v'
    t1399 | mem[AR] -> DR                 | AC: 84, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 118, AR: 84 | !Z !N !C DI | mem[AR]: 'v'
    t1400 | DR -> AC                      | AC: 118, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 118, AR: 84 | !Z !N !C DI | mem[AR]: 'v'

    t1401 | IP -> AR                      | AC: 118, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 118, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1402 | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 60, CR:  LD 80, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1403 | DR -> CR                      | AC: 118, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65

    t1404 | IP -> AR                      | AC: 118, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1405 | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 61, CR:  JZ 65, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1406 | DR -> CR                      | AC: 118, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1407 | AC -> OUT                     | AC: 118, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34

    t1408 | IP -> AR                      | AC: 118, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1409 | IP + 1 -> IP; mem[AR] -> DR   | AC: 118, IP: 62, CR: OUT 34, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1410 | DR -> CR                      | AC: 118, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1411 | DR -> AR                      | AC: 118, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1412 | mem[AR] -> DR                 | AC: 118, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1413 | DR -> AC                      | AC: 84, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 84

    t1414 | IP -> AR                      | AC: 84, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 84, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1415 | IP + 1 -> IP; mem[AR] -> DR   | AC: 84, IP: 63, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1416 | DR -> CR                      | AC: 84, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1417 | AC + 1 -> AC                  | AC: 85, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC

    t1418 | IP -> AR                      | AC: 85, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1419 | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 64, CR:   INC, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1420 | DR -> CR                      | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1421 | DR -> AR                      | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1422 | mem[AR] -> DR                 | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 84, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1423 | AC -> DR                      | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 84
    t1424 | DR -> mem[AR]                 | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 85

    t1425 | IP -> AR                      | AC: 85, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 85, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1426 | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 65, CR:  ST 80, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1427 | DR -> CR                      | AC: 85, IP: 65, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1428 | DR -> IP                      | AC: 85, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58

    t1429 | IP -> AR                      | AC: 85, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1430 | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 59, CR: JMP 58, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1431 | DR -> CR                      | AC: 85, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1432 | DR -> AR                      | AC: 85, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1433 | mem[AR] -> DR                 | AC: 85, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1434 | DR -> AR                      | AC: 85, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 85, AR: 85 | !Z !N !C DI | mem[AR]: 'e'
    t1435 | mem[AR] -> DR                 | AC: 85, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 101, AR: 85 | !Z !N !C DI | mem[AR]: 'e'
    t1436 | DR -> AC                      | AC: 101, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 101, AR: 85 | !Z !N !C DI | mem[AR]: 'e'

    t1437 | IP -> AR                      | AC: 101, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 101, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1438 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 60, CR:  LD 80, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1439 | DR -> CR                      | AC: 101, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65

    t1440 | IP -> AR                      | AC: 101, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1441 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 61, CR:  JZ 65, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1442 | DR -> CR                      | AC: 101, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1443 | AC -> OUT                     | AC: 101, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34

    t1444 | IP -> AR                      | AC: 101, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1445 | IP + 1 -> IP; mem[AR] -> DR   | AC: 101, IP: 62, CR: OUT 34, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1446 | DR -> CR                      | AC: 101, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1447 | DR -> AR                      | AC: 101, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1448 | mem[AR] -> DR                 | AC: 101, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1449 | DR -> AC                      | AC: 85, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 85

    t1450 | IP -> AR                      | AC: 85, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 85, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1451 | IP + 1 -> IP; mem[AR] -> DR   | AC: 85, IP: 63, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1452 | DR -> CR                      | AC: 85, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1453 | AC + 1 -> AC                  | AC: 86, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC

    t1454 | IP -> AR                      | AC: 86, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1455 | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 64, CR:   INC, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1456 | DR -> CR                      | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1457 | DR -> AR                      | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1458 | mem[AR] -> DR                 | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 85, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1459 | AC -> DR                      | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 85
    t1460 | DR -> mem[AR]                 | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 86

    t1461 | IP -> AR                      | AC: 86, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 86, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1462 | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 65, CR:  ST 80, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1463 | DR -> CR                      | AC: 86, IP: 65, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1464 | DR -> IP                      | AC: 86, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58

    t1465 | IP -> AR                      | AC: 86, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1466 | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 59, CR: JMP 58, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1467 | DR -> CR                      | AC: 86, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1468 | DR -> AR                      | AC: 86, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1469 | mem[AR] -> DR                 | AC: 86, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1470 | DR -> AR                      | AC: 86, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 86, AR: 86 | !Z !N !C DI | mem[AR]: 'l'
    t1471 | mem[AR] -> DR                 | AC: 86, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 108, AR: 86 | !Z !N !C DI | mem[AR]: 'l'
    t1472 | DR -> AC                      | AC: 108, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 108, AR: 86 | !Z !N !C DI | mem[AR]: 'l'

    t1473 | IP -> AR                      | AC: 108, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 108, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1474 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 60, CR:  LD 80, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65
    t1475 | DR -> CR                      | AC: 108, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 59 | !Z !N !C DI | mem[AR]: JZ 65

    t1476 | IP -> AR                      | AC: 108, IP: 60, CR:  JZ 65, PS:  0, SP: 2048, DR: 65, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1477 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 61, CR:  JZ 65, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1478 | DR -> CR                      | AC: 108, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34
    t1479 | AC -> OUT                     | AC: 108, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 60 | !Z !N !C DI | mem[AR]: OUT 34

    t1480 | IP -> AR                      | AC: 108, IP: 61, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1481 | IP + 1 -> IP; mem[AR] -> DR   | AC: 108, IP: 62, CR: OUT 34, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1482 | DR -> CR                      | AC: 108, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 61 | !Z !N !C DI | mem[AR]: LD 80
    t1483 | DR -> AR                      | AC: 108, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1484 | mem[AR] -> DR                 | AC: 108, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1485 | DR -> AC                      | AC: 86, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 86

    t1486 | IP -> AR                      | AC: 86, IP: 62, CR:  LD 80, PS:  0, SP: 2048, DR: 86, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1487 | IP + 1 -> IP; mem[AR] -> DR   | AC: 86, IP: 63, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1488 | DR -> CR                      | AC: 86, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC
    t1489 | AC + 1 -> AC                  | AC: 87, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 62 | !Z !N !C DI | mem[AR]: INC

    t1490 | IP -> AR                      | AC: 87, IP: 63, CR:   INC, PS:  0, SP: 2048, DR:  0, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1491 | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 64, CR:   INC, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1492 | DR -> CR                      | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 63 | !Z !N !C DI | mem[AR]: ST 80
    t1493 | DR -> AR                      | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1494 | mem[AR] -> DR                 | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 86, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1495 | AC -> DR                      | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 87, AR: 80 | !Z !N !C DI | mem[AR]: 86
    t1496 | DR -> mem[AR]                 | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 87, AR: 80 | !Z !N !C DI | mem[AR]: 87

    t1497 | IP -> AR                      | AC: 87, IP: 64, CR:  ST 80, PS:  0, SP: 2048, DR: 87, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1498 | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 65, CR:  ST 80, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1499 | DR -> CR                      | AC: 87, IP: 65, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58
    t1500 | DR -> IP                      | AC: 87, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 64 | !Z !N !C DI | mem[AR]: JMP 58

    t1501 | IP -> AR                      | AC: 87, IP: 58, CR: JMP 58, PS:  0, SP: 2048, DR: 58, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1502 | IP + 1 -> IP; mem[AR] -> DR   | AC: 87, IP: 59, CR: JMP 58, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1503 | DR -> CR                      | AC: 87, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 58 | !Z !N !C DI | mem[AR]: LD 80
    t1504 | DR -> AR                      | AC: 87, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 80, AR: 80 | !Z !N !C DI | mem[AR]: 87
    t1505 | mem[AR] -> DR                 | AC: 87, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 87, AR: 80 | !Z !N !C DI | mem[AR]: 87
    t1506 | DR -> AR                      | AC: 87, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR: 87, AR: 87 | !Z !N !C DI | mem[AR]: 0
    t1507 | mem[AR] -> DR                 | AC: 87, IP: 59, CR:  LD 80, PS:  0, SP: 2048, DR:  0, AR: 87 | !Z !N !C DI | mem[AR]: 0
    t1508 | DR -> AC                      | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR:  0, AR: 87 | Z !N !C DI | mem[AR]: 0

    t1509 | IP -> AR                      | AC:  0, IP: 59, CR:  LD 80, PS:  4, SP: 2048, DR:  0, AR: 59 | Z !N !C DI | mem[AR]: JZ 65
    t1510 | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 60, CR:  LD 80, PS:  4, SP: 2048, DR: 65, AR: 59 | Z !N !C DI | mem[AR]: JZ 65
    t1511 | DR -> CR                      | AC:  0, IP: 60, CR:  JZ 65, PS:  4, SP: 2048, DR: 65, AR: 59 | Z !N !C DI | mem[AR]: JZ 65
    t1512 | DR -> IP                      | AC:  0, IP: 65, CR:  JZ 65, PS:  4, SP: 2048, DR: 65, AR: 59 | Z !N !C DI | mem[AR]: JZ 65

    t1513 | IP -> AR                      | AC:  0, IP: 65, CR:  JZ 65, PS:  4, SP: 2048, DR: 65, AR: 65 | Z !N !C DI | mem[AR]: LD 30
    t1514 | IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP: 66, CR:  JZ 65, PS:  4, SP: 2048, DR: 30, AR: 65 | Z !N !C DI | mem[AR]: LD 30
    t1515 | DR -> CR                      | AC:  0, IP: 66, CR:  LD 30, PS:  4, SP: 2048, DR: 30, AR: 65 | Z !N !C DI | mem[AR]: LD 30
    t1516 | DR -> AR                      | AC:  0, IP: 66, CR:  LD 30, PS:  4, SP: 2048, DR: 30, AR: 30 | Z !N !C DI | mem[AR]: 31
    t1517 | mem[AR] -> DR                 | AC:  0, IP: 66, CR:  LD 30, PS:  4, SP: 2048, DR: 31, AR: 30 | Z !N !C DI | mem[AR]: 31
    t1518 | DR -> AR                      | AC:  0, IP: 66, CR:  LD 30, PS:  4, SP: 2048, DR: 31, AR: 31 | Z !N !C DI | mem[AR]: '!'
    t1519 | mem[AR] -> DR                 | AC:  0, IP: 66, CR:  LD 30, PS:  4, SP: 2048, DR: 33, AR: 31 | Z !N !C DI | mem[AR]: '!'
    t1520 | DR -> AC                      | AC: 33, IP: 66, CR:  LD 30, PS:  0, SP: 2048, DR: 33, AR: 31 | !Z !N !C DI | mem[AR]: '!'

    t1521 | IP -> AR                      | AC: 33, IP: 66, CR:  LD 30, PS:  0, SP: 2048, DR: 33, AR: 66 | !Z !N !C DI | mem[AR]: OUT 34
    t1522 | IP + 1 -> IP; mem[AR] -> DR   | AC: 33, IP: 67, CR:  LD 30, PS:  0, SP: 2048, DR: 34, AR: 66 | !Z !N !C DI | mem[AR]: OUT 34
    t1523 | DR -> CR                      | AC: 33, IP: 67, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 66 | !Z !N !C DI | mem[AR]: OUT 34
    t1524 | AC -> OUT                     | AC: 33, IP: 67, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 66 | !Z !N !C DI | mem[AR]: OUT 34

    t1525 | IP -> AR                      | AC: 33, IP: 67, CR: OUT 34, PS:  0, SP: 2048, DR: 34, AR: 67 | !Z !N !C DI | mem[AR]: HLT
    t1526 | IP + 1 -> IP; mem[AR] -> DR   | AC: 33, IP: 68, CR: OUT 34, PS:  0, SP: 2048, DR:  0, AR: 67 | !Z !N !C DI | mem[AR]: HLT
    t1527 | DR -> CR                      | AC: 33, IP: 68, CR:   HLT, PS:  0, SP: 2048, DR:  0, AR: 67 | !Z !N !C DI | mem[AR]: HLT
