I 000050 55 6511          1399649155740 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399649155741 2014.05.09 11:25:55)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 24732520297376322122627b7027252726232c272c)
	(_entity
		(_time 1399649155696)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156047 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399649156050 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4c1b464e1e1a1b5a13425f154b4a4f4a1a4a184b4c)
	(_entity
		(_time 1399649156047)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399649156056 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399649156057 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5c0b505f090b5b4a515b4c060b5a0f5a0a5b5c5a58)
	(_entity
		(_time 1399649156054)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399649156077 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399649156078 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6c3b606c393b6b7a666c7c363b6a3f6a3a6b6c6b6f)
	(_entity
		(_time 1399649156074)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399649156084 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399649156085 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7b2c777a2f2c7c6d717e6b212c7d287d2d7c7b7c7d)
	(_entity
		(_time 1399649156082)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399649156090 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399649156091 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7b2c227a7b2c296d2b7a62202a7d7d7d287d2d7c7b)
	(_entity
		(_time 1399649156088)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399649156097 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399649156098 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8bdd8085d1dcd69d8edd9fd18c8c8e8c8f8c888d83)
	(_entity
		(_time 1399649156095)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399649156104 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399649156105 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8bdd8085d1dcd69d8e8f9fd1d38dde8c888d838d82)
	(_entity
		(_time 1399649156102)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399649156111 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399649156112 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8bdc8685dddcd89d8c8d9bd0df8dd88c888d8e8d8e)
	(_entity
		(_time 1399649156109)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399649156117 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399649156118 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9acd91959dcccb8ccdce8ec0ce9d989c999ccc9d9f)
	(_entity
		(_time 1399649156115)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399649156123 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399649156124 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9acc9194c2cd9b8d9b9d89c1cf9c999ccc9d9f9ccf)
	(_entity
		(_time 1399649156121)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399649156129 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399649156130 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aafca0fdadfdadbcfaacecf1fdacafada8aca9acfc)
	(_entity
		(_time 1399649156127)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399649156135 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399649156136 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aafca2fdfafcfcbcfbfabef0f8acfcadafacffadae)
	(_entity
		(_time 1399649156133)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399649156141 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399649156142 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code aafca7fcfbfdfabcfdfab9f0adadafacffadaeacaf)
	(_entity
		(_time 1399649156139)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399649156147 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399649156148 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code baedbbeebeededadbbbcafe0bfbcbfbcefbdbebcbf)
	(_entity
		(_time 1399649156145)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399649156153 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399649156154 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code baedb5efe9edefadb2e9afe0bebcb9bcecbcbebcbf)
	(_entity
		(_time 1399649156151)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399649156159 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399649156160 2014.05.09 11:25:56)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code baedb5efe9edefadb1bfaee0eebcb9bcecbcbebcbf)
	(_entity
		(_time 1399649156157)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 21992         1399649156708 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399649156709 2014.05.09 11:25:56)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbcbbb8ecbfe9fdbbeaf2b1bcedbdeebde8eee8ea)
	(_entity
		(_time 1399649156595)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399649156809 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399649156810 2014.05.09 11:25:56)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 491e1d4a401e1a5f194d0f131b4f1a4f1b4f4f4e49)
	(_entity
		(_time 1399649156803)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000050 55 6511          1399649167499 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399649167500 2014.05.09 11:26:07)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0755040109505511020141585304060405000f040f)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000081 55 9714          1399649167598 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399649167599 2014.05.09 11:26:07)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 742677747826226227727527322f267227727573727271)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399649167695 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d280d580d18485c48ddcc18bd5d4d1d484d486d5d2)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399649167701 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399649167702 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d280d380d685d5c4dfd5c28885d481d484d5d2d4d6)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399649167707 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399649167708 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b3e0b2e6b6e6f7ebe1f1bbb6e7b2e7b7e6e1e6e2)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(7)(1))(_read(6(_range 13))(6(_range 14))(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399649167713 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399649167714 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b3e0b2e6b6e6f7ebe4f1bbb6e7b2e7b7e6e1e6e7)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(6)(3)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(7)(1))(_read(6(_range 12))(6(_range 13))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399649167719 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399649167720 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b3b5b2b2b6b3f7b1e0f8bab0e7e7e7b2e7b7e6e1)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(5)(1))(_read(6)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399649167725 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399649167726 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f1a2f7a1f8a6ace7f4a7e5abf6f6f4f6f5f6f2f7f9)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(7)(1))(_read(8(_range 11))(8(_range 12))(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399649167731 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399649167732 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f1a2f7a1f8a6ace7f4f5e5aba9f7a4f6f2f7f9f7f8)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(5)(1))(_read(6(_range 12))(6(_range 13))(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399649167737 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399649167738 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f1a3f1a1f4a6a2e7f6f7e1aaa5f7a2f6f2f7f4f7f4)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(3)(1)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399649167743 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399649167744 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 01530407565750175655155b550603070207570604)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(4)(1))(_read(5)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399649167749 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399649167750 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 01520406095600160006125a540702075706040754)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(5)(1))(_read(6)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399649167755 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399649167756 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 01520507565606175107475a560704060307020757)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(4)(1))(_read(5)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399649167761 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399649167762 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10431617114646064140044a421646171516451714)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(6)(1))(_read(7)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399649167767 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399649167768 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10431316104740064740034a171715164517141615)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(5)(1))(_read(6)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399649167773 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399649167774 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10421f17454747071116054a151615164517141615)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(6)(1))(_read(7)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399649167779 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399649167780 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 20722125227775372873357a242623267626242625)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399649167785 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399649167786 2014.05.09 11:26:07)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 20722125227775372b25347a742623267626242625)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(3)(1)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 21992         1399649167996 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399649167997 2014.05.09 11:26:07)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code faa8fdaafeaef8ecaafbe3a0adfcacffacf9fff9fb)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399649168082 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399649168083 2014.05.09 11:26:08)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 580a595a500f0b4e085c1e020a5e0b5e0a5e5e5f58)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 9714          1399649168220 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399649168221 2014.05.09 11:26:08)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e4b6e5b6e8b6b2f2b7e2e5b7a2bfb6e2b7e2e5e3e2e2e1)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000049 55 21992         1399657902143 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399657902144 2014.05.09 13:51:42)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f7a2f7f5f4a2b6f0a1b9faf7a6f6a5f6a3a5a3a1)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399657902804 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399657902805 2014.05.09 13:51:42)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2f782f2a79787c397f2b69757d297c297d2929282f)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 9714          1399657903146 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399657903147 2014.05.09 13:51:43)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d0868888d5d191d48186d4c1dcd581d4818680818182)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000049 55 21992         1399657958751 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399657958752 2014.05.09 13:52:38)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5bbb4e1e5e1b7a3e5b4acefe2b3e3b0e3b6b0b6b4)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399657959095 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399657959096 2014.05.09 13:52:39)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d03090a595a5e1b5d094b575f0b5e0b5f0b0b0a0d)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 9714          1399657959441 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399657959442 2014.05.09 13:52:39)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 646a61656836327237626537223f366237626563626261)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 4300          1399657959917 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399657959918 2014.05.09 13:52:39)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47494444481511511015571e404044411441464041)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(sys_clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 81 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399657959921 2014.05.09 13:52:39)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 47484645451110504346551d1341124144414f4211)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399657998939 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399657998940 2014.05.09 13:53:18)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code afa8fdf8f0f8fdb9aaa9e9f0fbacaeacada8a7aca7)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399657999073 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3c3b6b396e6a6b2a63322f653b3a3f3a6a3a683b3c)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399657999078 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399657999079 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3c3b6d39696b3b2a313b2c666b3a6f3a6a3b3c3a38)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399657999084 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399657999085 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b4c1a491f1c4c5d414b5b111c4d184d1d4c4b4c48)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399657999090 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399657999091 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b4c1a491f1c4c5d414e5b111c4d184d1d4c4b4c4d)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399657999096 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399657999097 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b4c4f494b1c195d1b4a52101a4d4d4d184d1d4c4b)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399657999102 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399657999103 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5b5d0d58010c064d5e0d4f015c5c5e5c5f5c585d53)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399657999108 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399657999109 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5b5d0d58010c064d5e5f4f01035d0e5c585d535d52)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399657999114 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399657999115 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 5b5c0b580d0c084d5c5d4b000f5d085c585d5e5d5e)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399657999120 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399657999121 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6a6d3c6a6d3c3b7c3d3e7e303e6d686c696c3c6d6f)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399657999126 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399657999127 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6a6c3c6b323d6b7d6b6d79313f6c696c3c6d6f6c3f)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399657999132 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399657999133 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6a6c3d6a6d3d6d7c3a6c2c313d6c6f6d686c696c3c)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399657999138 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399657999139 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7a7c2f7b2a2c2c6c2b2a6e20287c2c7d7f7c2f7d7e)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399657999144 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399657999145 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7a7c2a7a2b2d2a6c2d2a69207d7d7f7c2f7d7e7c7f)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399657999150 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399657999151 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7a7d267b7e2d2d6d7b7c6f207f7c7f7c2f7d7e7c7f)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399657999156 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399657999157 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8a8dd885d9dddf9d82d99fd08e8c898cdc8c8e8c8f)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399657999162 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399657999163 2014.05.09 13:53:19)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 8a8dd885d9dddf9d818f9ed0de8c898cdc8c8e8c8f)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399657999382 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399657999383 2014.05.09 13:53:19)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74732474702327622470322e267227722672727374)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399657999471 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399657999472 2014.05.09 13:53:19)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c595979596c0d492c3db9895c494c794c1c7c1c3)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 9714          1399657999561 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399657999562 2014.05.09 13:53:19)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1f1b1919414d49094c191e4c59444d194c191e1819191a)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 3088          1399657999640 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399657999641 2014.05.09 13:53:19)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d696c6d6c396f7b686c74373a6b3b683b6e686e6c)
	(_entity
		(_time 1399657999638)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399657999644 2014.05.09 13:53:19)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d68696d3c3b3a7a696c7f37396b386b6e6b65683b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4300          1399657999656 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399657999657 2014.05.09 13:53:19)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7d797b7d212f2b6b2a2f6d247a7a7e7b2e7b7c7a7b)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(sys_clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal sys_clk ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(12)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 81 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399657999660 2014.05.09 13:53:19)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 7d78797c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399658240706 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399658240707 2014.05.09 13:57:20)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 0a5f590c525d581c0f0c4c555e090b09080d020902)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399658240832 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 87d2d08981d1d091d88994de80818481d181d38087)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399658240838 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399658240839 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 96c3c79996c191809b9186ccc190c590c091969092)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399658240844 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399658240845 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 96c3c79996c191809c9686ccc190c590c091969195)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399658240850 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399658240851 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f3f7f1a6f1a1b0aca3b6fcf1a0f5a0f0a1a6a1a0)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399658240856 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399658240857 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f3a2f1f2f1f4b0f6a7bffdf7a0a0a0f5a0f0a1a6)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399658240862 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399658240863 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f2f0f1a8f1fbb0a3f0b2fca1a1a3a1a2a1a5a0ae)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399658240868 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399658240869 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e2e0e2b8e1eba0b3b2a2eceeb0e3b1b5b0beb0bf)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399658240874 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399658240875 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e3e6e2b4e1e5a0b1b0a6ede2b0e5b1b5b0b3b0b3)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399658240880 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399658240881 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e3e0e2e6e0e7a0e1e2a2ece2b1b4b0b5b0e0b1b3)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399658240886 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399658240887 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c5919391c992c4d2c4c2d69e90c3c6c393c2c0c390)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399658240892 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399658240893 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c59192909692c2d395c3839e92c3c0c2c7c3c6c393)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399658240898 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399658240899 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c5919090c19393d39495d19f97c393c2c0c390c2c1)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399658240904 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399658240905 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5818586d08285c38285c68fd2d2d0d380d2d1d3d0)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399658240910 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399658240911 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5808987858282c2d4d3c08fd0d3d0d380d2d1d3d0)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399658240916 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399658240917 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5808786d28280c2dd86c08fd1d3d6d383d3d1d3d0)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399658240922 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399658240923 2014.05.09 13:57:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5808786d28280c2ded0c18f81d3d6d383d3d1d3d0)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399658241143 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658241144 2014.05.09 13:57:21)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfeaefeae9e8eca9efbbf9e5edb9ecb9edb9b9b8bf)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399658241242 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658241243 2014.05.09 13:57:21)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e2d282a782e3a7c2d35767b2a7a297a2f292f2d)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 9714          1399658241328 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658241329 2014.05.09 13:57:21)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7a287c7a23282c6c297c7b293c21287c297c7b7d7c7c7f)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 3088          1399658241416 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399658241417 2014.05.09 13:57:21)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88ad98a858cdaceddd9c1828fde8edd8edbdddbd9)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399658241420 2014.05.09 13:57:21)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d88bdc8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4199          1399658241425 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658241426 2014.05.09 13:57:21)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d88ade8bd88a8ece8f8bc881dfdfdbde8bded9dfde)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658241429 2014.05.09 13:57:21)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e7b4e3b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1399658243921 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658243922 2014.05.09 13:57:23)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 98cac897c5cc9a8ec89981c2cf9ece9dce9b9d9b99)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399658244210 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658244211 2014.05.09 13:57:24)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0929494c09793d690c4869a92c693c692c6c6c7c0)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 9714          1399658244497 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658244498 2014.05.09 13:57:24)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d98b8c8ad88b8fcf8adfd88a9f828bdf8adfd8dedfdfdc)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 2)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 4199          1399658244774 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658244775 2014.05.09 13:57:24)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f2a0a0a3f8a0a4e4a5a1e2abf5f5f1f4a1f4f3f5f4)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658244778 2014.05.09 13:57:24)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f2a1a2a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399658428235 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399658428236 2014.05.09 14:00:28)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 93c4c49c99c4c1859695d5ccc790929091949b909b)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399658428352 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 00575006015657165f0e1359070603065606540700)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399658428357 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399658428358 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10474617164717061d17004a471643164617101614)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399658428363 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399658428364 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10474617164717061a10004a471643164617101713)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399658428369 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399658428370 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 10474617164717061a15004a471643164617101716)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399658428375 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399658428376 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1f481c181b484d094f1e06444e1919194c1949181f)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399658428381 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399658428382 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1f494e18414842091a490b4518181a181b181c1917)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399658428387 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399658428388 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f797e2b717872392a2b3b7577297a282c29272926)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399658428393 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399658428394 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f78782b7d787c3928293f747b297c282c292a292a)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399658428399 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399658428400 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f787e2b2f797e39787b3b757b282d292c2979282a)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399658428405 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399658428406 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2f797e2a70782e382e283c747a292c2979282a297a)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399658428411 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399658428412 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3e686e3b3d6939286e38786569383b393c383d3868)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399658428417 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399658428418 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3e686c3b6a6868286f6e2a646c3868393b386b393a)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399658428423 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399658428424 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3e68693a6b696e28696e2d6439393b386b393a383b)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399658428429 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399658428430 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4e19154c4e1919594f485b144b484b481b494a484b)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399658428435 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399658428436 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4e191b4d19191b59461d5b144a484d4818484a484b)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399658428441 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399658428442 2014.05.09 14:00:28)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4e191b4d19191b59454b5a141a484d4818484a484b)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399658428650 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658428651 2014.05.09 14:00:28)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287f7d2d207f7b3e782c6e727a2e7b2e7a2e2e2f28)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399658428734 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658428735 2014.05.09 14:00:28)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 86d1d488d5d28490d6879fdcd180d083d085838587)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 9714          1399658428808 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658428809 2014.05.09 14:00:28)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4838187d88682c287d2d587928f86d287d2d5d3d2d2d1)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 3088          1399658428945 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399658428946 2014.05.09 14:00:28)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51060452050553475450480b065707540752545250)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399658428949 2014.05.09 14:00:28)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 51070152550706465550430b055704575257595407)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4199          1399658428954 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658428955 2014.05.09 14:00:28)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 603732616832367637337039676763663366616766)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658428958 2014.05.09 14:00:28)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 60363060653637776461723a346635666366686536)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1399658437078 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658437079 2014.05.09 14:00:37)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20757524757422367021397a772676257623252321)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399658437364 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658437365 2014.05.09 14:00:37)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 396c6a3d306e6a2f693d7f636b3f6a3f6b3f3f3e39)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 9714          1399658437651 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658437652 2014.05.09 14:00:37)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5207025058000444015453011409005401545355545457)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 118 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 127 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_process
			(line__156(_architecture 0 0 156 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__157(_architecture 1 0 157 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__158(_architecture 2 0 158 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__159(_architecture 3 0 159 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__161(_architecture 4 0 161 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__162(_architecture 5 0 162 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__164(_architecture 6 0 164 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__166(_architecture 7 0 166 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__176(_architecture 8 0 176 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__186(_architecture 9 0 186 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__187(_architecture 10 0 187 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__189(_architecture 11 0 189 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__197(_architecture 12 0 197 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__201(_architecture 13 0 201 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__209(_architecture 14 0 209 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__220(_architecture 15 0 220 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__231(_architecture 16 0 231 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__240(_architecture 17 0 240 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 18 0 250 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 19 0 259 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__296(_architecture 20 0 296 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 21 -1
	)
)
I 000056 55 4199          1399658437926 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658437927 2014.05.09 14:00:37)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6a386c6b33383c7c3d397a336d6d696c396c6b6d6c)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658437930 2014.05.09 14:00:37)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6a396e6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399658717517 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399658717518 2014.05.09 14:05:17)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 9b9c9994c0ccc98d9e9dddc4cf989a98999c939893)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399658717655 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 181f1f1f114e4f0e47160b411f1e1b1e4e1e4c1f18)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399658717660 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399658717661 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 27202623267020312a20377d702174217120272123)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399658717666 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399658717667 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 27202623267020312d27377d702174217120272024)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399658717673 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399658717674 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 37303632366030213d32276d603164316130373031)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399658717679 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399658717680 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 373063326260652167362e6c663131316431613037)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399658717685 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399658717686 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3731313238606a213261236d30303230333034313f)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399658717691 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399658717692 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4741414548101a514243531d1f41124044414f414e)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399658717697 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399658717698 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 47404745441014514041571c134114404441424142)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399658717703 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399658717704 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 47404145161116511013531d134045414441114042)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399658717709 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399658717710 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 56505054590157415751450d035055500051535003)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399658717715 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399658717716 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 56505155060151400650100d015053515450555000)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399658717721 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399658717722 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 56505355510000400706420c045000515350035152)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399658717727 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399658717728 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66606667603136703136753c616163603361626063)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399658717733 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399658717734 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66616a66353131716760733c636063603361626063)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399658717739 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399658717740 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66616467623133716e35733c626065603060626063)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399658717745 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399658717746 2014.05.09 14:05:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 75727775722220627e70612f217376732373717370)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399658717957 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658717958 2014.05.09 14:05:17)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50575052500703460054160a025603560256565750)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399658718041 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658718042 2014.05.09 14:05:18)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9999919eca9c88ce9f87c4c998c89bc89d9b9d9f)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10104         1399658718114 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658718115 2014.05.09 14:05:18)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ecebecbeb7bebafabfeaeeeaaab7beeabfeaedebeaeae9)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1399658718192 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399658718193 2014.05.09 14:05:18)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3d3c3f3e6e382c3f3b23606d3c6c3f6c393f393b)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399658718196 2014.05.09 14:05:18)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a3c393f6e6c6d2d3e3b28606e3c6f3c393c323f6c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4199          1399658718201 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658718202 2014.05.09 14:05:18)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3a3d3b3e63686c2c6d692a633d3d393c693c3b3d3c)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658718205 2014.05.09 14:05:18)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 494f4a4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1399658725028 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658725029 2014.05.09 14:05:25)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebeeebb8ecbfe9fdbbeaf2b1bcedbdeebde8eee8ea)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399658725317 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658725318 2014.05.09 14:05:25)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 131616151044400543175549411540154115151413)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1399658725604 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658725605 2014.05.09 14:05:25)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2c292e29777e7a3a7f2a2e2a6a777e2a7f2a2d2b2a2a29)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4199          1399658725884 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658725885 2014.05.09 14:05:25)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 45404646481713531216551c424246431643444243)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 80 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658725888 2014.05.09 14:05:25)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 45414447451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399658813724 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399658813725 2014.05.09 14:06:53)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 69673c69693e3b7f6c6f2f363d6a686a6b6e616a61)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399658813817 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6c89793c19091d099c8d59fc1c0c5c090c092c1c6)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399658813823 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399658813824 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6c89193c691c1d0cbc1d69c91c095c090c1c6c0c2)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399658813830 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399658813831 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d6d88184d681d1c0dcd6c68c81d085d080d1d6d1d5)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399658813838 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399658813839 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d6d88184d681d1c0dcd3c68c81d085d080d1d6d1d0)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399658813844 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399658813845 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e6e8e4b5b2b1b4f0b6e7ffbdb7e0e0e0b5e0b0e1e6)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399658813850 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399658813851 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e6e9b6b5e8b1bbf0e3b0f2bce1e1e3e1e2e1e5e0ee)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399658813856 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399658813857 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f5faa5a5f8a2a8e3f0f1e1afadf3a0f2f6f3fdf3fc)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399658813862 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399658813863 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f5fba3a5f4a2a6e3f2f3e5aea1f3a6f2f6f3f0f3f0)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399658813868 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399658813869 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f5fba5a5a6a3a4e3a2a1e1afa1f2f7f3f6f3a3f2f0)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399658813874 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399658813875 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 050a5202095204120402165e500306035302000350)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399658813880 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399658813881 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 050a5303565202135503435e520300020703060353)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399658813886 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399658813887 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 050a5103015353135455115f570353020003500201)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399658813892 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399658813893 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 141b4512104344024344074e131311124113101211)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399658813898 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399658813899 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 141a4913454343031512014e111211124113101211)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399658813904 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399658813905 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 141a4712124341031c47014e101217124212101211)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399658813910 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399658813911 2014.05.09 14:06:53)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 141a4712124341031f11004e401217124212101211)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399658814120 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658814121 2014.05.09 14:06:54)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe1bdbdb9b8bcf9bfeba9b5bde9bce9bde9e9e8ef)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399658814202 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658814203 2014.05.09 14:06:54)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c42184e4a184e5a1c4d55161b4a1a491a4f494f4d)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10104         1399658814276 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658814277 2014.05.09 14:06:54)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8b85d884d1d9dd9dd88d898dcdd0d98dd88d8a8c8d8d8e)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1399658814354 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399658814355 2014.05.09 14:06:54)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d78d8b858ddbcfdcd8c0838edf8fdc8fdadcdad8)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399658814358 2014.05.09 14:06:54)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9d6888bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4539          1399658814363 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658814364 2014.05.09 14:06:54)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e8e6bbbae8babefebeeef8b1efefebeebbeee9efee)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 84 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658814367 2014.05.09 14:06:54)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e8e7b9bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1399658825717 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1399658825718 2014.05.09 14:07:05)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 45111147491217534043031a1146444647424d464d)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1399658825812 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a3f7f3f4a1f5f4b5fcadb0faa4a5a0a5f5a5f7a4a3)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1399658825818 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1399658825819 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a3f7f5f4a6f4a4b5aea4b3f9f4a5f0a5f5a4a3a5a7)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1399658825824 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1399658825825 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e6e4e6b6e5b5a4b8b2a2e8e5b4e1b4e4b5b2b5b1)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1399658825830 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1399658825831 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e6e4e6b6e5b5a4b8b7a2e8e5b4e1b4e4b5b2b5b4)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1399658825836 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1399658825837 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e6b1e6e2e5e0a4e2b3abe9e3b4b4b4e1b4e4b5b2)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1399658825842 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1399658825843 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2979397c8959fd4c794d698c5c5c7c5c6c5c1c4ca)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1399658825848 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1399658825849 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2979397c8959fd4c7c6d6989ac497c5c1c4cac4cb)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1399658825854 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1399658825855 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2969597c49591d4c5c4d29996c491c5c1c4c7c4c7)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1399658825860 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1399658825861 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d2868380868483c48586c68886d5d0d4d1d484d5d7)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1399658825866 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1399658825867 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d2878381d985d3c5d3d5c18987d4d1d484d5d7d487)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1399658825872 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1399658825873 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d28782808685d5c482d4948985d4d7d5d0d4d1d484)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1399658825878 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1399658825879 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b4b3b2e1b7b7f7b0b1f5bbb3e7b7e6e4e7b4e6e5)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1399658825884 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1399658825885 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b4b6b3e0b6b1f7b6b1f2bbe6e6e4e7b4e6e5e7e4)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1399658825890 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1399658825891 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1b5bab2b5b6b6f6e0e7f4bbe4e7e4e7b4e6e5e7e4)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1399658825896 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1399658825897 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f1a5a4a0f2a6a4e6f9a2e4abf5f7f2f7a7f7f5f7f4)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1399658825902 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1399658825903 2014.05.09 14:07:05)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f1a5a4a0f2a6a4e6faf4e5aba5f7f2f7a7f7f5f7f4)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1399658826109 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658826110 2014.05.09 14:07:06)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb9f9e9f999c98dd9bcf8d9199cd98cd99cdcdcccb)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1399658826196 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658826197 2014.05.09 14:07:06)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 297d7c2d757d2b3f792830737e2f7f2c7f2a2c2a28)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10104         1399658826270 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658826271 2014.05.09 14:07:06)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 673335666835317134616561213c356134616660616162)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1399658826348 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1399658826349 2014.05.09 14:07:06)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e1e0e1e5e1b7a3b0b4acefe2b3e3b0e3b6b0b6b4)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1399658826352 2014.05.09 14:07:06)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b5e0e5e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4539          1399658826358 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658826359 2014.05.09 14:07:06)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c5919791c89793d393c3d59cc2c2c6c396c3c4c2c3)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 84 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658826362 2014.05.09 14:07:06)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c5909590c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1399658830044 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1399658830045 2014.05.09 14:07:10)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 267374227572243076273f7c712070237025232527)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1399658830331 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1399658830332 2014.05.09 14:07:10)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f1a1d4c19181c591f4b09151d491c491d4949484f)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1399658830618 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1399658830619 2014.05.09 14:07:10)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 683d3b69683a3e7e3b6e6a6e2e333a6e3b6e696f6e6e6d)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4539          1399658830892 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1399658830893 2014.05.09 14:07:10)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 81d4d18e88d3d797d78791d886868287d287808687)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 84 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1399658830896 2014.05.09 14:07:10)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 81d5d38f85d7d696858093dbd587d48782878984d7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400010490691 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400010490692 2014.05.13 15:48:10)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c693b393a683e2a6c3d25666b3a6a396a3f393f3d)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400010491361 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400010491362 2014.05.13 15:48:11)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code da8fd4898b8d89cc8ade9c8088dc89dc88dcdcddda)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400010491826 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400010491827 2014.05.13 15:48:11)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code aefbf9f8f3fcf8b8fda8aca8e8f5fca8fda8afa9a8a8ab)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4539          1400010492174 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 8 (tb_architecture 0 11 ))
	(_version va7)
	(_time 1400010492175 2014.05.13 15:48:12)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 06535301085450105000165f010105005500070100)
	(_entity
		(_time 1399657903536)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 49 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 35 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_process
			(line__68(_architecture 0 0 68 (_process (_wait_for)(_target(2)))))
			(line__75(_architecture 1 0 75 (_assignment (_simple)(_target(3)))))
			(line__76(_architecture 2 0 76 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 84 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400010492178 2014.05.13 15:48:12)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 06525100055051110207145c5200530005000e0350)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400010786413 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400010786414 2014.05.13 15:53:06)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4f4d474d4c1b4d591f4e56151849194a194c4a4c4e)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400010786753 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400010786754 2014.05.13 15:53:06)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7a5f0f1a0f0f4b1f7a3e1fdf5a1f4a1f5a1a1a0a7)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400010787079 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400010787080 2014.05.13 15:53:07)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eeecbabcb3bcb8f8bde8ece8a8b5bce8bde8efe9e8e8eb)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 85 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400010787419 2014.05.13 15:53:07)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 45461547451312524144571f1143104346434d4013)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400010955289 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400010955290 2014.05.13 15:55:55)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code f6a4a3a6f9a1a4e0f3f0b0a9a2f5f7f5f4f1fef5fe)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400010955417 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 83d1d58d81d5d495dc8d90da84858085d585d78483)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400010955423 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400010955424 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 83d1d38d86d484958e8493d9d485d085d584838587)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400010955429 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400010955430 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 83d1d38d86d48495898393d9d485d085d584838480)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400010955435 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400010955436 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 92c0c29d96c59584989782c8c594c194c495929594)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400010955441 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400010955442 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 92c0979dc2c5c084c2938bc9c3949494c194c49592)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400010955447 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400010955448 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 92c1c59d98c5cf8497c486c895959795969591949a)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400010955453 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400010955454 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a2f1f5f5a8f5ffb4a7a6b6f8faa4f7a5a1a4aaa4ab)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400010955459 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400010955460 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a2f0f3f5a4f5f1b4a5a4b2f9f6a4f1a5a1a4a7a4a7)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400010955465 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400010955466 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a2f0f5f5f6f4f3b4f5f6b6f8f6a5a0a4a1a4f4a5a7)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400010955471 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400010955472 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e1e5e7b9e5b3a5b3b5a1e9e7b4b1b4e4b5b7b4e7)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400010955477 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400010955478 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e1e4e6e6e5b5a4e2b4f4e9e5b4b7b5b0b4b1b4e4)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400010955483 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400010955484 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b2e1e6e6b1e4e4a4e3e2a6e8e0b4e4b5b7b4e7b5b6)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400010955489 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400010955490 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c1929095c09691d79691d29bc6c6c4c794c6c5c7c4)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400010955495 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400010955496 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c1939c94959696d6c0c7d49bc4c7c4c794c6c5c7c4)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400010955501 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400010955502 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c1939295c29694d6c992d49bc5c7c2c797c7c5c7c4)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400010955507 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400010955508 2014.05.13 15:55:55)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d1838282d28684c6dad4c58b85d7d2d787d7d5d7d4)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400010955752 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400010955753 2014.05.13 15:55:55)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ca98999e9b9d99dc9ace8c9098cc99cc98cccccdca)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400010955852 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400010955853 2014.05.13 15:55:55)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 287a7f2c757c2a3e782931727f2e7e2d7e2b2d2b29)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10104         1400010955969 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400010955970 2014.05.13 15:55:55)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a5f7f5f3a8f7f3b3f6a3a7a3e3fef7a3f6a3a4a2a3a3a0)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1400010956047 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400010956048 2014.05.13 15:55:56)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a1a4a3a5a7f1e5f6f2eaa9a4f5a5f6a5f0f6f0f2)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400010956051 2014.05.13 15:55:56)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f3a0a1a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000068 55 574 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 85 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400010956056 2014.05.13 15:55:56)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0250060405545515060310585604570401040a0754)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400011008666 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400011008667 2014.05.13 15:56:48)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7e292c7f22292c687b7838212a7d7f7d7c79767d76)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400011008955 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 97c0c09891c1c081c89984ce90919491c191c39097)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400011008960 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400011008961 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f1f7f1a6f1a1b0aba1b6fcf1a0f5a0f0a1a6a0a2)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400011008966 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400011008967 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f1f7f1a6f1a1b0aca6b6fcf1a0f5a0f0a1a6a1a5)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400011008972 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400011008973 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a6f1f7f1a6f1a1b0aca3b6fcf1a0f5a0f0a1a6a1a0)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400011008978 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400011008979 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e1b2e2e2e1e4a0e6b7afede7b0b0b0e5b0e0b1b6)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400011008984 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400011008985 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e0e0e2b8e1eba0b3e0a2ecb1b1b3b1b2b1b5b0be)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400011008990 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400011008991 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b6e0e0e2b8e1eba0b3b2a2eceeb0e3b1b5b0beb0bf)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400011008996 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400011008997 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6919693c49195d0c1c0d69d92c095c1c5c0c3c0c3)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400011009002 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400011009003 2014.05.13 15:56:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6919093969097d09192d29c92c1c4c0c5c090c1c3)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400011009008 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400011009009 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c6909092c991c7d1c7c1d59d93c0c5c090c1c3c093)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400011009014 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400011009015 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d58382878682d2c385d3938e82d3d0d2d7d3d6d383)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400011009020 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400011009021 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5838087d18383c38485c18f87d383d2d0d380d2d1)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400011009026 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400011009027 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d5838586d08285c38285c68fd2d2d0d380d2d1d3d0)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400011009032 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400011009033 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e5b2b9b6b5b2b2f2e4e3f0bfe0e3e0e3b0e2e1e3e0)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400011009038 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400011009039 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e5b2b7b7e2b2b0f2edb6f0bfe1e3e6e3b3e3e1e3e0)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400011009044 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400011009045 2014.05.13 15:56:49)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e5b2b7b7e2b2b0f2eee0f1bfb1e3e6e3b3e3e1e3e0)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400011009253 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011009254 2014.05.13 15:56:49)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bfe8efeae9e8eca9efbbf9e5edb9ecb9edb9b9b8bf)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400011009341 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011009342 2014.05.13 15:56:49)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d491c1a1c491f0b4d1c04474a1b4b184b1e181e1c)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10104         1400011009414 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011009415 2014.05.13 15:56:49)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b3f6d6a31393d7d386d696d2d30396d386d6a6c6d6d6e)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1400011009488 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400011009489 2014.05.13 15:56:49)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fda8fef5fdabbfaca8b0f3feafffacffaaacaaa8)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400011009492 2014.05.13 15:56:49)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a9fcadfea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4662          1400011009497 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011009498 2014.05.13 15:56:49)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b9edbfecb8ebefafefbda9e0bebebabfeabfb8bebf)
	(_entity
		(_time 1400011009495)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 86 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011009501 2014.05.13 15:56:49)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b9ecbdedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400011015586 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011015587 2014.05.13 15:56:55)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d28747c7c297f6b2d7c64272a7b2b782b7e787e7c)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400011015877 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011015878 2014.05.13 15:56:55)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a5f0aaf3a0f2f6b3f5a1e3fff7a3f6a3f7a3a3a2a5)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400011016177 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011016178 2014.05.13 15:56:56)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ce9b999a939c98d89dc8ccc888959cc89dc8cfc9c8c8cb)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4662          1400011016459 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011016460 2014.05.13 15:56:56)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code e6b3b2b4e8b4b0f0b0e2f6bfe1e1e5e0b5e0e7e1e0)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 86 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011016463 2014.05.13 15:56:56)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f6a2a0a6f5a0a1e1f2f7e4aca2f0a3f0f5f0fef3a0)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400011258408 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011258409 2014.05.13 16:00:58)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0c0d590a0a580e1a5c0d15565b0a5a095a0f090f0d)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400011258912 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011258913 2014.05.13 16:00:58)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fffeacaea9a8ace9affbb9a5adf9acf9adf9f9f8ff)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400011259207 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011259208 2014.05.13 16:00:59)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 28262e2d287a7e3e7b2e2a2e6e737a2e7b2e292f2e2e2d)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4734          1400011259526 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011259527 2014.05.13 16:00:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 606e67616832367636367039676763663366616766)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
			(line__82(_architecture 4 0 82 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011259530 2014.05.13 16:00:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 6f606a6f3c3938786b6e7d353b693a696c69676a39)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400011290972 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011290973 2014.05.13 16:01:30)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 39696b3c656d3b2f693820636e3f6f3c6f3a3c3a38)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400011291269 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011291270 2014.05.13 16:01:31)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 623230636035317432662438306431643064646562)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400011291557 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011291558 2014.05.13 16:01:31)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8adad985d3d8dc9cd98c888cccd1d88cd98c8b8d8c8c8f)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4734          1400011291963 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011291964 2014.05.13 16:01:31)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 202626252872763676763079272723267326212726)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__79(_architecture 3 0 79 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
			(line__82(_architecture 4 0 82 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011291967 2014.05.13 16:01:31)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 20272424257677372421327a742675262326282576)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400011318215 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011318216 2014.05.13 16:01:58)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code afafa8f8acfbadb9ffaeb6f5f8a9f9aaf9acaaacae)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400011318509 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011318510 2014.05.13 16:01:58)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d7d7d684d08084c187d3918d85d184d185d1d1d0d7)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400011318798 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011318799 2014.05.13 16:01:58)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f0fea1f8a2a6e6a3f6f2f6b6aba2f6a3f6f1f7f6f6f5)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4629          1400011319100 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011319101 2014.05.13 16:01:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 18184f1e184a4e0e4e1608411f1f1b1e4b1e191f1e)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 92 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011319104 2014.05.13 16:01:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 28297d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400011539749 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400011539750 2014.05.13 16:05:39)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10451917454412064011094a471646154613151311)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400011540063 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400011540064 2014.05.13 16:05:40)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 481d474b401f1b5e184c0e121a4e1b4e1a4e4e4f48)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400011540359 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400011540360 2014.05.13 16:05:40)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 80d5d78f88d2d696d3868286c6dbd286d3868187868685)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 122 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 131 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__119(_architecture 0 0 119 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__120(_architecture 1 0 120 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__160(_architecture 2 0 160 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__161(_architecture 3 0 161 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__162(_architecture 4 0 162 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__163(_architecture 5 0 163 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__165(_architecture 6 0 165 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__166(_architecture 7 0 166 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__168(_architecture 8 0 168 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__170(_architecture 9 0 170 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__180(_architecture 10 0 180 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__190(_architecture 11 0 190 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__191(_architecture 12 0 191 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__193(_architecture 13 0 193 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__201(_architecture 14 0 201 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__205(_architecture 15 0 205 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__213(_architecture 16 0 213 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__224(_architecture 17 0 224 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__235(_architecture 18 0 235 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__244(_architecture 19 0 244 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 254 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 263 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__300(_architecture 22 0 300 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4629          1400011540661 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400011540662 2014.05.13 16:05:40)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a8fdfcfea8fafebefefeb8f1afafabaefbaea9afae)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flaga)(_string \"0"\)))(_target(1)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400011540665 2014.05.13 16:05:40)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a8fcfeffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400012219811 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400012219812 2014.05.13 16:16:59)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b2bfe2e5e2b4a0e6b7afece1b0e0b3e0b5b3b5b7)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400012220145 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400012220146 2014.05.13 16:17:00)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdf9f2aca9aaaeebadf9bba7affbaefbaffbfbfafd)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10104         1400012220495 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 25 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 45 ))
	(_version va7)
	(_time 1400012220496 2014.05.13 16:17:00)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 646030656836327237626665223f366237626563626261)
	(_entity
		(_time 1399649156006)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 123 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 132 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 87 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 88 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 90 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 91 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 95 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 96 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 100 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_process
			(line__120(_architecture 0 0 120 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__121(_architecture 1 0 121 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__161(_architecture 2 0 161 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__162(_architecture 3 0 162 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__163(_architecture 4 0 163 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__164(_architecture 5 0 164 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__166(_architecture 6 0 166 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__167(_architecture 7 0 167 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__169(_architecture 8 0 169 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__171(_architecture 9 0 171 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__181(_architecture 10 0 181 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__191(_architecture 11 0 191 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__192(_architecture 12 0 192 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__194(_architecture 13 0 194 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__202(_architecture 14 0 202 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__206(_architecture 15 0 206 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__214(_architecture 16 0 214 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__225(_architecture 17 0 225 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__236(_architecture 18 0 236 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__245(_architecture 19 0 245 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 255 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 264 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__301(_architecture 22 0 301 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4629          1400012220836 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400012220837 2014.05.13 16:17:00)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code bbbfeeeee1e9edadededabe2bcbcb8bde8bdbabcbd)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400012220841 2014.05.13 16:17:00)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code bbbeecefecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400088167837 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400088167838 2014.05.14 13:22:47)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 6633336669313470636020393265676564616e656e)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400088168028 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 21747725217776377e2f3278262722277727752621)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400088168034 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400088168035 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 21747125267626372c26317b762772277726212725)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400088168040 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400088168041 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 21747125267626372b21317b762772277726212622)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400088168049 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400088168050 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 31646134366636273b34216b663762376736313637)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400088168055 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400088168056 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 31643434626663276130286a603737376237673631)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400088168061 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400088168062 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4115164348161c574417551b464644464546424749)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400088168067 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400088168068 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4115164348161c574445551b194714464247494748)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400088168073 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400088168074 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 41141043441612574647511a154712464247444744)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400088168079 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400088168080 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 50050753060601460704440a045752565356065755)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400088168085 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400088168086 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 50040752590751475157430b055653560657555605)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400088168091 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400088168092 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 50040653060757460056160b075655575256535606)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400088168097 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400088168098 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60343460613636763130743a326636676566356764)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400088168103 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400088168104 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60343161603730763730733a676765663567646665)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400088168109 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400088168110 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60353d60353737776166753a656665663567646665)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400088168115 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400088168116 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 60353361623735776833753a646663663666646665)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400088168121 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400088168122 2014.05.14 13:22:48)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6f3a3c6e3b383a78646a7b353b696c6939696b696a)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400088168356 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088168357 2014.05.14 13:22:48)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 693c3a68603e3a7f396d2f333b6f3a6f3b6f6f6e69)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400088168433 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088168434 2014.05.14 13:22:48)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e2e3e3e5e3b5a1e7b6aeede0b1e1b2e1b4b2b4b6)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000056 55 3088          1400088168505 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400088168506 2014.05.14 13:22:48)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a0a1a5a5a1f7e3f0f4ecafa2f3a3f0a3f6f0f6f4)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400088168509 2014.05.14 13:22:48)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5a1a4a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4629          1400088168514 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088168515 2014.05.14 13:22:48)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 05505502085753135353155c020206035603040203)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088168518 2014.05.14 13:22:48)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 05515703055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400088214113 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400088214114 2014.05.14 13:23:34)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 242a2320297376322122627b7027252726232c272c)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400088214212 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 828c818c81d4d594dd8c91db85848184d484d68582)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400088214218 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400088214219 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 828c878c86d585948f8592d8d584d184d485828486)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400088214224 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400088214225 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 919f949e96c696879b9181cbc697c297c796919692)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400088214230 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400088214231 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 919f949e96c696879b9481cbc697c297c796919697)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400088214236 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400088214237 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a1aff1f6f2f6f3b7f1a0b8faf0a7a7a7f2a7f7a6a1)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400088214242 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400088214243 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a1aea3f6a8f6fcb7a4f7b5fba6a6a4a6a5a6a2a7a9)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400088214248 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400088214249 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a1aea3f6a8f6fcb7a4a5b5fbf9a7f4a6a2a7a9a7a8)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400088214254 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400088214255 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0beb4e4b4e7e3a6b7b6a0ebe4b6e3b7b3b6b5b6b5)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400088214260 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400088214261 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0beb2e4e6e6e1a6e7e4a4eae4b7b2b6b3b6e6b7b5)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400088214266 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400088214267 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0bfb2e5b9e7b1a7b1b7a3ebe5b6b3b6e6b7b5b6e5)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400088214272 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400088214273 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0bfb3e4e6e7b7a6e0b6f6ebe7b6b5b7b2b6b3b6e6)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400088214278 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400088214279 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0cfc195c19696d69190d49a92c696c7c5c695c7c4)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400088214284 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400088214285 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0cfc494c09790d69790d39ac7c7c5c695c7c4c6c5)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400088214290 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400088214291 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0cec895959797d7c1c6d59ac5c6c5c695c7c4c6c5)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400088214296 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400088214297 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d0ded683d28785c7d883c58ad4d6d3d686d6d4d6d5)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400088214302 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400088214303 2014.05.14 13:23:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d0ded683d28785c7dbd5c48a84d6d3d686d6d4d6d5)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400088214585 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088214586 2014.05.14 13:23:34)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f6fca9f0afabeea8fcbea2aafeabfeaafefefff8)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400088214733 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088214734 2014.05.14 13:23:34)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 848a868ad5d08692d4859dded382d281d287818785)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10285         1400088214804 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400088214805 2014.05.14 13:23:34)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d2dcd781d88084c481d4d0d1948980d481d4d3d5d4d4d7)
	(_entity
		(_time 1400088214802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1400088214879 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400088214880 2014.05.14 13:23:34)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 202e2524757422362521397a772676257623252321)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400088214883 2014.05.14 13:23:34)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 202f2024257677372421327a742675262326282576)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4629          1400088214888 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088214889 2014.05.14 13:23:34)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 202e22252872763676763079272723267326212726)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088214892 2014.05.14 13:23:34)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 202f2024257677372421327a742675262326282576)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400088253602 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088253603 2014.05.14 13:24:13)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 60673360353462763061793a376636653663656361)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400088253895 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088253896 2014.05.14 13:24:13)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 888fdd8780dfdb9ed88cced2da8edb8eda8e8e8f88)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10285         1400088254268 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400088254269 2014.05.14 13:24:14)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fff8adaea1ada9e9acf9fdfcb9a4adf9acf9fef8f9f9fa)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4629          1400088254555 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088254556 2014.05.14 13:24:14)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 17104711184541014141074e101014114411161011)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_process
			(line__69(_architecture 0 0 69 (_process (_wait_for)(_target(2)))))
			(line__77(_architecture 1 0 77 (_assignment (_simple)(_target(3)))))
			(line__78(_architecture 2 0 78 (_assignment (_simple)(_alias((flagd)(_string \"0"\)))(_target(0)))))
			(line__81(_architecture 3 0 81 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 4 -1
	)
)
I 000068 55 593 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 93 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088254559 2014.05.14 13:24:14)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 17114510154140001316054d4311421114111f1241)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400088496816 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088496817 2014.05.14 13:28:16)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 653765653531677335647c3f326333603366606664)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400088497623 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088497624 2014.05.14 13:28:17)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d3838e80d6d297d185c7dbd387d287d387878681)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10285         1400088498047 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400088498048 2014.05.14 13:28:18)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 366436323864602065303435706d643065303731303033)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4723          1400088500169 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088500170 2014.05.14 13:28:20)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 7f2d2c7f212d29692a7f6f2678787c792c797e7879)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088500173 2014.05.14 13:28:20)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 7f2c2e7e2c2928687b7e6d252b792a797c79777a29)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400088656443 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088656444 2014.05.14 13:30:56)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eae8ebb9eebee8fcbaebf3b0bdecbcefbce9efe9eb)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400088657539 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088657540 2014.05.14 13:30:57)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2c2d2b7b797d387e2a68747c287d287c2828292e)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10285         1400088657848 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400088657849 2014.05.14 13:30:57)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 666466676834307035606465203d346035606761606063)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4723          1400088663429 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088663430 2014.05.14 13:31:03)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 36356332386460206336266f313135306530373130)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088663433 2014.05.14 13:31:03)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 36346133356061213237246c6230633035303e3360)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400088988749 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400088988750 2014.05.14 13:36:28)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e4e7e7b7b5b0e6f2b4e5fdbeb3e2b2e1b2e7e1e7e5)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400088991847 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400088991848 2014.05.14 13:36:31)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04075403005357125400425e560257025602020304)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10285         1400088992147 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400088992148 2014.05.14 13:36:32)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2d2d2b28717f7b3b7e2b2f2e6b767f2b7e2b2c2a2b2b28)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4723          1400088992512 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400088992513 2014.05.14 13:36:32)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a3a3a4f5a8f1f5b5f6a3b3faa4a4a0a5f0a5a2a4a5)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400088992516 2014.05.14 13:36:32)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a3a2a6f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400089078239 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400089078240 2014.05.14 13:37:58)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code 7e2a787f22292c687b7838212a7d7f7d7c79767d76)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400089078343 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code db8fd989888d8ccd84d5c882dcddd8dd8ddd8fdcdb)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400089078350 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400089078351 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebbfefb8bfbcecfde6ecfbb1bcedb8edbdecebedef)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400089078357 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400089078358 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebbfefb8bfbcecfde1ebfbb1bcedb8edbdecebece8)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400089078365 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400089078366 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code faaefeaaadadfdecf0ffeaa0adfca9fcacfdfafdfc)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400089078397 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400089078398 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4e4a1d194d480c4a1b03414b1c1c1c491c4c1d1a)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400089078405 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400089078406 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4f181d434d470c1f4c0e401d1d1f1d1e1d191c12)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400089078413 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400089078414 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 297c2b2d287e743f2c2d3d73712f7c2e2a2f212f20)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400089078423 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400089078424 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 297d2d2d247e7a3f2e2f39727d2f7a2e2a2f2c2f2c)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400089078429 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400089078430 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396d3b3c666f682f6e6d2d636d3e3b3f3a3f6f3e3c)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400089078441 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400089078442 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 481d4a4b491f495f494f5b131d4e4b4e1e4f4d4e1d)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400089078455 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400089078456 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 580d5b5b060f5f4e085e1e030f5e5d5f5a5e5b5e0e)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400089078468 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400089078469 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 580d595b510e0e4e09084c020a5e0e5f5d5e0d5f5c)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400089078474 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400089078475 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 683d6c69603f387e3f387b326f6f6d6e3d6f6c6e6d)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400089078486 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400089078487 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 683c6068353f3f7f696e7d326d6e6d6e3d6f6c6e6d)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400089078492 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400089078493 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 77237177722022607f24622d737174712171737172)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400089078498 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400089078499 2014.05.14 13:37:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 77237177722022607c72632d237174712171737172)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400089078776 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089078777 2014.05.14 13:37:58)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90c4949e90c7c386c094d6cac296c396c296969790)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400089078886 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089078887 2014.05.14 13:37:58)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fda9feadfca9ffebadfce4a7aafbabf8abfef8fefc)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10143         1400089078963 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089078964 2014.05.14 13:37:58)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4b1f4e4811191d5d184d49480d10194d184d4a4c4d4d4e)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1400089079037 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400089079038 2014.05.14 13:37:59)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cd9b96c5cd9b8f9c9880c3ce9fcf9ccf9a9c9a98)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400089079041 2014.05.14 13:37:59)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cc9e9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4723          1400089079046 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089079047 2014.05.14 13:37:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 99cd9c9798cbcf8fcc9989c09e9e9a9fca9f989e9f)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089079050 2014.05.14 13:37:59)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a9fcaefea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400089085217 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089085218 2014.05.14 13:38:05)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bbeee8efbcefb9adebbaa2e1ecbdedbeedb8beb8ba)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400089085551 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089085552 2014.05.14 13:38:05)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 025750050055511452064458500451045004040502)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10143         1400089086186 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089086187 2014.05.14 13:38:06)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 82d7d28d88d0d494d1848081c4d9d084d1848385848487)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4723          1400089086558 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089086559 2014.05.14 13:38:06)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f8aafea9f8aaaeeeadf8e8a1fffffbfeabfef9fffe)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089086570 2014.05.14 13:38:06)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 085b0d0e055e5f1f0c091a525c0e5d0e0b0e000d5e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000050 55 6511          1400089146432 fifo_arch
(_unit VHDL (fifo_512x8 0 6 (fifo_arch 0 20 ))
	(_version va7)
	(_time 1400089146433 2014.05.14 13:39:06)
	(_source (\./../src/fifo_512x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_code da8e8d88828d88ccdfdc9c858ed9dbd9d8ddd2d9d2)
	(_entity
		(_time 1399649155695)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal din ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal write_busy ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal dout ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal read_busy ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal fifo_clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in )(_event))))
		(_port (_internal reset_al ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal next_write_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal next_read_occupancy ~STD_LOGIC_VECTOR{9~downto~0}~13 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal next_write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal write_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal next_read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal read_ptr ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29 (_architecture (_uni ))))
		(_signal (_internal read_index ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal dout_next ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_architecture (_uni ))))
		(_signal (_internal write_busy_d ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal fifo_full_s ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal fifo_empty_s ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal read_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal write_occ_case_sel ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal memory 0 38 (_array ~STD_LOGIC_VECTOR{15~downto~0}~132 ((_downto (i 511)(i 0))))))
		(_signal (_internal data_array memory 0 40 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_target(14))(_sensitivity(6)(7)(13))(_dssslsensitivity 2))))
			(line__55(_architecture 1 0 55 (_process (_simple)(_target(13))(_sensitivity(14)(20)(1)(8)))))
			(line__64(_architecture 2 0 64 (_process (_target(16))(_sensitivity(6)(7)(15))(_dssslsensitivity 2))))
			(line__74(_architecture 3 0 74 (_process (_simple)(_target(15))(_sensitivity(16)(21)(4)(8)))))
			(line__83(_architecture 4 0 83 (_process (_simple)(_target(17))(_sensitivity(15)(16)(4)))))
			(line__92(_architecture 5 0 92 (_process (_target(24))(_sensitivity(6)(14)(0)(1))(_dssslsensitivity 1)(_monitor))))
			(line__102(_architecture 6 0 102 (_process (_target(3))(_sensitivity(6)(18))(_dssslsensitivity 1))))
			(line__108(_architecture 7 0 108 (_assignment (_simple)(_target(18))(_sensitivity(17(d_7_0))(24))(_monitor))))
			(line__110(_architecture 8 0 110 (_process (_target(9))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__118(_architecture 9 0 118 (_process (_target(10))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__127(_architecture 10 0 127 (_process (_target(19))(_sensitivity(6)(7)(1))(_dssslsensitivity 2))))
			(line__135(_architecture 11 0 135 (_assignment (_simple)(_alias((read_occ_case_sel)(write_busy_d)(read_busy)))(_target(22))(_sensitivity(19)(4)))))
			(line__136(_architecture 12 0 136 (_assignment (_simple)(_alias((write_occ_case_sel)(write_busy)(read_busy)))(_target(23))(_sensitivity(1)(4)))))
			(line__138(_architecture 13 0 138 (_process (_simple)(_target(12))(_sensitivity(10)(22)(8)))))
			(line__152(_architecture 14 0 152 (_process (_simple)(_target(11))(_sensitivity(9)(23)(8)))))
			(line__167(_architecture 15 0 167 (_process (_target(20))(_sensitivity(6)(7)(11))(_dssslsensitivity 2))))
			(line__180(_architecture 16 0 180 (_assignment (_simple)(_alias((fifo_full)(fifo_full_s)))(_simpleassign BUF)(_target(2))(_sensitivity(20)))))
			(line__182(_architecture 17 0 182 (_process (_target(21))(_sensitivity(6)(7)(12))(_dssslsensitivity 2))))
			(line__194(_architecture 18 0 194 (_assignment (_simple)(_alias((fifo_empty)(fifo_empty_s)))(_simpleassign BUF)(_target(5))(_sensitivity(21)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (24)
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 514 )
		(514 )
		(770 )
		(515 )
		(771 )
		(33686019 33686018 514 )
	)
	(_model . fifo_arch 19 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400089146557 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 56020655510001400958450f515055500050025156)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400089146563 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400089146564 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 56020055560151405b51460c015005500051565052)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(1)(6))(_read(2)(5(_range 11))(5(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400089146569 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400089146570 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66323066663161706c66763c316035603061666165)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400089146575 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400089146576 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 66323066663161706c63763c316035603061666160)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400089146581 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400089146582 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 663265663231347036677f3d376060603560306166)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400089146593 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400089146594 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7623277778212b607320622c71717371727175707e)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400089146599 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400089146600 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 7623277778212b607372622c2e70237175707e707f)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400089146605 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400089146606 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 85d1d28b84d2d693828395ded183d6828683808380)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400089146616 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400089146617 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 95c1c49ac6c3c483c2c181cfc19297939693c39290)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400089146625 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400089146626 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 95c0c49b99c29482949286cec0939693c3929093c0)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400089146633 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400089146634 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a4f1f4f3f6f3a3b2f4a2e2fff3a2a1a3a6a2a7a2f2)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400089146644 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400089146645 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a4f1f6f3a1f2f2b2f5f4b0fef6a2f2a3a1a2f1a3a0)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400089146650 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400089146651 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b4e1e3e1b0e3e4a2e3e4a7eeb3b3b1b2e1b3b0b2b1)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400089146656 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400089146657 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b4e0efe0e5e3e3a3b5b2a1eeb1b2b1b2e1b3b0b2b1)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400089146668 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400089146669 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c4909190c29391d3cc97d19ec0c2c7c292c2c0c2c1)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400089146674 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400089146675 2014.05.14 13:39:06)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c4909190c29391d3cfc1d09e90c2c7c292c2c0c2c1)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400089146898 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089146899 2014.05.14 13:39:06)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aefafbf8fbf9fdb8feaae8f4fca8fda8fca8a8a9ae)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400089146988 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089146989 2014.05.14 13:39:06)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fca8aeacfaa8feeaacfde5a6abfaaaf9aafff9fffd)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10285         1400089147060 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089147061 2014.05.14 13:39:07)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 4a1e184913181c5c194c48490c11184c194c4b4d4c4c4f)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 3088          1400089147188 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400089147189 2014.05.14 13:39:07)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c69293939592c4d0c3c7df9c91c090c390c5c3c5c7)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400089147192 2014.05.14 13:39:07)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6939693c59091d1c2c7d49c92c093c0c5c0cec390)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4723          1400089147198 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089147199 2014.05.14 13:39:07)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code d6828485d88480c083d6c68fd1d1d5d085d0d7d1d0)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089147202 2014.05.14 13:39:07)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code d6838684d58081c1d2d7c48c82d083d0d5d0ded380)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400089150646 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089150647 2014.05.14 13:39:10)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4e1b1d4c4e1a4c581e4f57141948184b184d4b4d4f)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400089150938 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089150939 2014.05.14 13:39:10)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76232376702125602672302c247025702470707176)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10285         1400089151266 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089151267 2014.05.14 13:39:11)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code beebecebe3ece8a8edb8bcbdf8e5ecb8edb8bfb9b8b8bb)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 124 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 133 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_process
			(line__121(_architecture 0 0 121 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__122(_architecture 1 0 122 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__164(_architecture 4 0 164 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__165(_architecture 5 0 165 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__167(_architecture 6 0 167 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__168(_architecture 7 0 168 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__170(_architecture 8 0 170 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__172(_architecture 9 0 172 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__182(_architecture 10 0 182 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__192(_architecture 11 0 192 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__193(_architecture 12 0 193 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__195(_architecture 13 0 195 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__203(_architecture 14 0 203 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__207(_architecture 15 0 207 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__215(_architecture 16 0 215 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__226(_architecture 17 0 226 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__237(_architecture 18 0 237 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__246(_architecture 19 0 246 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 256 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 265 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__302(_architecture 22 0 302 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4723          1400089151595 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089151596 2014.05.14 13:39:11)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 05505502085753135005155c020206035603040203)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089151600 2014.05.14 13:39:11)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 05515703055352120104175f5103500306030d0053)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400089450682 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 43401741411514551c4d501a444540451545174443)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400089450691 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400089450692 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 52510051560555445f554208055401540455525456)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400089450762 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400089450763 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9192c39e96c696879b9181cbc697c297c796919692)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400089450771 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400089450772 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a0a3f2f7a6f7a7b6aaa5b0faf7a6f3a6f6a7a0a7a6)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400089450779 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400089450780 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a0a3a7f7f2f7f2b6f0a1b9fbf1a6a6a6f3a6f6a7a0)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400089450787 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400089450788 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0b2e5e4b8e7eda6b5e6a4eab7b7b5b7b4b7b3b6b8)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400089450794 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400089450795 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b0b2e5e4b8e7eda6b5b4a4eae8b6e5b7b3b6b8b6b9)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400089450801 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400089450802 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0c39395c49793d6c7c6d09b94c693c7c3c6c5c6c5)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400089450807 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400089450808 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0c39595969691d69794d49a94c7c2c6c3c696c7c5)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400089450813 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400089450814 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c0c29594c997c1d7c1c7d39b95c6c3c696c7c5c695)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400089450819 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400089450820 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfcd9b9acf98c8d99fc9899498c9cac8cdc9ccc999)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400089450825 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400089450826 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfcd999a989999d99e9fdb959dc999c8cac99ac8cb)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400089450831 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400089450832 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfcd9c9b99989fd9989fdc95c8c8cac99ac8cbc9ca)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400089450837 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400089450838 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dfdc808ddc8888c8ded9ca85dad9dad98ad8dbd9da)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400089450843 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400089450844 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dfdc8e8c8b888ac8d78cca85dbd9dcd989d9dbd9da)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400089450849 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400089450850 2014.05.14 13:44:10)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dfdc8e8c8b888ac8d4dacb858bd9dcd989d9dbd9da)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400089451111 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089451112 2014.05.14 13:44:11)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8f8fea9f0afabeea8fcbea2aafeabfeaafefefff8)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400089451204 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089451205 2014.05.14 13:44:11)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 555555560501574305544c0f025303500356505654)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10541         1400089451278 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089451279 2014.05.14 13:44:11)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9494939a98c6c282c7929698d2cfc692c7929593929291)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400089451357 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400089451358 2014.05.14 13:44:11)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e2e2b1b5b6e0f4e7e3fbb8b5e4b4e7b4e1e7e1e3)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400089451361 2014.05.14 13:44:11)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e3e7b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4723          1400089451366 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089451367 2014.05.14 13:44:11)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f1f1f6a0f8a3a7e7a4f1e1a8f6f6f2f7a2f7f0f6f7)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089451381 2014.05.14 13:44:11)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 01000707055756160500135b550754070207090457)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400089456305 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400089456306 2014.05.14 13:44:16)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 424346401516405412435b18154414471441474143)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400089456623 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400089456624 2014.05.14 13:44:16)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7b7a7a2b2d296c2a7e3c20287c297c287c7c7d7a)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10541         1400089456947 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400089456948 2014.05.14 13:44:16)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c2c3c396c89094d491c4c0ce849990c491c4c3c5c4c4c7)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4723          1400089457257 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400089457258 2014.05.14 13:44:17)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code eaebe4b8b3b8bcfcbfeafab3edede9ecb9ecebedec)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_process (_wait_for)(_target(2)))))
			(line__83(_architecture 1 0 83 (_process (_wait_for)(_target(1)(3)))))
			(line__94(_architecture 2 0 94 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_model . TB_ARCHITECTURE 3 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 106 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400089457261 2014.05.14 13:44:17)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code fafaf6aaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090061364 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebbfe9b8b8bdbcfdb4e5f8b2ecede8edbdedbfeceb)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400090061369 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090061370 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebbfefb8bfbcecfde6ecfbb1bcedb8edbdecebedef)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400090061376 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090061377 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbafffabafacfcedf1fbeba1acfda8fdadfcfbfcf8)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400090061382 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090061383 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbafffabafacfcedf1feeba1acfda8fdadfcfbfcfd)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400090061390 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090061391 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0a5e5a0c095d581c5a0b13515b0c0c0c590c5c0d0a)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400090061396 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090061397 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0a5f080c535d571c0f5c1e500d0d0f0d0e0d090c02)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400090061403 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090061404 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0a5f080c535d571c0f0e1e50520c5f0d090c020c03)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400090061409 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090061410 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4e1e1d4f4d490c1d1c0a414e1c491d191c1f1c1f)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400090061415 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090061416 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4e181d1d4c4b0c4d4e0e404e1d181c191c4c1d1f)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400090061421 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090061422 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a4f181c424d1b0d1b1d09414f1c191c4c1d1f1c4f)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400090061427 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090061428 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 297c2a2d767e2e3f792f6f727e2f2c2e2b2f2a2f7f)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400090061433 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090061434 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 297c282d217f7f3f78793d737b2f7f2e2c2f7c2e2d)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400090061439 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090061440 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 297c2d2c207e793f7e793a732e2e2c2f7c2e2d2f2c)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400090061445 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090061446 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396d313c656e6e2e383f2c633c3f3c3f6c3e3d3f3c)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400090061451 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090061452 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396d3f3d326e6c2e316a2c633d3f3a3f6f3f3d3f3c)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400090061457 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090061458 2014.05.14 13:54:21)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396d3f3d326e6c2e323c2d636d3f3a3f6f3f3d3f3c)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090062033 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090062034 2014.05.14 13:54:22)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ade8f85dbddd99cda8eccd0d88cd98cd88c8c8d8a)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090062125 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090062126 2014.05.14 13:54:22)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e7b3e5b4b5b3e5f1b7e6febdb0e1b1e2b1e4e2e4e6)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10541         1400090062195 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090062196 2014.05.14 13:54:22)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 26722423287470307520242a607d742075202721202023)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400090062269 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090062270 2014.05.14 13:54:22)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 742071752520766271756d2e237222712277717775)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090062273 2014.05.14 13:54:22)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74217475752223637075662e2072217277727c7122)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 111 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090062278 2014.05.14 13:54:22)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 74217475752223637075662e2072217277727c7122)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090073708 2014.05.14 13:54:33)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1f4c1c184849480940110c4618191c1949194b181f)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400090073714 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090073715 2014.05.14 13:54:33)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e7d2b2a7d79293823293e7479287d2878292e282a)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400090073721 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090073722 2014.05.14 13:54:33)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 2e7d2b2a7d792938242e3e7479287d2878292e292d)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400090074569 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090074570 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 792a7978762e7e6f737c69232e7f2a7f2f7e797e7f)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400090074575 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090074576 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 88dbdd86d2dfda9ed88991d3d98e8e8edb8ede8f88)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400090074581 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090074582 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 88da8f8688dfd59e8dde9cd28f8f8d8f8c8f8b8e80)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400090074587 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090074588 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 88da8f8688dfd59e8d8c9cd2d08edd8f8b8e808e81)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400090074593 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090074594 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 98cb999794cfcb8e9f9e88c3cc9ecb9f9b9e9d9e9d)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400090074599 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090074600 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 98cb9f97c6cec98ecfcc8cc2cc9f9a9e9b9ece9f9d)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400090074605 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090074606 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 98ca9f9699cf998f999f8bc3cd9e9b9ece9f9d9ecd)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400090074611 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090074612 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a8faaefff6ffafbef8aeeef3ffaeadafaaaeabaefe)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400090074617 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090074618 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a8faacffa1fefebef9f8bcf2faaefeafadaefdafac)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400090074623 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090074624 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a8faa9fea0fff8befff8bbf2afafadaefdafacaead)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400090074629 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090074630 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b7e4bae3e5e0e0a0b6b1a2edb2b1b2b1e2b0b3b1b2)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400090074635 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090074636 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b7e4b4e2b2e0e2a0bfe4a2edb3b1b4b1e1b1b3b1b2)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400090074641 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090074642 2014.05.14 13:54:34)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b7e4b4e2b2e0e2a0bcb2a3ede3b1b4b1e1b1b3b1b2)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090076637 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090076638 2014.05.14 13:54:36)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c7c19a90c3c782c490d2cec692c792c692929394)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090076727 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090076728 2014.05.14 13:54:36)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f1a2a3a1a5a5f3e7a1f0e8aba6f7a7f4a7f2f4f2f0)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10541         1400090076815 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090076816 2014.05.14 13:54:36)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3f6c6d3b616d69296c393d3379646d396c393e3839393a)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400090076889 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090076890 2014.05.14 13:54:36)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8dded8838cd98f9b888c94d7da8bdb88db8e888e8c)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090076893 2014.05.14 13:54:36)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddfdd83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 111 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090076899 2014.05.14 13:54:36)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 9dcfcd92cccbca8a999c8fc7c99bc89b9e9b9598cb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090218060 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0a0d0d0c5a5c5d1c550419530d0c090c5c0c5e0d0a)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400090218066 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090218067 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0a0d0b0c5d5d0d1c070d1a505d0c590c5c0d0a0c0e)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400090218073 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090218074 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a1d1b1d4d4d1d0c101a0a404d1c491c4c1d1a1d19)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400090218082 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090218083 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1a1d1b1d4d4d1d0c101f0a404d1c491c4c1d1a1d1c)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400090218090 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090218091 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 292e7d2d727e7b3f79283072782f2f2f7a2f7f2e29)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400090218096 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090218097 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 292f2f2d287e743f2c7f3d732e2e2c2e2d2e2a2f21)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400090218102 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090218103 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 393f3f3c386e642f3c3d2d63613f6c3e3a3f313f30)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400090218108 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090218109 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 393e393c346e6a2f3e3f29626d3f6a3e3a3f3c3f3c)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400090218114 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090218115 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 393e3f3c666f682f6e6d2d636d3e3b3f3a3f6f3e3c)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400090218121 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090218122 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 484e4e4b491f495f494f5b131d4e4b4e1e4f4d4e1d)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400090218129 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090218130 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 484e4f4a161f4f5e184e0e131f4e4d4f4a4e4b4e1e)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400090218136 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090218137 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 585e5d5b510e0e4e09084c020a5e0e5f5d5e0d5f5c)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400090218143 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090218144 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 585e585a500f084e0f084b025f5f5d5e0d5f5c5e5d)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400090218149 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090218150 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 686f6468353f3f7f696e7d326d6e6d6e3d6f6c6e6d)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400090218155 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090218156 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 686f6a69623f3d7f603b7d326c6e6b6e3e6e6c6e6d)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400090218161 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090218162 2014.05.14 13:56:58)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 686f6a69623f3d7f636d7c323c6e6b6e3e6e6c6e6d)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090218559 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090218560 2014.05.14 13:56:58)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fdfafdaca9aaaeebadf9bba7affbaefbaffbfbfafd)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090218654 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090218655 2014.05.14 13:56:58)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5b5c5d585c0f594d0b5a42010c5d0d5e0d585e585a)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10541         1400090218727 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090218728 2014.05.14 13:56:58)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a9aea8ffa8fbffbffaafaba5eff2fbaffaafa8aeafafac)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(5)(12)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(0)(14)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(4)(12))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(4)(5)(12))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400090218804 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090218805 2014.05.14 13:56:58)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f0f1a7a5a3f5e1f2f6eeada0f1a1f2a1f4f2f4f6)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090218808 2014.05.14 13:56:58)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f7f1f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 5144          1400090218813 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090218814 2014.05.14 13:56:58)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f7f0f6a6f8a5a1e1a2a5e7aef0f0f4f1a4f1f6f0f1)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)(3)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 50463234 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090218817 2014.05.14 13:56:58)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f7f1f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090218956 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090218957 2014.05.14 13:56:58)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83848a8dd5d78195d3829ad9d485d586d580868082)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090297843 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bdbfece9e8ebeaabe2b3aee4babbbebbebbbe9babd)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400090297849 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090297850 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bdbfeae9efeabaabb0baade7eabbeebbebbabdbbb9)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400090297855 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090297856 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bdbfeae9efeabaabb7bdade7eabbeebbebbabdbabe)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400090297861 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090297862 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ccce9b99999bcbdac6c9dc969bca9fca9acbcccbca)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400090297867 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090297868 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cccece99cd9b9eda9ccdd5979dcacaca9fca9acbcc)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400090297873 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090297874 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cccf9c99979b91dac99ad896cbcbc9cbc8cbcfcac4)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400090297879 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090297880 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dcdf8c8e878b81cad9d8c88684da89dbdfdad4dad5)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400090297885 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090297886 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dcde8a8e8b8b8fcadbdacc8788da8fdbdfdad9dad9)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400090297891 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090297892 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dcde8c8ed98a8dca8b88c88688dbdedadfda8adbd9)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400090297897 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090297898 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebe8bbb9b0bceafceaecf8b0beede8edbdeceeedbe)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400090297903 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090297904 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebe8bab8efbcecfdbbedadb0bcedeeece9ede8edbd)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400090297909 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090297910 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ebe8b8b8b8bdbdfdbabbffb1b9edbdeceeedbeecef)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400090297915 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090297916 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbf8adaaa9acabedacabe8a1fcfcfefdaefcfffdfe)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400090297921 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090297922 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbf9a1abfcacacecfafdeea1fefdfefdaefcfffdfe)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400090297927 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090297928 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fbf9afaaabacaeecf3a8eea1fffdf8fdadfdfffdfe)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400090297933 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090297934 2014.05.14 13:58:17)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0b09580c5b5c5e1c000e1f515f0d080d5d0d0f0d0e)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090298102 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090298103 2014.05.14 13:58:18)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b4e4e3b0e1e5a0e6b2f0ece4b0e5b0e4b0b0b1b6)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090298338 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090298339 2014.05.14 13:58:18)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a2f4f7f5f4a2b6f0a1b9faf7a6f6a5f6a3a5a3a1)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10541         1400090298413 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090298414 2014.05.14 13:58:18)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eeecbdbcb3bcb8f8bde8ece2a8b5bce8bde8efe9e8e8eb)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400090298485 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090298486 2014.05.14 13:58:18)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3e6b393a683e2a393d25666b3a6a396a3f393f3d)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090298489 2014.05.14 13:58:18)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3c3f6e396a6a6b2b383d2e66683a693a3f3a34396a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4999          1400090298494 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090298495 2014.05.14 13:58:18)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 3c3e6c38676e6a2a696e2c653b3b3f3a6f3a3d3b3a)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090298498 2014.05.14 13:58:18)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 3c3f6e396a6a6b2b383d2e66683a693a3f3a34396a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090303444 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090303445 2014.05.14 13:58:23)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9d9d9e929cc99f8bcd9c84c7ca9bcb98cb9e989e9c)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400090303736 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090303737 2014.05.14 13:58:23)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b6b6b3e3b0e1e5a0e6b2f0ece4b0e5b0e4b0b0b1b6)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10541         1400090304031 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090304032 2014.05.14 13:58:24)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code dededc8d838c88c88dd8dcd298858cd88dd8dfd9d8d8db)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4999          1400090304366 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090304367 2014.05.14 13:58:24)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 35353531386763236067256c323236336633343233)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090304370 2014.05.14 13:58:24)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 35343730356362223134276f6133603336333d3063)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090480622 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bfb8bbebe8e9e8a9e0b1ace6b8b9bcb9e9b9ebb8bf)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
I 000049 55 3009          1400090480627 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090480628 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bfb8bdebefe8b8a9b2b8afe5e8b9ecb9e9b8bfb9bb)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 3132          1400090480634 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090480635 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfc8cd9a9f98c8d9c5cfdf9598c99cc999c8cfc8cc)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
I 000049 55 3415          1400090480640 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090480641 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfc8cd9a9f98c8d9c5cadf9598c99cc999c8cfc8c9)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 2716          1400090480646 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090480647 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cfc8989acb989dd99fced6949ec9c9c99cc999c8cf)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2577          1400090480652 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090480653 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ded8db8c838983c8db88ca84d9d9dbd9dad9ddd8d6)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
I 000049 55 2672          1400090480658 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090480659 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ded8db8c838983c8dbdaca8486d88bd9ddd8d6d8d7)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
I 000049 55 1460          1400090480664 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090480665 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code ded9dd8c8f898dc8d9d8ce858ad88dd9ddd8dbd8db)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
I 000049 55 2215          1400090480670 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090480671 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eee9ebbdedb8bff8b9bafab4bae9ece8ede8b8e9eb)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2323          1400090480676 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090480677 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eee8ebbcb2b9eff9efe9fdb5bbe8ede8b8e9ebe8bb)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2573          1400090480682 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090480683 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code eee8eabdedb9e9f8bee8a8b5b9e8ebe9ece8ede8b8)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2539          1400090480688 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090480689 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fdfbfbada8ababebacade9a7affbabfaf8fba8faf9)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 2317          1400090480694 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090480695 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code fdfbfeaca9aaadebaaadeea7fafaf8fba8faf9fbf8)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 2560          1400090480700 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090480701 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0d0a030b0c5a5a1a0c0b1857080b080b580a090b08)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
I 000049 55 1590          1400090480706 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090480707 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0d0a0d0a5b5a581a055e1857090b0e0b5b0b090b08)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
I 000049 55 1916          1400090480712 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090480713 2014.05.14 14:01:20)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 0d0a0d0a5b5a581a06081957590b0e0b5b0b090b08)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090481072 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090481073 2014.05.14 14:01:21)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 83848d8c80d4d095d387c5d9d185d085d185858483)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090481165 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090481166 2014.05.14 14:01:21)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e6e8b2b5b5e3f7b1e0f8bbb6e7b7e4b7e2e4e2e0)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10399         1400090481241 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090481242 2014.05.14 14:01:21)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1f181019414d49094c191d1359444d194c191e1819191a)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 3088          1400090481341 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090481342 2014.05.14 14:01:21)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8a85838cd98f9b888c94d7da8bdb88db8e888e8c)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090481345 2014.05.14 14:01:21)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8d8b8083dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4999          1400090481350 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090481351 2014.05.14 14:01:21)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8d8a8282d1dfdb9bd8df9dd48a8a8e8bde8b8c8a8b)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090481354 2014.05.14 14:01:21)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 9c9a9193cacacb8b989d8ec6c89ac99a9f9a9499ca)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090486446 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090486447 2014.05.14 14:01:26)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a7e2f7b7e2e786c2a7b63202d7c2c7f2c797f797b)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400090486752 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090486753 2014.05.14 14:01:26)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2b6e1e7b0e5e1a4e2b6f4e8e0b4e1b4e0b4b4b5b2)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10399         1400090487040 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090487041 2014.05.14 14:01:27)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code cbcf9b9f91999ddd98cdc9c78d9099cd98cdcacccdcdce)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4999          1400090487324 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090487325 2014.05.14 14:01:27)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code e3e6e5b1e8b1b5f5b6b1f3bae4e4e0e5b0e5e2e4e5)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090487328 2014.05.14 14:01:27)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f3f7f7a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
V 000047 55 905 1399649156046 basic_components
(_unit VHDL (basic_components 0 14 (basic_components 0 249 ))
	(_version va7)
	(_time 1400090744287 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code a8aff9ffa1feffbef7a6bbf1afaeabaefeaefcafa8)
	(_entity
		(_time 1399649156046)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_subprogram
			(_internal ciellog2 0 0 16 (_entity (_function ~extSTD.STANDARD.INTEGER)))
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Basic_Components 1 -1
	)
)
V 000049 55 3009          1400090744294 behavior
(_unit VHDL (dflipflop 0 283 (behavior 0 299 ))
	(_version va7)
	(_time 1400090744295 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b8bfefecb6efbfaeb5bfa8e2efbeebbeeebfb8bebc)
	(_entity
		(_time 1399649156053)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 285 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 286 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 287 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 288 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 291 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 292 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 293 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 294 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 295 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 300 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 300 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 301 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 302 (_architecture (_uni )(_event))))
		(_process
			(line__305(_architecture 0 0 305 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__311(_architecture 1 0 311 (_assignment (_simple)(_target(4))(_sensitivity(5(_object 2)))(_read(5(_object 2))))))
			(line__312(_architecture 2 0 312 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(5(0)))(_sensitivity(3)))))
			(line__314(_architecture 3 0 314 (_process (_simple)(_target(5(_range 8))(5(_range 9))(5(_range 10)))(_sensitivity(6)(1))(_read(5(_range 11))(5(_range 12))(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
V 000049 55 3132          1400090744301 behavior
(_unit VHDL (dflipflopsynrst 0 342 (behavior 0 359 ))
	(_version va7)
	(_time 1400090744302 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code b8bfefecb6efbfaeb2b8a8e2efbeebbeeebfb8bfbb)
	(_entity
		(_time 1399649156073)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 344 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 345 \1\ (_entity ((i 1)))))
		(_generic (_internal Depth ~extSTD.STANDARD.INTEGER 0 346 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 347 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 350 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 351 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 352 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 353 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 354 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 355 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 360 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_type (_internal RegisterBank 0 360 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 7 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 361 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 362 (_architecture (_uni )(_event))))
		(_process
			(line__365(_architecture 0 0 365 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__371(_architecture 1 0 371 (_assignment (_simple)(_target(5))(_sensitivity(6(_object 2)))(_read(6(_object 2))))))
			(line__372(_architecture 2 0 372 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__374(_architecture 3 0 374 (_process (_simple)(_target(6(_range 8))(6(_range 9))(6(_range 10))(6(_range 11))(6(_range 12)))(_sensitivity(1)(7))(_read(2)(3)(6(_range 13))(6(_range 14))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 15 -1
	)
)
V 000049 55 3415          1400090744310 behavior
(_unit VHDL (dflipflopvardepth 0 408 (behavior 0 425 ))
	(_version va7)
	(_time 1400090744311 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c7c09092c690c0d1cdc2d79d90c194c191c0c7c0c1)
	(_entity
		(_time 1399649156081)
		(_use (.(Basic_Components))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 410 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 411 \1\ (_entity ((i 1)))))
		(_generic (_internal MaxDepth ~extSTD.STANDARD.INTEGER 0 412 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 413 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 416 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 417 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 418 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal Depth ~STD_LOGIC_VECTOR{ciellog2{MaxDepth}-1~downto~0}~12 0 419 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 420 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 421 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 426 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal RegisterBank 0 426 (_array ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 ((_downto (c 8 )(i 0))))))
		(_signal (_internal Intermediate RegisterBank 0 427 (_architecture (_uni ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 428 (_architecture (_uni )(_event))))
		(_process
			(line__431(_architecture 0 0 431 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__437(_architecture 1 0 437 (_assignment (_simple)(_target(5))(_sensitivity(3)(6)))))
			(line__438(_architecture 2 0 438 (_assignment (_simple)(_alias((Intermediate(0))(DIn)))(_target(6(0)))(_sensitivity(4)))))
			(line__440(_architecture 3 0 440 (_process (_simple)(_target(6(_range 9))(6(_range 10))(6(_range 11)))(_sensitivity(1)(7))(_read(2)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external ciellog2 (. Basic_Components 0))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
V 000049 55 2716          1400090744316 behavior
(_unit VHDL (jkflipflop 0 466 (behavior 0 480 ))
	(_version va7)
	(_time 1400090744317 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c7c0c592929095d197c6de9c96c1c1c194c191c0c7)
	(_entity
		(_time 1399649156087)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 468 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 469 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 470 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 473 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 474 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Set ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_port (_internal Unset ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 475 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 476 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 481 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 482 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_variable (_internal JK ~STD_LOGIC_VECTOR{1~downto~0}~13 0 494 (_process 2 )))
		(_process
			(line__485(_architecture 0 0 485 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__491(_architecture 1 0 491 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__493(_architecture 2 0 493 (_process (_simple)(_target(6))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(514 )
		(770 )
		(515 )
		(771 )
	)
	(_model . behavior 6 -1
	)
)
V 000049 55 2577          1400090744322 behavior
(_unit VHDL (shiftout 0 537 (behavior 0 554 ))
	(_version va7)
	(_time 1400090744323 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d7d18785d8808ac1d281c38dd0d0d2d0d3d0d4d1df)
	(_entity
		(_time 1399649156094)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 539 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 540 \1\ (_entity ((i 1)))))
		(_generic (_internal LSBFirst ~extSTD.STANDARD.INTEGER 0 541 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 544 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 545 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 546 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 547 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 548 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 549 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 550 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 555 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 556 (_architecture (_uni (_code 5)))))
		(_process
			(line__559(_architecture 0 0 559 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
			(line__565(_architecture 1 0 565 (_assignment (_simple)(_target(6))(_sensitivity(8(_index 6))(8(0)))(_read(8(_index 7))))))
			(line__571(_architecture 2 0 571 (_process (_simple)(_target(8(0))(8(_range 8))(8(_index 9))(8(_range 10))(8))(_sensitivity(1)(7))(_read(2)(3)(4)(5)(8(_range 11))(8(_range 12))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 13 -1
	)
)
V 000049 55 2672          1400090744328 behavior
(_unit VHDL (shiftin 0 612 (behavior 0 628 ))
	(_version va7)
	(_time 1400090744329 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d7d18785d8808ac1d2d3c38d8fd182d0d4d1dfd1de)
	(_entity
		(_time 1399649156101)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 614 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 615 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 616 \0\ (_entity ((i 0)))))
		(_generic (_internal MSBFirst ~extSTD.STANDARD.INTEGER 0 617 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 620 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 621 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 622 (_entity (_in ))))
		(_port (_internal Fill ~extieee.std_logic_1164.STD_LOGIC 0 623 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 624 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 629 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Data ~STD_LOGIC_VECTOR{bitsize-1~downto~0}~13 0 630 (_architecture (_uni (_code 5)))))
		(_process
			(line__633(_architecture 0 0 633 (_assignment (_simple)(_target(4(_range 6)))(_sensitivity(6(_range 7)))(_read(6(_range 8))))))
			(line__635(_architecture 1 0 635 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__641(_architecture 2 0 641 (_process (_simple)(_target(6(0))(6(_range 9))(6(_index 10))(6(_range 11))(6))(_sensitivity(1)(5))(_read(2)(3)(6(_range 12))(6(_range 13))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 14 -1
	)
)
V 000049 55 1460          1400090744334 Behavior
(_unit VHDL (edgepulse 0 682 (behavior 0 692 ))
	(_version va7)
	(_time 1400090744335 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code d7d08185d48084c1d0d1c78c83d184d0d4d1d2d1d2)
	(_entity
		(_time 1399649156108)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal EdgeType ~extSTD.STANDARD.INTEGER 0 684 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in )(_event))))
		(_port (_internal Din ~extieee.std_logic_1164.STD_LOGIC 0 687 (_entity (_in ))))
		(_port (_internal DOut ~extieee.std_logic_1164.STD_LOGIC 0 688 (_entity (_out ))))
		(_signal (_internal DIn_1 ~extieee.std_logic_1164.STD_LOGIC 0 693 (_architecture (_uni ))))
		(_process
			(line__696(_architecture 0 0 696 (_assignment (_simple)(_target(2))(_sensitivity(1)(3)))))
			(DFF(_architecture 1 0 703 (_process (_target(3))(_sensitivity(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Behavior 2 -1
	)
)
V 000049 55 2215          1400090744340 behavior
(_unit VHDL (counter 0 730 (behavior 0 744 ))
	(_version va7)
	(_time 1400090744341 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e7e0b7b4b6b1b6f1b0b3f3bdb3e0e5e1e4e1b1e0e2)
	(_entity
		(_time 1399649156114)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 732 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 733 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 734 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 737 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 738 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 739 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 740 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 745 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 746 (_architecture (_uni ))))
		(_process
			(line__749(_architecture 0 0 749 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__751(_architecture 1 0 751 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__757(_architecture 2 0 757 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
V 000049 55 2323          1400090744346 behavior
(_unit VHDL (synrstcounter 0 788 (behavior 0 804 ))
	(_version va7)
	(_time 1400090744347 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e7e1b7b5e9b0e6f0e6e0f4bcb2e1e4e1b1e0e2e1b2)
	(_entity
		(_time 1399649156120)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 790 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 791 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 792 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 796 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 797 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 798 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 799 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 800 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 805 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 806 (_architecture (_uni ))))
		(_process
			(line__809(_architecture 0 0 809 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__811(_architecture 1 0 811 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__817(_architecture 2 0 817 (_process (_simple)(_target(6)(6(_range 5))(6(_range 6)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
V 000049 55 2573          1400090744352 behavior
(_unit VHDL (rollovercounter 0 855 (behavior 0 871 ))
	(_version va7)
	(_time 1400090744353 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e7e1b6b4b6b0e0f1b7e1a1bcb0e1e2e0e5e1e4e1b1)
	(_entity
		(_time 1399649156126)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 857 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 858 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 859 \1\ (_entity ((i 1)))))
		(_generic (_internal DefaultVal ~extSTD.STANDARD.INTEGER 0 860 \0\ (_entity ((i 0)))))
		(_generic (_internal MaxVal ~extSTD.STANDARD.INTEGER 0 861 \0\ (_entity ((i 0)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 864 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 865 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 866 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 867 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 872 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 873 (_architecture (_uni ))))
		(_process
			(line__876(_architecture 0 0 876 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
			(line__878(_architecture 1 0 878 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
			(line__884(_architecture 2 0 884 (_process (_simple)(_target(5)(5(_range 5)))(_sensitivity(1)(4))(_read(2)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
V 000049 55 2539          1400090744358 behavior
(_unit VHDL (parldcounter 0 922 (behavior 0 937 ))
	(_version va7)
	(_time 1400090744359 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f6f0a5a6f1a0a0e0a7a6e2aca4f0a0f1f3f0a3f1f2)
	(_entity
		(_time 1399649156132)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 924 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 925 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 926 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 929 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 930 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_port (_internal Ld ~extieee.std_logic_1164.STD_LOGIC 0 931 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 932 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 933 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 938 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 939 (_architecture (_uni ))))
		(_process
			(line__942(_architecture 0 0 942 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__944(_architecture 1 0 944 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__950(_architecture 2 0 950 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
V 000049 55 2317          1400090744364 behavior
(_unit VHDL (updncounter 0 983 (behavior 0 998 ))
	(_version va7)
	(_time 1400090744365 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f6f0a0a7f0a1a6e0a1a6e5acf1f1f3f0a3f1f2f0f3)
	(_entity
		(_time 1399649156138)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 985 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 986 \1\ (_entity ((i 1)))))
		(_generic (_internal StepSize ~extSTD.STANDARD.INTEGER 0 987 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 990 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 991 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 992 (_entity (_in ))))
		(_port (_internal RevDir ~extieee.std_logic_1164.STD_LOGIC 0 993 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 994 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 999 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1000 (_architecture (_uni ))))
		(_process
			(line__1003(_architecture 0 0 1003 (_assignment (_simple)(_target(4))(_sensitivity(6)))))
			(line__1005(_architecture 1 0 1005 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
			(line__1011(_architecture 2 0 1011 (_process (_simple)(_target(6)(6(_range 5)))(_sensitivity(1)(5))(_read(2)(3)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
V 000049 55 2560          1400090744370 behavior
(_unit VHDL (incrementer 0 1044 (behavior 0 1060 ))
	(_version va7)
	(_time 1400090744371 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code f6f1aca6a5a1a1e1f7f0e3acf3f0f3f0a3f1f2f0f3)
	(_entity
		(_time 1399649156144)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1046 \1\ (_entity ((i 1)))))
		(_generic (_internal IncSize ~extSTD.STANDARD.INTEGER 0 1047 \1\ (_entity ((i 1)))))
		(_generic (_internal EdgeTrig ~extSTD.STANDARD.INTEGER 0 1048 \1\ (_entity ((i 1)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1051 (_entity (_in ))))
		(_port (_internal n_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1052 (_entity (_in ))))
		(_port (_internal y_Rst ~extieee.std_logic_1164.STD_LOGIC 0 1053 (_entity (_in ))))
		(_port (_internal En ~extieee.std_logic_1164.STD_LOGIC 0 1054 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Inc ~STD_LOGIC_VECTOR{IncSize-1~downto~0}~12 0 1055 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1056 (_entity (_out ))))
		(_signal (_internal Clk_mod ~extieee.std_logic_1164.STD_LOGIC 0 1061 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal DOut_Buf ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1062 (_architecture (_uni ))))
		(_process
			(line__1065(_architecture 0 0 1065 (_assignment (_simple)(_target(5))(_sensitivity(7)))))
			(line__1067(_architecture 1 0 1067 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
			(line__1073(_architecture 2 0 1073 (_process (_simple)(_target(7)(7(_range 6)))(_sensitivity(1)(6))(_read(2)(3)(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 7 -1
	)
)
V 000049 55 1590          1400090744376 behavior
(_unit VHDL (grayencoder 0 1104 (behavior 0 1115 ))
	(_version va7)
	(_time 1400090744377 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 06015501025153110e55135c020005005000020003)
	(_entity
		(_time 1399649156150)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1106 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1109 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1110 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1111 (_entity (_out ))))
		(_process
			(Clock_Process(_architecture 0 0 1119 (_process (_target(2)(2(_index 3)))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_split (2)
	)
	(_model . behavior 4 -1
	)
)
V 000049 55 1916          1400090744382 behavior
(_unit VHDL (graydecoder 0 1146 (behavior 0 1157 ))
	(_version va7)
	(_time 1400090744383 2014.05.14 14:05:44)
	(_source (\./../src/Basic_Components.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 06015501025153110d03125c520005005000020003)
	(_entity
		(_time 1399649156156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal BitSize ~extSTD.STANDARD.INTEGER 0 1148 \3\ (_entity ((i 3)))))
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 1151 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal DIn ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~12 0 1152 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal DOut ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~122 0 1153 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_signal (_internal Intermediate ~STD_LOGIC_VECTOR{BitSize-1~downto~0}~13 0 1158 (_architecture (_uni ))))
		(_process
			(Loop_Process(_architecture 0 0 1161 (_process (_simple)(_target(3)(3(_index 5)))(_sensitivity(1)(3)))))
			(Clock_Process(_architecture 1 0 1169 (_process (_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavior 6 -1
	)
)
I 000049 55 14433         1400090744648 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090744649 2014.05.14 14:05:44)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0f085c0859585c195f0b49555d095c095d0909080f)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000049 55 21992         1400090744741 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090744742 2014.05.14 14:05:44)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6d6a396d6c396f7b3d6c74373a6b3b683b6e686e6c)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000081 55 10399         1400090744811 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090744812 2014.05.14 14:05:44)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code bbbce8eee1e9edade8bdb9b7fde0e9bde8bdbabcbdbdbe)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
V 000056 55 3088          1400090744885 TB_ARCHITECTURE
(_unit VHDL (an_fifo_512x16_tb 0 6 (tb_architecture 0 9 ))
	(_version va7)
	(_time 1400090744886 2014.05.14 14:05:44)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090e5e0f555d0b1f0c0810535e0f5f0c5f0a0c0a08)
	(_entity
		(_time 1399657999637)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(DATA))
			((Q)(Q))
			((WE)(WE))
			((RE)(RE))
			((WCLOCK)(WCLOCK))
			((RCLOCK)(RCLOCK))
			((FULL)(FULL))
			((EMPTY)(EMPTY))
			((RESET)(RESET))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~134 0 32 (_architecture (_uni ))))
		(_signal (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000047 55 409 0 testbench_for_an_fifo_512x16
(_configuration VHDL (testbench_for_an_fifo_512x16 0 58 (an_fifo_512x16_tb))
	(_version va7)
	(_time 1400090744889 2014.05.14 14:05:44)
	(_source (\./../src/TestBench/an_fifo_512x16_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 090f5b0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . AN_FIFO_512x16 def_arch
			)
		)
	)
)
I 000056 55 4999          1400090744894 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090744895 2014.05.14 14:05:44)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 090e590e085b5f1f5c5b19500e0e0a0f5a0f080e0f)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090744898 2014.05.14 14:05:44)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 090f5b0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090749323 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090749324 2014.05.14 14:05:49)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 575256540503554107564e0d005101520154525456)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400090749603 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090749604 2014.05.14 14:05:49)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 70757770702723662074362a227623762276767770)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10399         1400090749888 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090749889 2014.05.14 14:05:49)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 898c8d8688dbdf9fda8f8b85cfd2db8fda8f888e8f8f8c)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4999          1400090750163 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090750164 2014.05.14 14:05:50)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a1a4a4f7a8f3f7b7f4f3b1f8a6a6a2a7f2a7a0a6a7)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090750167 2014.05.14 14:05:50)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code a1a5a6f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090917232 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090917233 2014.05.14 14:08:37)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 277226237573253177263e7d702171227124222426)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400090917767 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090917768 2014.05.14 14:08:37)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3a6f3e3e6b6d692c6a3e7c60683c693c683c3c3d3a)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10399         1400090918070 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090918071 2014.05.14 14:08:38)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 72277772782024642174707e3429207421747375747477)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4999          1400090918442 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090918443 2014.05.14 14:08:38)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code d98cdb8ad88b8fcf8c8bc980dededadf8adfd8dedf)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090918446 2014.05.14 14:08:38)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code e8bce8bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400090974178 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400090974179 2014.05.14 14:09:34)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 949bc09bc5c09682c4958dcec392c291c297919795)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400090974476 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400090974477 2014.05.14 14:09:34)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bcb3ece9efebefaaecb8fae6eebaefbaeebababbbc)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10401         1400090974776 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400090974777 2014.05.14 14:09:34)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e4b3e2b6e8b6b2f2b7e2e6e8a2bfb6e2b7e2e5e3e2e2e1)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(n_fifo_empty))
			((RESET)(n_reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__147(_architecture 2 0 147 (_assignment (_simple)(_alias((fifo_empty)(n_fifo_empty)))(_simpleassign "not")(_target(29))(_sensitivity(35)))))
			(line__165(_architecture 3 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 4 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 5 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 6 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 7 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 8 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 9 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 10 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 11 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 12 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 13 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 14 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 15 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 16 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 17 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 18 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 19 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 20 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 21 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 22 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 23 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 24 -1
	)
)
I 000056 55 4999          1400090975070 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400090975071 2014.05.14 14:09:35)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 0d5a090a515f5b1b585f1d540a0a0e0b5e0b0c0a0b)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400090975074 2014.05.14 14:09:35)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 0d5b0b0b5c5b5a1a090c1f57590b580b0e0b05085b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
I 000049 55 21992         1400091234052 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400091234053 2014.05.14 14:13:54)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f909b909ccb9d89cf9e86c5c899c99ac99c9a9c9e)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
I 000049 55 14433         1400091234465 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400091234466 2014.05.14 14:13:54)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 444b4547401317521440021e164217421642424344)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
I 000081 55 10247         1400091234764 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400091234765 2014.05.14 14:13:54)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 6c63626d373e3a7a3f6a6e602a373e6a3f6a6d6b6a6a69)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(n_reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__165(_architecture 2 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 3 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 4 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 6 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 7 0 171 (_assignment (_simple)(_alias((pkt_end)(_string \"1"\)))(_target(10)))))
			(line__173(_architecture 8 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 9 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 10 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 11 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 12 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 13 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 14 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 15 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 16 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 17 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 18 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 19 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 22 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
I 000056 55 4999          1400091235058 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400091235059 2014.05.14 14:13:55)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 959a9a9b98c7c383c0c785cc92929693c693949293)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
I 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400091235062 2014.05.14 14:13:55)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 959b989a95c3c282919487cfc193c09396939d90c3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
V 000049 55 21992         1400091549591 DEF_ARCH
(_unit VHDL (an_fifo_512x16 0 8 (def_arch 0 23 ))
	(_version va7)
	(_time 1400091549592 2014.05.14 14:19:09)
	(_source (\./../src/AN_FIFO_512x16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 262621227572243076273f7c712070237025232527)
	(_entity
		(_time 1399649156594)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(or2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(nand2a
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(nand2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(inv
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(and2
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(fifo4k18
			(_object
				(_port (_internal AEVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal AEVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL10 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL9 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL8 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL7 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL6 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL5 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL4 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL2 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL1 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal AFVAL0 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal WD17 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal WD16 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal WD15 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal WD14 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal WD13 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal WD12 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal WD11 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal WD10 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal WD9 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal WD8 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal WD7 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal WD6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal WD5 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal WD4 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal WD3 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal WD2 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal WD1 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal WD0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal WW0 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal WW1 ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal WW2 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal RW0 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal RW1 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
				(_port (_internal RW2 ~extieee.std_logic_1164.STD_LOGIC 0 107 (_entity (_in ((i 0))))))
				(_port (_internal RPIPE ~extieee.std_logic_1164.STD_LOGIC 0 108 (_entity (_in ((i 0))))))
				(_port (_internal WEN ~extieee.std_logic_1164.STD_LOGIC 0 109 (_entity (_in ((i 0))))))
				(_port (_internal REN ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ((i 0))))))
				(_port (_internal WBLK ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ((i 0))))))
				(_port (_internal RBLK ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_in ((i 0))))))
				(_port (_internal WCLK ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_in ((i 0))))))
				(_port (_internal RCLK ~extieee.std_logic_1164.STD_LOGIC 0 114 (_entity (_in ((i 0))))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_in ((i 0))))))
				(_port (_internal ESTOP ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_in ((i 0))))))
				(_port (_internal FSTOP ~extieee.std_logic_1164.STD_LOGIC 0 117 (_entity (_in ((i 0))))))
				(_port (_internal RD17 ~extieee.std_logic_1164.STD_LOGIC 0 118 (_entity (_out ))))
				(_port (_internal RD16 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_entity (_out ))))
				(_port (_internal RD15 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_entity (_out ))))
				(_port (_internal RD14 ~extieee.std_logic_1164.STD_LOGIC 0 121 (_entity (_out ))))
				(_port (_internal RD13 ~extieee.std_logic_1164.STD_LOGIC 0 122 (_entity (_out ))))
				(_port (_internal RD12 ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_out ))))
				(_port (_internal RD11 ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_out ))))
				(_port (_internal RD10 ~extieee.std_logic_1164.STD_LOGIC 0 125 (_entity (_out ))))
				(_port (_internal RD9 ~extieee.std_logic_1164.STD_LOGIC 0 126 (_entity (_out ))))
				(_port (_internal RD8 ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
				(_port (_internal RD7 ~extieee.std_logic_1164.STD_LOGIC 0 128 (_entity (_out ))))
				(_port (_internal RD6 ~extieee.std_logic_1164.STD_LOGIC 0 129 (_entity (_out ))))
				(_port (_internal RD5 ~extieee.std_logic_1164.STD_LOGIC 0 130 (_entity (_out ))))
				(_port (_internal RD4 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_entity (_out ))))
				(_port (_internal RD3 ~extieee.std_logic_1164.STD_LOGIC 0 132 (_entity (_out ))))
				(_port (_internal RD2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_entity (_out ))))
				(_port (_internal RD1 ~extieee.std_logic_1164.STD_LOGIC 0 134 (_entity (_out ))))
				(_port (_internal RD0 ~extieee.std_logic_1164.STD_LOGIC 0 135 (_entity (_out ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 136 (_entity (_out ))))
				(_port (_internal AFULL ~extieee.std_logic_1164.STD_LOGIC 0 137 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 138 (_entity (_out ))))
				(_port (_internal AEMPTY ~extieee.std_logic_1164.STD_LOGIC 0 139 (_entity (_out ))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 144 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 148 (_entity (_out ))))
			)
		)
	)
	(_instantiation OR2_EMPTY 0 165 (_component or2 )
		(_port
			((A)(\EMPTYX_I[0]\))
			((B)(\EMPTYX_I[1]\))
			((Y)(\EMPTY\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_AND 0 169 (_component nand2a )
		(_port
			((A)(WEBP))
			((B)(WRITE_FSTOP_ENABLE))
			((Y)(WRITE_ENABLE_I))
		)
		(_use (_entity proasic3l nand2a)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation OR2_FULL 0 173 (_component or2 )
		(_port
			((A)(\FULLX_I[0]\))
			((B)(\FULLX_I[1]\))
			((Y)(\FULL\))
		)
		(_use (_entity proasic3l or2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_ESTOP_GATE 0 176 (_component nand2 )
		(_port
			((A)(\EMPTY\))
			((B)(\VCC\))
			((Y)(READ_ESTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation RESETBUBBLEA 0 179 (_component inv )
		(_port
			((A)(RESET))
			((Y)(RESETP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation WRITE_FSTOP_GATE 0 182 (_component nand2 )
		(_port
			((A)(\FULL\))
			((B)(\VCC\))
			((Y)(WRITE_FSTOP_ENABLE))
		)
		(_use (_entity proasic3l nand2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation READ_AND 0 185 (_component and2 )
		(_port
			((A)(RE))
			((B)(READ_ESTOP_ENABLE))
			((Y)(READ_ENABLE_I))
		)
		(_use (_entity proasic3l and2)
			(_port
				((A)(A))
				((B)(B))
				((Y)(Y))
			)
		)
	)
	(_instantiation \FIFOBLOCK[0]\ 0 189 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(DATA(8)))
			((WD7)(DATA(7)))
			((WD6)(DATA(6)))
			((WD5)(DATA(5)))
			((WD4)(DATA(4)))
			((WD3)(DATA(3)))
			((WD2)(DATA(2)))
			((WD1)(DATA(1)))
			((WD0)(DATA(0)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(Q(8)))
			((RD7)(Q(7)))
			((RD6)(Q(6)))
			((RD5)(Q(5)))
			((RD4)(Q(4)))
			((RD3)(Q(3)))
			((RD2)(Q(2)))
			((RD1)(Q(1)))
			((RD0)(Q(0)))
			((FULL)(\FULLX_I[0]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[0]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation \FIFOBLOCK[1]\ 0 214 (_component fifo4k18 )
		(_port
			((AEVAL11)(\GND\))
			((AEVAL10)(\GND\))
			((AEVAL9)(\GND\))
			((AEVAL8)(\GND\))
			((AEVAL7)(\GND\))
			((AEVAL6)(\GND\))
			((AEVAL5)(\GND\))
			((AEVAL4)(\GND\))
			((AEVAL3)(\GND\))
			((AEVAL2)(\GND\))
			((AEVAL1)(\GND\))
			((AEVAL0)(\GND\))
			((AFVAL11)(\GND\))
			((AFVAL10)(\GND\))
			((AFVAL9)(\GND\))
			((AFVAL8)(\GND\))
			((AFVAL7)(\GND\))
			((AFVAL6)(\GND\))
			((AFVAL5)(\GND\))
			((AFVAL4)(\GND\))
			((AFVAL3)(\GND\))
			((AFVAL2)(\GND\))
			((AFVAL1)(\GND\))
			((AFVAL0)(\GND\))
			((WD17)(\GND\))
			((WD16)(\GND\))
			((WD15)(\GND\))
			((WD14)(\GND\))
			((WD13)(\GND\))
			((WD12)(\GND\))
			((WD11)(\GND\))
			((WD10)(\GND\))
			((WD9)(\GND\))
			((WD8)(\GND\))
			((WD7)(\GND\))
			((WD6)(DATA(15)))
			((WD5)(DATA(14)))
			((WD4)(DATA(13)))
			((WD3)(DATA(12)))
			((WD2)(DATA(11)))
			((WD1)(DATA(10)))
			((WD0)(DATA(9)))
			((WW0)(\VCC\))
			((WW1)(\VCC\))
			((WW2)(\GND\))
			((RW0)(\VCC\))
			((RW1)(\VCC\))
			((RW2)(\GND\))
			((RPIPE)(\VCC\))
			((WEN)(WRITE_ENABLE_I))
			((REN)(READ_ENABLE_I))
			((WBLK)(\GND\))
			((RBLK)(\GND\))
			((WCLK)(WCLOCK))
			((RCLK)(RCLOCK))
			((RESET)(RESETP))
			((ESTOP)(\VCC\))
			((FSTOP)(\VCC\))
			((RD17)(_open))
			((RD16)(_open))
			((RD15)(_open))
			((RD14)(_open))
			((RD13)(_open))
			((RD12)(_open))
			((RD11)(_open))
			((RD10)(_open))
			((RD9)(_open))
			((RD8)(_open))
			((RD7)(_open))
			((RD6)(Q(15)))
			((RD5)(Q(14)))
			((RD4)(Q(13)))
			((RD3)(Q(12)))
			((RD2)(Q(11)))
			((RD1)(Q(10)))
			((RD0)(Q(9)))
			((FULL)(\FULLX_I[1]\))
			((AFULL)(_open))
			((EMPTY)(\EMPTYX_I[1]\))
			((AEMPTY)(_open))
		)
		(_use (_entity proasic3l fifo4k18)
			(_port
				((AEVAL11)(AEVAL11))
				((AEVAL10)(AEVAL10))
				((AEVAL9)(AEVAL9))
				((AEVAL8)(AEVAL8))
				((AEVAL7)(AEVAL7))
				((AEVAL6)(AEVAL6))
				((AEVAL5)(AEVAL5))
				((AEVAL4)(AEVAL4))
				((AEVAL3)(AEVAL3))
				((AEVAL2)(AEVAL2))
				((AEVAL1)(AEVAL1))
				((AEVAL0)(AEVAL0))
				((AFVAL11)(AFVAL11))
				((AFVAL10)(AFVAL10))
				((AFVAL9)(AFVAL9))
				((AFVAL8)(AFVAL8))
				((AFVAL7)(AFVAL7))
				((AFVAL6)(AFVAL6))
				((AFVAL5)(AFVAL5))
				((AFVAL4)(AFVAL4))
				((AFVAL3)(AFVAL3))
				((AFVAL2)(AFVAL2))
				((AFVAL1)(AFVAL1))
				((AFVAL0)(AFVAL0))
				((REN)(REN))
				((RBLK)(RBLK))
				((RCLK)(RCLK))
				((RESET)(RESET))
				((RPIPE)(RPIPE))
				((WEN)(WEN))
				((WBLK)(WBLK))
				((WCLK)(WCLK))
				((RW2)(RW2))
				((RW1)(RW1))
				((RW0)(RW0))
				((WW2)(WW2))
				((WW1)(WW1))
				((WW0)(WW0))
				((ESTOP)(ESTOP))
				((FSTOP)(FSTOP))
				((WD17)(WD17))
				((WD16)(WD16))
				((WD15)(WD15))
				((WD14)(WD14))
				((WD13)(WD13))
				((WD12)(WD12))
				((WD11)(WD11))
				((WD10)(WD10))
				((WD9)(WD9))
				((WD8)(WD8))
				((WD7)(WD7))
				((WD6)(WD6))
				((WD5)(WD5))
				((WD4)(WD4))
				((WD3)(WD3))
				((WD2)(WD2))
				((WD1)(WD1))
				((WD0)(WD0))
				((RD17)(RD17))
				((RD16)(RD16))
				((RD15)(RD15))
				((RD14)(RD14))
				((RD13)(RD13))
				((RD12)(RD12))
				((RD11)(RD11))
				((RD10)(RD10))
				((RD9)(RD9))
				((RD8)(RD8))
				((RD7)(RD7))
				((RD6)(RD6))
				((RD5)(RD5))
				((RD4)(RD4))
				((RD3)(RD3))
				((RD2)(RD2))
				((RD1)(RD1))
				((RD0)(RD0))
				((FULL)(FULL))
				((AFULL)(AFULL))
				((EMPTY)(EMPTY))
				((AEMPTY)(AEMPTY))
			)
		)
	)
	(_instantiation WEBUBBLEA 0 240 (_component inv )
		(_port
			((A)(WE))
			((Y)(WEBP))
		)
		(_use (_entity proasic3l inv)
			(_port
				((A)(A))
				((Y)(Y))
			)
		)
	)
	(_instantiation GND_power_inst1 0 243 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 246 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~122 0 11 (_entity (_out ))))
		(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
		(_signal (_internal \FULL\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal \EMPTY\ ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WEBP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal RESETP ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_FSTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 151 (_architecture (_uni ))))
		(_signal (_internal WRITE_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ESTOP_ENABLE ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal READ_ENABLE_I ~extieee.std_logic_1164.STD_LOGIC 0 152 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[0]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \FULLX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \EMPTYX_I[1]\ ~extieee.std_logic_1164.STD_LOGIC 0 153 (_architecture (_uni ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 154 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 155 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 156 (_architecture (_uni ))))
		(_process
			(line__160(_architecture 0 0 160 (_assignment (_simple)(_alias((FULL)(\FULL\)))(_simpleassign BUF)(_target(6))(_sensitivity(9)))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((EMPTY)(\EMPTY\)))(_simpleassign BUF)(_target(7))(_sensitivity(10)))))
			(line__162(_architecture 2 0 162 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(22))(_sensitivity(23)))))
			(line__163(_architecture 3 0 163 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(21))(_sensitivity(24)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 4 -1
	)
)
V 000049 55 14433         1400091551547 DEF_ARCH
(_unit VHDL (fpga_clk 0 8 (def_arch 0 19 ))
	(_version va7)
	(_time 1400091551548 2014.05.14 14:19:11)
	(_source (\./../src/FPGA_CLK.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4d48687d08387c284d0928e86d287d286d2d2d3d4)
	(_entity
		(_time 1399649156802)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(pll
			(_object
				(_generic (_internal VCOFREQUENCY ~extSTD.STANDARD.REAL 0 22 (_entity -1 ((d 0)))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ((i 0))))))
				(_port (_internal EXTFB ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ((i 0))))))
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ((i 0))))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal YB ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal GLC ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal YC ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal OADIV0 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ((i 0))))))
				(_port (_internal OADIV1 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ((i 0))))))
				(_port (_internal OADIV2 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ((i 0))))))
				(_port (_internal OADIV3 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ((i 0))))))
				(_port (_internal OADIV4 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ((i 0))))))
				(_port (_internal OAMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA0 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA1 ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA2 ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA3 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLA4 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ((i 0))))))
				(_port (_internal OBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_in ((i 0))))))
				(_port (_internal OBMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB0 ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_in ((i 0))))))
				(_port (_internal DLYYB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB0 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB1 ~extieee.std_logic_1164.STD_LOGIC 0 60 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB2 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLB4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 0))))))
				(_port (_internal OCDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX0 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX1 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 0))))))
				(_port (_internal OCMUX2 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC0 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC1 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC2 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC3 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 0))))))
				(_port (_internal DLYYC4 ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC0 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC1 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC2 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC3 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ((i 0))))))
				(_port (_internal DLYGLC4 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 86 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 87 (_entity (_in ((i 0))))))
				(_port (_internal FINDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 88 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV0 ~extieee.std_logic_1164.STD_LOGIC 0 89 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV1 ~extieee.std_logic_1164.STD_LOGIC 0 90 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV2 ~extieee.std_logic_1164.STD_LOGIC 0 91 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV3 ~extieee.std_logic_1164.STD_LOGIC 0 92 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV4 ~extieee.std_logic_1164.STD_LOGIC 0 93 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV5 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_entity (_in ((i 0))))))
				(_port (_internal FBDIV6 ~extieee.std_logic_1164.STD_LOGIC 0 95 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY0 ~extieee.std_logic_1164.STD_LOGIC 0 96 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY1 ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY2 ~extieee.std_logic_1164.STD_LOGIC 0 98 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY3 ~extieee.std_logic_1164.STD_LOGIC 0 99 (_entity (_in ((i 0))))))
				(_port (_internal FBDLY4 ~extieee.std_logic_1164.STD_LOGIC 0 100 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 101 (_entity (_in ((i 0))))))
				(_port (_internal FBSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 102 (_entity (_in ((i 0))))))
				(_port (_internal XDLYSEL ~extieee.std_logic_1164.STD_LOGIC 0 103 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL0 ~extieee.std_logic_1164.STD_LOGIC 0 104 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL1 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_entity (_in ((i 0))))))
				(_port (_internal VCOSEL2 ~extieee.std_logic_1164.STD_LOGIC 0 106 (_entity (_in ((i 0))))))
			)
		)
		(gnd
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_out ))))
			)
		)
		(vcc
			(_object
				(_port (_internal Y ~extieee.std_logic_1164.STD_LOGIC 0 115 (_entity (_out ))))
			)
		)
	)
	(_instantiation Core 0 127 (_component pll )
		(_generic
			((VCOFREQUENCY)((d 4631952216750555136)))
		)
		(_port
			((CLKA)(CLKA))
			((EXTFB)(\GND\))
			((POWERDOWN)(POWERDOWN))
			((GLA)(GLA))
			((LOCK)(LOCK))
			((GLB)(GLB))
			((YB)(_open))
			((GLC)(_open))
			((YC)(_open))
			((OADIV0)(\GND\))
			((OADIV1)(\GND\))
			((OADIV2)(\GND\))
			((OADIV3)(\GND\))
			((OADIV4)(\GND\))
			((OAMUX0)(\GND\))
			((OAMUX1)(\VCC\))
			((OAMUX2)(\VCC\))
			((DLYGLA0)(\GND\))
			((DLYGLA1)(\GND\))
			((DLYGLA2)(\GND\))
			((DLYGLA3)(\GND\))
			((DLYGLA4)(\GND\))
			((OBDIV0)(\GND\))
			((OBDIV1)(\GND\))
			((OBDIV2)(\GND\))
			((OBDIV3)(\GND\))
			((OBDIV4)(\GND\))
			((OBMUX0)(\GND\))
			((OBMUX1)(\VCC\))
			((OBMUX2)(\GND\))
			((DLYYB0)(\GND\))
			((DLYYB1)(\GND\))
			((DLYYB2)(\GND\))
			((DLYYB3)(\GND\))
			((DLYYB4)(\GND\))
			((DLYGLB0)(\GND\))
			((DLYGLB1)(\GND\))
			((DLYGLB2)(\GND\))
			((DLYGLB3)(\GND\))
			((DLYGLB4)(\GND\))
			((OCDIV0)(\GND\))
			((OCDIV1)(\GND\))
			((OCDIV2)(\GND\))
			((OCDIV3)(\GND\))
			((OCDIV4)(\GND\))
			((OCMUX0)(\GND\))
			((OCMUX1)(\GND\))
			((OCMUX2)(\GND\))
			((DLYYC0)(\GND\))
			((DLYYC1)(\GND\))
			((DLYYC2)(\GND\))
			((DLYYC3)(\GND\))
			((DLYYC4)(\GND\))
			((DLYGLC0)(\GND\))
			((DLYGLC1)(\GND\))
			((DLYGLC2)(\GND\))
			((DLYGLC3)(\GND\))
			((DLYGLC4)(\GND\))
			((FINDIV0)(\GND\))
			((FINDIV1)(\GND\))
			((FINDIV2)(\GND\))
			((FINDIV3)(\VCC\))
			((FINDIV4)(\GND\))
			((FINDIV5)(\GND\))
			((FINDIV6)(\GND\))
			((FBDIV0)(\GND\))
			((FBDIV1)(\GND\))
			((FBDIV2)(\GND\))
			((FBDIV3)(\VCC\))
			((FBDIV4)(\GND\))
			((FBDIV5)(\GND\))
			((FBDIV6)(\GND\))
			((FBDLY0)(\GND\))
			((FBDLY1)(\GND\))
			((FBDLY2)(\GND\))
			((FBDLY3)(\GND\))
			((FBDLY4)(\GND\))
			((FBSEL0)(\VCC\))
			((FBSEL1)(\GND\))
			((XDLYSEL)(\GND\))
			((VCOSEL0)(\GND\))
			((VCOSEL1)(\VCC\))
			((VCOSEL2)(\GND\))
		)
		(_use (_entity proasic3l pll)
			(_generic
				((VCOFREQUENCY)((d 4631952216750555136)))
			)
			(_port
				((CLKA)(CLKA))
				((EXTFB)(EXTFB))
				((POWERDOWN)(POWERDOWN))
				((OADIV0)(OADIV0))
				((OADIV1)(OADIV1))
				((OADIV2)(OADIV2))
				((OADIV3)(OADIV3))
				((OADIV4)(OADIV4))
				((OAMUX0)(OAMUX0))
				((OAMUX1)(OAMUX1))
				((OAMUX2)(OAMUX2))
				((DLYGLA0)(DLYGLA0))
				((DLYGLA1)(DLYGLA1))
				((DLYGLA2)(DLYGLA2))
				((DLYGLA3)(DLYGLA3))
				((DLYGLA4)(DLYGLA4))
				((OBDIV0)(OBDIV0))
				((OBDIV1)(OBDIV1))
				((OBDIV2)(OBDIV2))
				((OBDIV3)(OBDIV3))
				((OBDIV4)(OBDIV4))
				((OBMUX0)(OBMUX0))
				((OBMUX1)(OBMUX1))
				((OBMUX2)(OBMUX2))
				((DLYYB0)(DLYYB0))
				((DLYYB1)(DLYYB1))
				((DLYYB2)(DLYYB2))
				((DLYYB3)(DLYYB3))
				((DLYYB4)(DLYYB4))
				((DLYGLB0)(DLYGLB0))
				((DLYGLB1)(DLYGLB1))
				((DLYGLB2)(DLYGLB2))
				((DLYGLB3)(DLYGLB3))
				((DLYGLB4)(DLYGLB4))
				((OCDIV0)(OCDIV0))
				((OCDIV1)(OCDIV1))
				((OCDIV2)(OCDIV2))
				((OCDIV3)(OCDIV3))
				((OCDIV4)(OCDIV4))
				((OCMUX0)(OCMUX0))
				((OCMUX1)(OCMUX1))
				((OCMUX2)(OCMUX2))
				((DLYYC0)(DLYYC0))
				((DLYYC1)(DLYYC1))
				((DLYYC2)(DLYYC2))
				((DLYYC3)(DLYYC3))
				((DLYYC4)(DLYYC4))
				((DLYGLC0)(DLYGLC0))
				((DLYGLC1)(DLYGLC1))
				((DLYGLC2)(DLYGLC2))
				((DLYGLC3)(DLYGLC3))
				((DLYGLC4)(DLYGLC4))
				((FINDIV0)(FINDIV0))
				((FINDIV1)(FINDIV1))
				((FINDIV2)(FINDIV2))
				((FINDIV3)(FINDIV3))
				((FINDIV4)(FINDIV4))
				((FINDIV5)(FINDIV5))
				((FINDIV6)(FINDIV6))
				((FBDIV0)(FBDIV0))
				((FBDIV1)(FBDIV1))
				((FBDIV2)(FBDIV2))
				((FBDIV3)(FBDIV3))
				((FBDIV4)(FBDIV4))
				((FBDIV5)(FBDIV5))
				((FBDIV6)(FBDIV6))
				((FBDLY0)(FBDLY0))
				((FBDlY1)(FBDLY1))
				((FBDLY2)(FBDLY2))
				((FBDLY3)(FBDLY3))
				((FBDlY4)(FBDLY4))
				((FBSEL0)(FBSEL0))
				((FBSEL1)(FBSEL1))
				((XDLYSEL)(XDLYSEL))
				((VCOSEL0)(VCOSEL0))
				((VCOSEL1)(VCOSEL1))
				((VCOSEL2)(VCOSEL2))
				((GLA)(GLA))
				((LOCK)(LOCK))
				((GLB)(GLB))
				((YB)(YB))
				((GLC)(GLC))
				((YC)(YC))
			)
		)
	)
	(_instantiation GND_power_inst1 0 157 (_component gnd )
		(_port
			((Y)(GND_power_net1))
		)
		(_use (_entity proasic3l gnd)
		)
	)
	(_instantiation VCC_power_inst1 0 160 (_component vcc )
		(_port
			((Y)(VCC_power_net1))
		)
		(_use (_entity proasic3l vcc)
		)
	)
	(_object
		(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_signal (_internal \VCC\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal \GND\ ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ))))
		(_signal (_internal GND_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ))))
		(_signal (_internal VCC_power_net1 ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ))))
		(_process
			(line__124(_architecture 0 0 124 (_assignment (_simple)(_alias((\GND\)(GND_power_net1)))(_simpleassign BUF)(_target(6))(_sensitivity(7)))))
			(line__125(_architecture 1 0 125 (_assignment (_simple)(_alias((\VCC\)(VCC_power_net1)))(_simpleassign BUF)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . DEF_ARCH 2 -1
	)
)
V 000081 55 10281         1400091551959 fx2lp_slaveFIFO2b_loopback_fpga_top_arch
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top 0 26 (fx2lp_slavefifo2b_loopback_fpga_top_arch 0 46 ))
	(_version va7)
	(_time 1400091551960 2014.05.14 14:19:11)
	(_source (\./../src/fx2lp_slaveFIFO2b_loopback_fpga_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 69693968683b3f7f3a6f6b652f323b6f3a6f686e6f6f6c)
	(_entity
		(_time 1400088214801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_component
		(FPGA_CLK
			(_object
				(_port (_internal POWERDOWN ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_in ))))
				(_port (_internal CLKA ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_in ))))
				(_port (_internal LOCK ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal GLA ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal GLB ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
		(AN_FIFO_512x16
			(_object
				(_port (_internal DATA ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_entity (_in ))))
				(_port (_internal Q ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_entity (_out ))))
				(_port (_internal WE ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_in ))))
				(_port (_internal RE ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_in ))))
				(_port (_internal WCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_in ))))
				(_port (_internal RCLOCK ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal FULL ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_out ))))
				(_port (_internal EMPTY ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_out ))))
				(_port (_internal RESET ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_in ))))
			)
		)
	)
	(_instantiation pll 0 125 (_component FPGA_CLK )
		(_port
			((POWERDOWN)((i 3)))
			((CLKA)(clk))
			((LOCK)(reset_n))
			((GLA)(clk_out_180))
			((GLB)(clk_out_0))
		)
		(_use (_entity . FPGA_CLK)
			(_port
				((POWERDOWN)(POWERDOWN))
				((CLKA)(CLKA))
				((LOCK)(LOCK))
				((GLA)(GLA))
				((GLB)(GLB))
			)
		)
	)
	(_instantiation fifo1 0 134 (_component AN_FIFO_512x16 )
		(_port
			((DATA)(fifo_data_in))
			((Q)(fifo_data_out))
			((WE)(fifo_push))
			((RE)(fifo_pop))
			((WCLOCK)(clk_out_0))
			((RCLOCK)(clk_out_0))
			((FULL)(fifo_full))
			((EMPTY)(fifo_empty))
			((RESET)(n_reset_n))
		)
		(_use (_entity . AN_FIFO_512x16)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~12 0 29 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30 (_entity (_out ))))
		(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
		(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal loop_back_states 0 88 (_enum1 loop_back_idle loop_back_read loop_back_wait_flagd loop_back_write (_to (i 0)(i 3)))))
		(_signal (_internal current_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal next_loop_back_state loop_back_states 0 89 (_architecture (_uni ))))
		(_signal (_internal slrd_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal slwr_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_signal (_internal sloe_n ~extieee.std_logic_1164.STD_LOGIC 0 91 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fifo_data_in ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal fifo_data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal data_out ~STD_LOGIC_VECTOR{15~downto~0}~134 0 92 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_0 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni )(_event))))
		(_signal (_internal clk_out_90 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal clk_out_180 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal CLK_OUT_270 ~extieee.std_logic_1164.STD_LOGIC 0 94 (_architecture (_uni ))))
		(_signal (_internal reset_n ~extieee.std_logic_1164.STD_LOGIC 0 95 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr_n ~STD_LOGIC_VECTOR{1~downto~0}~13 0 96 (_architecture (_uni ))))
		(_signal (_internal fifo_push ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_pop ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_full ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 97 (_architecture (_uni ))))
		(_signal (_internal slwr_d_n ~extieee.std_logic_1164.STD_LOGIC 0 98 (_architecture (_uni ))))
		(_signal (_internal fifo_flush ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal done_d ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal wait_s ~STD_LOGIC_VECTOR{3~downto~0}~13 0 101 (_architecture (_uni ))))
		(_signal (_internal n_reset_n ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal n_fifo_empty ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_process
			(line__122(_architecture 0 0 122 (_assignment (_simple)(_alias((n_reset_n)(reset_n)))(_simpleassign "not")(_target(34))(_sensitivity(24)))))
			(line__123(_architecture 1 0 123 (_assignment (_simple)(_alias((clk_out)(clk_out_180)))(_simpleassign BUF)(_target(9))(_sensitivity(22)))))
			(line__165(_architecture 2 0 165 (_assignment (_simple)(_alias((slwr)(slwr_n)))(_simpleassign BUF)(_target(3))(_sensitivity(15)))))
			(line__166(_architecture 3 0 166 (_assignment (_simple)(_alias((slrd)(slrd_n)))(_simpleassign BUF)(_target(2))(_sensitivity(14)))))
			(line__167(_architecture 4 0 167 (_assignment (_simple)(_alias((sloe)(sloe_n)))(_simpleassign BUF)(_target(7))(_sensitivity(16)))))
			(line__168(_architecture 5 0 168 (_assignment (_simple)(_alias((faddr)(faddr_n)))(_target(1))(_sensitivity(25)))))
			(line__170(_architecture 6 0 170 (_assignment (_simple)(_alias((fdata)(data_out)))(_target(0))(_sensitivity(19)))))
			(line__171(_architecture 7 0 171 (_assignment (_simple)(_alias((pkt_end)(fifo_empty)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__173(_architecture 8 0 173 (_assignment (_simple)(_alias((done)(done_d)))(_simpleassign BUF)(_target(8))(_sensitivity(32)))))
			(line__175(_architecture 9 0 175 (_process (_target(32))(_sensitivity(20)(24)(33))(_dssslsensitivity 2))))
			(line__185(_architecture 10 0 185 (_process (_simple)(_target(33))(_sensitivity(20)(24))(_read(33)))))
			(line__195(_architecture 11 0 195 (_assignment (_simple)(_target(26))(_sensitivity(14)(28)))))
			(line__196(_architecture 12 0 196 (_assignment (_simple)(_target(27))(_sensitivity(15)(29)))))
			(line__198(_architecture 13 0 198 (_process (_target(30))(_sensitivity(20)(24)(15))(_dssslsensitivity 2))))
			(line__206(_architecture 14 0 206 (_assignment (_simple)(_alias((dbug_sig)(slwr_d_n)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__210(_architecture 15 0 210 (_process (_simple)(_target(25))(_sensitivity(12)))))
			(line__218(_architecture 16 0 218 (_process (_simple)(_target(31))(_sensitivity(12)))))
			(line__229(_architecture 17 0 229 (_process (_simple)(_target(14)(16))(_sensitivity(12)(5)))))
			(line__240(_architecture 18 0 240 (_process (_simple)(_target(17))(_sensitivity(14)(0)))))
			(line__249(_architecture 19 0 249 (_process (_simple)(_target(15))(_sensitivity(12)(4))(_read(29)))))
			(loopback_mode_fsm_f(_architecture 20 0 259 (_process (_target(12))(_sensitivity(20)(24)(13))(_dssslsensitivity 2))))
			(loopback_mode_fsm(_architecture 21 0 268 (_process (_simple)(_target(13))(_sensitivity(12)(4)(5))(_read(29)))))
			(line__305(_architecture 22 0 305 (_process (_simple)(_target(19))(_sensitivity(15)(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33751555 )
		(33686018 )
		(514 )
		(515 )
		(33686018 33686018 33686018 33686018 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . fx2lp_slaveFIFO2b_loopback_fpga_top_arch 23 -1
	)
)
V 000056 55 4999          1400091552381 TB_ARCHITECTURE
(_unit VHDL (fx2lp_slavefifo2b_loopback_fpga_top_tb 0 9 (tb_architecture 0 12 ))
	(_version va7)
	(_time 1400091552382 2014.05.14 14:19:12)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 0f0e0808515d59195a5d1f5608080c095c090e0809)
	(_entity
		(_time 1400011009494)
		(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(fx2lp_slaveFIFO2b_loopback_fpga_top
			(_object
				(_port (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_entity (_inout ))))
				(_port (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_entity (_out ))))
				(_port (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
				(_port (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
				(_port (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_out ))))
				(_port (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
				(_port (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_out ))))
				(_port (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 54 (_component fx2lp_slaveFIFO2b_loopback_fpga_top )
		(_port
			((fdata)(fdata))
			((faddr)(faddr))
			((slrd)(slrd))
			((slwr)(slwr))
			((flagd)(flagd))
			((flaga)(flaga))
			((clk)(clk))
			((sloe)(sloe))
			((done)(done))
			((clk_out)(clk_out))
			((pkt_end)(pkt_end))
			((dbug_sig)(dbug_sig))
		)
		(_use (_entity . fx2lp_slaveFIFO2b_loopback_fpga_top)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal flagd ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal flaga ~extieee.std_logic_1164.STD_LOGIC 0 32 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal fdata ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal faddr ~STD_LOGIC_VECTOR{1~downto~0}~134 0 36 (_architecture (_uni ))))
		(_signal (_internal slrd ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal slwr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal sloe ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal done ~extieee.std_logic_1164.STD_LOGIC 0 40 (_architecture (_uni ))))
		(_signal (_internal clk_out ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal pkt_end ~extieee.std_logic_1164.STD_LOGIC 0 42 (_architecture (_uni ))))
		(_signal (_internal dbug_sig ~extieee.std_logic_1164.STD_LOGIC 0 43 (_architecture (_uni ))))
		(_signal (_internal fdata_in ~STD_LOGIC_VECTOR{15~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal fdata_out ~STD_LOGIC_VECTOR{15~downto~0}~132 0 47 (_architecture (_uni ))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{1~downto~0}~134 0 49 (_architecture (_uni ))))
		(_process
			(line__73(_architecture 0 0 73 (_process (_wait_for)(_target(2)))))
			(line__85(_architecture 1 0 85 (_process (_wait_for)(_target(1)))))
			(line__96(_architecture 2 0 96 (_process (_wait_for)(_target(0)))))
			(line__105(_architecture 3 0 105 (_assignment (_simple)(_alias((temp)(flaga)(flagd)))(_target(14))(_sensitivity(0)(1)))))
			(line__106(_architecture 4 0 106 (_assignment (_simple)(_target(3))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(515 )
		(33686018 33686018 33686018 33751554 )
		(67372036 67372036 67372036 67372036 )
	)
	(_model . TB_ARCHITECTURE 5 -1
	)
)
V 000068 55 594 0 testbench_for_fx2lp_slavefifo2b_loopback_fpga_top
(_configuration VHDL (testbench_for_fx2lp_slavefifo2b_loopback_fpga_top 0 113 (fx2lp_slavefifo2b_loopback_fpga_top_tb))
	(_version va7)
	(_time 1400091552387 2014.05.14 14:19:12)
	(_source (\./../src/TestBench/fx2lp_slavefifo2b_loopback_fpga_top_TB.vhd\))
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 1e1e1b194e4849091a1f0c444a184b181d18161b48)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . fx2lp_slaveFIFO2b_loopback_fpga_top fx2lp_slavefifo2b_loopback_fpga_top_arch
			)
		)
	)
)
