	component bus_sys is
		port (
			clk_clk          : in  std_logic                     := 'X';             -- clk
			reset_reset_n    : in  std_logic                     := 'X';             -- reset_n
			write_write_addr : in  std_logic_vector(19 downto 0) := (others => 'X'); -- write_addr
			write_iData      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- iData
			write_write      : in  std_logic                     := 'X';             -- write
			write_write_done : out std_logic;                                        -- write_done
			read_read_addr   : in  std_logic_vector(19 downto 0) := (others => 'X'); -- read_addr
			read_read        : in  std_logic                     := 'X';             -- read
			read_oValid      : out std_logic;                                        -- oValid
			read_oData       : out std_logic_vector(31 downto 0);                    -- oData
			read_read_done   : out std_logic                                         -- read_done
		);
	end component bus_sys;

