verilog work "../display_seven_segment.v"
verilog work "../counter.v"
