-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:43:19 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
97+0030DVSkRBIWaz7x1NhIh5a5UmlfSIOtNqRpT3OIGXZ431gbsn+j2GzuIQ6AfkRqasRMr8iif
jT+cp2652Unj4Yg3LAAtraYUzj/5ATbtPpiX5dg4WnjDhQqQY/Kcy4k8Sj0OI9VmXqjHK3/T2g8r
q4EzbtsY0os0dVW5GO25amWTJXDF+2lOOLCP06eaJtrFqzNs/b5h3fTDuLAPm0lz+141ehWnDSey
jhHTDL9cQTwZJT7X6xqfgULvVYPl6riioaeD0xLfZWN6HgW2zM27A5WRwnpmHqPA+WaLBL8RHVsu
T0L6jZ/0jw6rlxf74I8a07J6LDnfBRvTNufwRqUm8AjDOJiCxxhXedKqVr9TsbRfmYEMFznV/R3I
CbD5r3t5t+z+2smpM52ef1jo7uzAbpcDDzRuAK7aQ5jLWpCrGOYTFeNTUOQN1z6hd5DKOj99Peum
Fw3+rGOUKI8XDfYvxt3meLlNfYgL1Ie6mQL9BWXkpcMC0epQUUrx8MoVnat3AaKHJ0GnFgjMX+8r
IUiSbJBo/fVQtNzb5SvSUiLwrxhQMY4J3Slkin22rtz/IhopylxyZDcYbcGCZqvP3CycGbQ2Syhm
eLaEztMxVQh0T8hrhRgC8+BROaDSmE/SHeCOtbwiGRzLLRRBR6MxXivZU+r3mnVBFGx6yFPtXzAO
siQLEyXlQ5OVmJ9aMCjeXdn90RlVW5VMBRXZMphs/CHQ1Qw/IYSxYbdMCgN5cv4YLE+u1G0C0bNy
EZaKTejIZlm2eMj7RoiUysl+0o3zI83pkUU0upijcaY4HDX89vsIgsFHwTjmJlu/HxRFqUFGxrzf
Oomjmrm1OC9NpUBRycolV/4IvS1EzBiNeb+XPBmKXOODeWq2eWLH9UB4ocarArt0g29Tk+TBa6m0
jT0dI2Hfw+c0fieFqhjSzw1r9vVN4PpeCgSYo6eChDw9xhouxOFCt77SjTy358dPlVzJ0j/Fgt0Q
uD13QieWJB/EF66kopiSAwwC8+LChavfuWt9wWIYb0Xe9e9803Q51C3fBRp9k5i/RmUzsnnstYlq
5u9qITihJsESwBnAaG+wwqv1mCjiBRwq0A31isVV4X3pQXSgP6/KgUhxl5LPLPkJLfWtcJ4D+JNG
wKfGDl4TOGBfiDw8e6X5yw1SirgyJVV3pG4IDHq1JOC7J1OMeqIeCAxQ9T8Xq5WgPEnWwBvv35Gw
Dj3MwwAb45E1gSBIQgx/b43DYo7njjCKGgPYC9BQuCa9t68m3khylj+fo2hz44N7Yg6Q1iqD7whW
IUiZAgd96xf8flMOggLca18MZf6Lcf2c2aIiMZ5ypepUmw/M3fiyRYFMMU/h/p+BcGzHme6gCZNT
ekabu3DO+qmkHwYn26LF1e4++cl6hCvfxPd8VLTDFhkdZC1pEMy4mlOpTIk37ucZhP2CC2wSAVNM
ATjp2ufrjJEDUSjh7XSkdiGrP/J2OYhXpdB08HbCvGxzvFjZm/fafjHLyjOjRlCVcLdrWvlBMfuf
+SJv3Q0nTH7cs/kKoZPNJ9ta9Hoxgvegs9XP+A==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
