{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 14 14:58:35 2012 " "Info: Processing started: Sat Apr 14 14:58:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NOC -c NOC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NOC -c NOC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register current_counter\[0\] register numberreg\[0\] 74.82 MHz 13.365 ns Internal " "Info: Clock \"clk\" has Internal fmax of 74.82 MHz between source register \"current_counter\[0\]\" and destination register \"numberreg\[0\]\" (period= 13.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.172 ns + Longest register register " "Info: + Longest register to register delay is 13.172 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_counter\[0\] 1 REG LCFF_X52_Y23_N11 1230 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y23_N11; Fanout = 1230; REG Node = 'current_counter\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_counter[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.438 ns) 2.281 ns Mux6~48 2 COMB LCCOMB_X56_Y15_N0 1 " "Info: 2: + IC(1.843 ns) + CELL(0.438 ns) = 2.281 ns; Loc. = LCCOMB_X56_Y15_N0; Fanout = 1; COMB Node = 'Mux6~48'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { current_counter[0] Mux6~48 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.275 ns) 3.215 ns Mux6~49 3 COMB LCCOMB_X57_Y16_N28 1 " "Info: 3: + IC(0.659 ns) + CELL(0.275 ns) = 3.215 ns; Loc. = LCCOMB_X57_Y16_N28; Fanout = 1; COMB Node = 'Mux6~49'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { Mux6~48 Mux6~49 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.420 ns) 4.384 ns Mux6~52 4 COMB LCCOMB_X57_Y19_N4 1 " "Info: 4: + IC(0.749 ns) + CELL(0.420 ns) = 4.384 ns; Loc. = LCCOMB_X57_Y19_N4; Fanout = 1; COMB Node = 'Mux6~52'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { Mux6~49 Mux6~52 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 5.231 ns Mux6~53 5 COMB LCCOMB_X53_Y19_N16 1 " "Info: 5: + IC(0.697 ns) + CELL(0.150 ns) = 5.231 ns; Loc. = LCCOMB_X53_Y19_N16; Fanout = 1; COMB Node = 'Mux6~53'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { Mux6~52 Mux6~53 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.150 ns) 6.124 ns Mux6~61 6 COMB LCCOMB_X54_Y21_N0 1 " "Info: 6: + IC(0.743 ns) + CELL(0.150 ns) = 6.124 ns; Loc. = LCCOMB_X54_Y21_N0; Fanout = 1; COMB Node = 'Mux6~61'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Mux6~53 Mux6~61 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.275 ns) 7.400 ns Mux6~62 7 COMB LCCOMB_X57_Y24_N26 1 " "Info: 7: + IC(1.001 ns) + CELL(0.275 ns) = 7.400 ns; Loc. = LCCOMB_X57_Y24_N26; Fanout = 1; COMB Node = 'Mux6~62'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { Mux6~61 Mux6~62 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.790 ns Mux6~63 8 COMB LCCOMB_X57_Y24_N20 1 " "Info: 8: + IC(0.240 ns) + CELL(0.150 ns) = 7.790 ns; Loc. = LCCOMB_X57_Y24_N20; Fanout = 1; COMB Node = 'Mux6~63'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux6~62 Mux6~63 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.275 ns) 8.971 ns Mux6~94 9 COMB LCCOMB_X62_Y24_N28 1 " "Info: 9: + IC(0.906 ns) + CELL(0.275 ns) = 8.971 ns; Loc. = LCCOMB_X62_Y24_N28; Fanout = 1; COMB Node = 'Mux6~94'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Mux6~63 Mux6~94 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 9.368 ns Mux6~95 10 COMB LCCOMB_X62_Y24_N22 1 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 9.368 ns; Loc. = LCCOMB_X62_Y24_N22; Fanout = 1; COMB Node = 'Mux6~95'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Mux6~94 Mux6~95 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.275 ns) 10.623 ns Mux6~161 11 COMB LCCOMB_X59_Y26_N18 1 " "Info: 11: + IC(0.980 ns) + CELL(0.275 ns) = 10.623 ns; Loc. = LCCOMB_X59_Y26_N18; Fanout = 1; COMB Node = 'Mux6~161'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { Mux6~95 Mux6~161 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.016 ns Mux6~163 12 COMB LCCOMB_X59_Y26_N20 3 " "Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 11.016 ns; Loc. = LCCOMB_X59_Y26_N20; Fanout = 3; COMB Node = 'Mux6~163'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux6~161 Mux6~163 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 893 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.149 ns) 11.608 ns LessThan1~0 13 COMB LCCOMB_X59_Y26_N30 1 " "Info: 13: + IC(0.443 ns) + CELL(0.149 ns) = 11.608 ns; Loc. = LCCOMB_X59_Y26_N30; Fanout = 1; COMB Node = 'LessThan1~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Mux6~163 LessThan1~0 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 889 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.419 ns) 12.284 ns numberreg\[5\]~13 14 COMB LCCOMB_X59_Y26_N22 8 " "Info: 14: + IC(0.257 ns) + CELL(0.419 ns) = 12.284 ns; Loc. = LCCOMB_X59_Y26_N22; Fanout = 8; COMB Node = 'numberreg\[5\]~13'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { LessThan1~0 numberreg[5]~13 } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.659 ns) 13.172 ns numberreg\[0\] 15 REG LCFF_X59_Y26_N1 2 " "Info: 15: + IC(0.229 ns) + CELL(0.659 ns) = 13.172 ns; Loc. = LCFF_X59_Y26_N1; Fanout = 2; REG Node = 'numberreg\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { numberreg[5]~13 numberreg[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.935 ns ( 29.87 % ) " "Info: Total cell delay = 3.935 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.237 ns ( 70.13 % ) " "Info: Total interconnect delay = 9.237 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.172 ns" { current_counter[0] Mux6~48 Mux6~49 Mux6~52 Mux6~53 Mux6~61 Mux6~62 Mux6~63 Mux6~94 Mux6~95 Mux6~161 Mux6~163 LessThan1~0 numberreg[5]~13 numberreg[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.172 ns" { current_counter[0] {} Mux6~48 {} Mux6~49 {} Mux6~52 {} Mux6~53 {} Mux6~61 {} Mux6~62 {} Mux6~63 {} Mux6~94 {} Mux6~95 {} Mux6~161 {} Mux6~163 {} LessThan1~0 {} numberreg[5]~13 {} numberreg[0] {} } { 0.000ns 1.843ns 0.659ns 0.749ns 0.697ns 0.743ns 1.001ns 0.240ns 0.906ns 0.247ns 0.980ns 0.243ns 0.443ns 0.257ns 0.229ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.149ns 0.419ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.021 ns - Smallest " "Info: - Smallest clock skew is 0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.835 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 6827 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 6827; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 2.835 ns numberreg\[0\] 3 REG LCFF_X59_Y26_N1 2 " "Info: 3: + IC(1.227 ns) + CELL(0.537 ns) = 2.835 ns; Loc. = LCFF_X59_Y26_N1; Fanout = 2; REG Node = 'numberreg\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { clk~clkctrl numberreg[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 52.77 % ) " "Info: Total cell delay = 1.496 ns ( 52.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 47.23 % ) " "Info: Total interconnect delay = 1.339 ns ( 47.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl numberreg[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} numberreg[0] {} } { 0.000ns 0.000ns 0.112ns 1.227ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.814 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 6827 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 6827; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.537 ns) 2.814 ns current_counter\[0\] 3 REG LCFF_X52_Y23_N11 1230 " "Info: 3: + IC(1.206 ns) + CELL(0.537 ns) = 2.814 ns; Loc. = LCFF_X52_Y23_N11; Fanout = 1230; REG Node = 'current_counter\[0\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.743 ns" { clk~clkctrl current_counter[0] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.16 % ) " "Info: Total cell delay = 1.496 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.318 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clk clk~clkctrl current_counter[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clk {} clk~combout {} clk~clkctrl {} current_counter[0] {} } { 0.000ns 0.000ns 0.112ns 1.206ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl numberreg[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} numberreg[0] {} } { 0.000ns 0.000ns 0.112ns 1.227ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clk clk~clkctrl current_counter[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clk {} clk~combout {} clk~clkctrl {} current_counter[0] {} } { 0.000ns 0.000ns 0.112ns 1.206ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 848 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.172 ns" { current_counter[0] Mux6~48 Mux6~49 Mux6~52 Mux6~53 Mux6~61 Mux6~62 Mux6~63 Mux6~94 Mux6~95 Mux6~161 Mux6~163 LessThan1~0 numberreg[5]~13 numberreg[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "13.172 ns" { current_counter[0] {} Mux6~48 {} Mux6~49 {} Mux6~52 {} Mux6~53 {} Mux6~61 {} Mux6~62 {} Mux6~63 {} Mux6~94 {} Mux6~95 {} Mux6~161 {} Mux6~163 {} LessThan1~0 {} numberreg[5]~13 {} numberreg[0] {} } { 0.000ns 1.843ns 0.659ns 0.749ns 0.697ns 0.743ns 1.001ns 0.240ns 0.906ns 0.247ns 0.980ns 0.243ns 0.443ns 0.257ns 0.229ns } { 0.000ns 0.438ns 0.275ns 0.420ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.149ns 0.419ns 0.659ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { clk clk~clkctrl numberreg[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { clk {} clk~combout {} clk~clkctrl {} numberreg[0] {} } { 0.000ns 0.000ns 0.112ns 1.227ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.814 ns" { clk clk~clkctrl current_counter[0] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.814 ns" { clk {} clk~combout {} clk~clkctrl {} current_counter[0] {} } { 0.000ns 0.000ns 0.112ns 1.206ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\] nreset clk 7.265 ns register " "Info: tsu for register \"node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\]\" (data pin = \"nreset\", clock pin = \"clk\") is 7.265 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.104 ns + Longest pin register " "Info: + Longest pin to register delay is 10.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns nreset 1 PIN PIN_T29 70 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 70; PIN Node = 'nreset'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { nreset } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.547 ns) + CELL(0.150 ns) 7.539 ns node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[5\]~8 2 COMB LCCOMB_X61_Y33_N16 8 " "Info: 2: + IC(6.547 ns) + CELL(0.150 ns) = 7.539 ns; Loc. = LCCOMB_X61_Y33_N16; Fanout = 8; COMB Node = 'node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[5\]~8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.697 ns" { nreset node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 } "NODE_NAME" } } { "vhdl_files/switches.vhd" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/switches.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(0.660 ns) 10.104 ns node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\] 3 REG LCFF_X63_Y17_N7 1 " "Info: 3: + IC(1.905 ns) + CELL(0.660 ns) = 10.104 ns; Loc. = LCFF_X63_Y17_N7; Fanout = 1; REG Node = 'node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.565 ns" { node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "vhdl_files/switches.vhd" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/switches.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.652 ns ( 16.35 % ) " "Info: Total cell delay = 1.652 ns ( 16.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.452 ns ( 83.65 % ) " "Info: Total interconnect delay = 8.452 ns ( 83.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.104 ns" { nreset node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.104 ns" { nreset {} nreset~combout {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] {} } { 0.000ns 0.000ns 6.547ns 1.905ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vhdl_files/switches.vhd" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/switches.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.803 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 6827 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 6827; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.537 ns) 2.803 ns node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\] 3 REG LCFF_X63_Y17_N7 1 " "Info: 3: + IC(1.195 ns) + CELL(0.537 ns) = 2.803 ns; Loc. = LCFF_X63_Y17_N7; Fanout = 1; REG Node = 'node:router9_inst\|switches:\\gen_switches:switches_inst\|rd_data\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clk~clkctrl node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "vhdl_files/switches.vhd" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/switches.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.37 % ) " "Info: Total cell delay = 1.496 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 46.63 % ) " "Info: Total interconnect delay = 1.307 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.104 ns" { nreset node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.104 ns" { nreset {} nreset~combout {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[5]~8 {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] {} } { 0.000ns 0.000ns 6.547ns 1.905ns } { 0.000ns 0.842ns 0.150ns 0.660ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.803 ns" { clk clk~clkctrl node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.803 ns" { clk {} clk~combout {} clk~clkctrl {} node:router9_inst|switches:\gen_switches:switches_inst|rd_data[2] {} } { 0.000ns 0.000ns 0.112ns 1.195ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led\[7\] node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\] 11.310 ns register " "Info: tco from clock \"clk\" to destination pin \"led\[7\]\" through register \"node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\]\" is 11.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.763 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 6827 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 6827; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.155 ns) + CELL(0.537 ns) 2.763 ns node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\] 3 REG LCFF_X54_Y38_N7 1 " "Info: 3: + IC(1.155 ns) + CELL(0.537 ns) = 2.763 ns; Loc. = LCFF_X54_Y38_N7; Fanout = 1; REG Node = 'node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { clk~clkctrl node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] } "NODE_NAME" } } { "vhdl_files/dummy_slave.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_slave.vhdl" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 54.14 % ) " "Info: Total cell delay = 1.496 ns ( 54.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 45.86 % ) " "Info: Total interconnect delay = 1.267 ns ( 45.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk clk~clkctrl node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~combout {} clk~clkctrl {} node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] {} } { 0.000ns 0.000ns 0.112ns 1.155ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vhdl_files/dummy_slave.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_slave.vhdl" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.297 ns + Longest register pin " "Info: + Longest register to pin delay is 8.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\] 1 REG LCFF_X54_Y38_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y38_N7; Fanout = 1; REG Node = 'node:mem2_slave_inst\|dummy_slave:\\gen_dummy_slave:dummy_slave_inst\|register_array\[0\]\[7\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] } "NODE_NAME" } } { "vhdl_files/dummy_slave.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_slave.vhdl" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.469 ns) + CELL(2.828 ns) 8.297 ns led\[7\] 2 PIN PIN_AJ2 0 " "Info: 2: + IC(5.469 ns) + CELL(2.828 ns) = 8.297 ns; Loc. = PIN_AJ2; Fanout = 0; PIN Node = 'led\[7\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] led[7] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 34.08 % ) " "Info: Total cell delay = 2.828 ns ( 34.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.469 ns ( 65.92 % ) " "Info: Total interconnect delay = 5.469 ns ( 65.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] led[7] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] {} led[7] {} } { 0.000ns 5.469ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { clk clk~clkctrl node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { clk {} clk~combout {} clk~clkctrl {} node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] {} } { 0.000ns 0.000ns 0.112ns 1.155ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] led[7] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { node:mem2_slave_inst|dummy_slave:\gen_dummy_slave:dummy_slave_inst|register_array[0][7] {} led[7] {} } { 0.000ns 5.469ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "switches\[5\] test_ledr\[5\] 11.063 ns Longest " "Info: Longest tpd from source pin \"switches\[5\]\" to destination pin \"test_ledr\[5\]\" is 11.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns switches\[5\] 1 PIN PIN_AC24 2 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 2; PIN Node = 'switches\[5\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { switches[5] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.473 ns) + CELL(2.768 ns) 11.063 ns test_ledr\[5\] 2 PIN PIN_AD9 0 " "Info: 2: + IC(7.473 ns) + CELL(2.768 ns) = 11.063 ns; Loc. = PIN_AD9; Fanout = 0; PIN Node = 'test_ledr\[5\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.241 ns" { switches[5] test_ledr[5] } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.590 ns ( 32.45 % ) " "Info: Total cell delay = 3.590 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.473 ns ( 67.55 % ) " "Info: Total interconnect delay = 7.473 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.063 ns" { switches[5] test_ledr[5] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.063 ns" { switches[5] {} switches[5]~combout {} test_ledr[5] {} } { 0.000ns 0.000ns 7.473ns } { 0.000ns 0.822ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\] nreset clk -3.722 ns register " "Info: th for register \"node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\]\" (data pin = \"nreset\", clock pin = \"clk\") is -3.722 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 6827 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 6827; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 2.800 ns node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\] 3 REG LCFF_X74_Y32_N19 2 " "Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.800 ns; Loc. = LCFF_X74_Y32_N19; Fanout = 2; REG Node = 'node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { clk~clkctrl node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "vhdl_files/dummy_proc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_proc.vhdl" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.43 % ) " "Info: Total cell delay = 1.496 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.304 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vhdl_files/dummy_proc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_proc.vhdl" 573 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.788 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns nreset 1 PIN PIN_T29 70 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 70; PIN Node = 'nreset'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { nreset } "NODE_NAME" } } { "vhdl_files/noc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/noc.vhdl" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.712 ns) + CELL(0.150 ns) 6.704 ns node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\]~24 2 COMB LCCOMB_X74_Y32_N18 1 " "Info: 2: + IC(5.712 ns) + CELL(0.150 ns) = 6.704 ns; Loc. = LCCOMB_X74_Y32_N18; Fanout = 1; COMB Node = 'node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\]~24'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.862 ns" { nreset node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 } "NODE_NAME" } } { "vhdl_files/dummy_proc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_proc.vhdl" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.788 ns node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\] 3 REG LCFF_X74_Y32_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.788 ns; Loc. = LCFF_X74_Y32_N19; Fanout = 2; REG Node = 'node:router6_inst\|dummy_proc:\\gen_dummy_master:dummy_proc_inst\|targetid\[2\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "vhdl_files/dummy_proc.vhdl" "" { Text "C:/Users/Graeme/Desktop/UNI FILES/02211 Computer Architecture/NOC/vhdl_files/dummy_proc.vhdl" 573 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 15.85 % ) " "Info: Total cell delay = 1.076 ns ( 15.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.712 ns ( 84.15 % ) " "Info: Total interconnect delay = 5.712 ns ( 84.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { nreset node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.788 ns" { nreset {} nreset~combout {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] {} } { 0.000ns 0.000ns 5.712ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk clk~clkctrl node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { clk {} clk~combout {} clk~clkctrl {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] {} } { 0.000ns 0.000ns 0.112ns 1.192ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { nreset node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] } "NODE_NAME" } } { "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.788 ns" { nreset {} nreset~combout {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2]~24 {} node:router6_inst|dummy_proc:\gen_dummy_master:dummy_proc_inst|targetid[2] {} } { 0.000ns 0.000ns 5.712ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 14 14:58:47 2012 " "Info: Processing ended: Sat Apr 14 14:58:47 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
