
---------- Begin Simulation Statistics ----------
final_tick                               1957566787500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82315                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702084                       # Number of bytes of host memory used
host_op_rate                                    82581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28609.25                       # Real time elapsed on the host
host_tick_rate                               68424272                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354976544                       # Number of instructions simulated
sim_ops                                    2362585463                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.957567                       # Number of seconds simulated
sim_ticks                                1957566787500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.918374                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              301184944                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           342573380                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28094018                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        470274159                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          40239402                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40939229                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          699827                       # Number of indirect misses.
system.cpu0.branchPred.lookups              597391573                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3957571                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18048438                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555050578                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60508331                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419545                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      119720006                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224898912                       # Number of instructions committed
system.cpu0.commit.committedOps            2228706083                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3623082275                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.615141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.378648                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2553648375     70.48%     70.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    632996598     17.47%     87.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    151242387      4.17%     92.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146556621      4.05%     96.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45652989      1.26%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15969872      0.44%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8522830      0.24%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7984272      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60508331      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3623082275                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44165750                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151000616                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691562145                       # Number of loads committed
system.cpu0.commit.membars                    7608915                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608921      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238833742     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695364006     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264779882     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228706083                       # Class of committed instruction
system.cpu0.commit.refs                     960143916                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224898912                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228706083                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.756138                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.756138                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            666010699                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10058370                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           296553006                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2391739217                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1327861980                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1628901023                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18064316                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24681982                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11100235                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  597391573                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                407868019                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2322131306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10854583                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2454551924                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               56219808                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152894                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1301696922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         341424346                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.628208                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3651938253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.673964                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1938367285     53.08%     53.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1256554963     34.41%     87.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               238839535      6.54%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               171207941      4.69%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                34726427      0.95%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6555239      0.18%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1879395      0.05%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     417      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807051      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3651938253                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      255290920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18283360                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               569537176                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.593014                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010812178                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 278276655                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              547803879                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736940337                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5060575                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10375701                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           282878753                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2348372048                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            732535523                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10606444                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2317041871                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3464996                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8294448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18064316                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16156817                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       248054                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37254934                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       167011                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16042                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      9044506                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     45378192                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     14296982                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16042                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2003815                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16279545                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1045304082                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2300598883                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839654                       # average fanout of values written-back
system.cpu0.iew.wb_producers                877693327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588806                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2300770447                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2834678937                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1469587738                       # number of integer regfile writes
system.cpu0.ipc                              0.569431                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.569431                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611809      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282875494     55.11%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650098      0.80%     56.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802433      0.16%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           739691810     31.78%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          275016620     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2327648315                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                90                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4703989                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002021                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 760921     16.18%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    18      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3370939     71.66%     87.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               572107     12.16%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2324740440                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8312254614                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2300598832                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2468052503                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2333203156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2327648315                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15168892                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      119665962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           315848                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3749347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47988042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3651938253                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.637373                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.859197                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2031530613     55.63%     55.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1092020272     29.90%     85.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          377310130     10.33%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          130630962      3.58%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16480379      0.45%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1652468      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1581907      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             412577      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             318945      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3651938253                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.595729                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         42097416                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9084233                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736940337                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          282878753                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3907229173                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7904823                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              591054360                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421390007                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24856408                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1348830750                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19641156                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                69886                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2911708345                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2378250505                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1527800239                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1616117962                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              31747096                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18064316                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             77640747                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               106410228                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2911708301                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        230118                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8854                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51817025                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8840                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5910962853                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4725759802                       # The number of ROB writes
system.cpu0.timesIdled                       40333446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.440541                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17687843                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18929517                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1777199                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31900346                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            922016                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933155                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11139                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35127951                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47703                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1375513                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29519226                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2930775                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405392                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13357675                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130077632                       # Number of instructions committed
system.cpu1.commit.committedOps             133879380                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    680573440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196716                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.866014                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    624392219     91.75%     91.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27960757      4.11%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9523064      1.40%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8882974      1.31%     98.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2083119      0.31%     98.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       846351      0.12%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3466125      0.51%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       488056      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2930775      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    680573440                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457357                       # Number of function calls committed.
system.cpu1.commit.int_insts                125283477                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891825                       # Number of loads committed
system.cpu1.commit.membars                    7603258                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603258      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77458461     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693400     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124117      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133879380                       # Class of committed instruction
system.cpu1.commit.refs                      48817529                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130077632                       # Number of Instructions Simulated
system.cpu1.committedOps                    133879380                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.263034                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.263034                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            599804622                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418096                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16986403                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152893178                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22357940                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51700592                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1376909                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1179344                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7955479                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35127951                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22976124                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    656514808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               349686                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     154419305                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3557190                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051311                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24902132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18609859                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.225560                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         683195542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.231590                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.668400                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               586491679     85.85%     85.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57133070      8.36%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23694203      3.47%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11569642      1.69%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3066819      0.45%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717467      0.11%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522372      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     280      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           683195542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1407417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1481277                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31357217                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.209262                       # Inst execution rate
system.cpu1.iew.exec_refs                    51919694                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12356672                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              512398360                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39993143                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802300                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1461824                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12760873                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147222851                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39563022                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1284620                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143261308                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2920345                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4218735                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1376909                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11639931                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        61176                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1125775                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        42678                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1681                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4418                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3101318                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       835169                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1681                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       503187                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        978090                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82560631                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142146829                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.838622                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69237196                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.207634                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142200969                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178020565                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95455984                       # number of integer regfile writes
system.cpu1.ipc                              0.190004                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190004                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603372      5.26%      5.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84666666     58.57%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43668394     30.21%     94.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8607347      5.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144545928                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4058565                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028078                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 639532     15.76%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3079091     75.87%     91.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               339938      8.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141001105                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         976623423                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142146817                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160567692                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135817131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144545928                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405720                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13343470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           277488                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           328                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5804398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    683195542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.211573                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668873                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          593124366     86.82%     86.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59567715      8.72%     95.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17411107      2.55%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6130387      0.90%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4910629      0.72%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             751435      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             906751      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             220575      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             172577      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      683195542                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.211138                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23803844                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2305855                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39993143                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12760873                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    114                       # number of misc regfile reads
system.cpu1.numCycles                       684602959                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3230510523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              550550802                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89332229                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25031647                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25667075                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4900223                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45044                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188370947                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150797611                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101226344                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53741869                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20308022                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1376909                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             51832739                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11894115                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188370935                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26148                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               638                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50683565                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           638                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   824879343                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297104104                       # The number of ROB writes
system.cpu1.timesIdled                          56737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6167395                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                30823                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6306918                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20236698                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11916361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23751388                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       747059                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       127987                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     92940941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7268645                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    185872130                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7396632                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7128545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5466721                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6368166                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              335                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            271                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4786908                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4786898                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7128545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35666831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35666831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1112458496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1112458496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11916501                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11916501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11916501                       # Request fanout histogram
system.membus.respLayer1.occupancy        62688070926                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         48800055766                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       395241650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   676827863.514590                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1759274000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1953614371000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3952416500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    354357862                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       354357862                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    354357862                       # number of overall hits
system.cpu0.icache.overall_hits::total      354357862                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53510157                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53510157                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53510157                       # number of overall misses
system.cpu0.icache.overall_misses::total     53510157                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 680253706498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 680253706498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 680253706498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 680253706498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    407868019                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    407868019                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    407868019                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    407868019                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.131195                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.131195                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.131195                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.131195                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12712.609057                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12712.609057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12712.609057                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12712.609057                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2790                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.103448                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47831219                       # number of writebacks
system.cpu0.icache.writebacks::total         47831219                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5678905                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5678905                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5678905                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5678905                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47831252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47831252                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47831252                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47831252                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 584888766498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 584888766498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 584888766498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 584888766498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.117271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117271                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.117271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117271                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12228.171792                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12228.171792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12228.171792                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12228.171792                       # average overall mshr miss latency
system.cpu0.icache.replacements              47831219                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    354357862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      354357862                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53510157                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53510157                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 680253706498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 680253706498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    407868019                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    407868019                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.131195                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.131195                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12712.609057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12712.609057                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5678905                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5678905                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47831252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47831252                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 584888766498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 584888766498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.117271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12228.171792                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12228.171792                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          402187691                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47831219                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.408477                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        863567289                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       863567289                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    892644657                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       892644657                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    892644657                       # number of overall hits
system.cpu0.dcache.overall_hits::total      892644657                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57320220                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57320220                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57320220                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57320220                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1854569651484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1854569651484                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1854569651484                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1854569651484                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    949964877                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    949964877                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    949964877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    949964877                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060339                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060339                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060339                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060339                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32354.545246                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32354.545246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32354.545246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32354.545246                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15188534                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1672723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           279918                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18509                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.260655                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.373494                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41395593                       # number of writebacks
system.cpu0.dcache.writebacks::total         41395593                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17382302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17382302                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17382302                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17382302                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39937918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39937918                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39937918                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39937918                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 817162549407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 817162549407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 817162549407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 817162549407                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042041                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042041                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042041                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042041                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20460.819951                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20460.819951                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20460.819951                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20460.819951                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41395593                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    640364027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      640364027                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44826836                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44826836                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1209593963000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1209593963000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    685190863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    685190863                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065422                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26983.701526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26983.701526                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9795564                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9795564                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35031272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35031272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 613911567500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 613911567500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051126                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17524.672456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17524.672456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252280630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252280630                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12493384                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12493384                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 644975688484                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 644975688484                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264774014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264774014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047185                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047185                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51625.379360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51625.379360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7586738                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7586738                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4906646                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4906646                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 203250981907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 203250981907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018531                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41423.608287                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41423.608287                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2750                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16863500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16863500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5945                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462574                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462574                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6132.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6132.181818                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       875500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002523                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58366.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5743                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       633500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5887                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4399.305556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4399.305556                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       489500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3399.305556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3399.305556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336724                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336724                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465145                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465145                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129359721500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129359721500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385375                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88291.412454                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88291.412454                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465145                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465145                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127894576500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127894576500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385375                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87291.412454                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87291.412454                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994885                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          936393506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41402840                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.616649                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994885                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1948960028                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1948960028                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47730235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37258545                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               58530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              695540                       # number of demand (read+write) hits
system.l2.demand_hits::total                 85742850                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47730235                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37258545                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              58530                       # number of overall hits
system.l2.overall_hits::.cpu1.data             695540                       # number of overall hits
system.l2.overall_hits::total                85742850                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            101016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4136087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2939356                       # number of demand (read+write) misses
system.l2.demand_misses::total                7184800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           101016                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4136087                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8341                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2939356                       # number of overall misses
system.l2.overall_misses::total               7184800                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8582836000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 414481350486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    761262499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 303071402000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     726896850985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8582836000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 414481350486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    761262499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 303071402000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    726896850985                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47831251                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41394632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             92927650                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47831251                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41394632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            92927650                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.124733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.808649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077316                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.124733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.808649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077316                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84965.114437                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100210.984558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91267.533749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103108.096467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101171.480206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84965.114437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100210.984558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91267.533749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103108.096467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101171.480206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7813                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       126                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      62.007937                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4004839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5466721                       # number of writebacks
system.l2.writebacks::total                   5466721                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         165655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          70892                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              236638                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        165655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         70892                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             236638                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       100987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3970432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2868464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6948162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       100987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3970432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2868464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5005195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11953357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7571046501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 361041106491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    674986001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 266959614001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 636246752994                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7571046501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 361041106491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    674986001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 266959614001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 423056627082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1059303380076                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.095917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.123806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.789146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074770                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.095917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.123806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.789146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128631                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74970.506115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90932.449288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81529.895036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93067.095840                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91570.512172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74970.506115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90932.449288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81529.895036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93067.095840                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84523.505494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88619.739214                       # average overall mshr miss latency
system.l2.replacements                       19178782                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9404516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9404516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9404516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9404516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83154048                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83154048                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83154048                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83154048                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5005195                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5005195                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 423056627082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 423056627082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84523.505494                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84523.505494                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4720                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4357.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4554.347826                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       505000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       415000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       920000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19761.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       221000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       260000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3571688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           299714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3871402                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2792174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2170591                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4962765                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 280849793989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 223254122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  504103915989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6363862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8834167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100584.631899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102854.071541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101577.228821                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       119959                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        59791                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           179750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2672215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2110800                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4783015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 243157921992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 195386088501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 438544010493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.419905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.854469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.541422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90994.894495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92564.946229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91687.776537                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47730235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         58530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47788765                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       101016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8341                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8582836000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    761262499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9344098499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47831251                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       47898122                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.124733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84965.114437                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91267.533749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85445.819646                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       100987                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7571046501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    674986001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8246032502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.123806                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74970.506115                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81529.895036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75467.505921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33686857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       395826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34082683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1343913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       768765                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2112678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 133631556497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79817280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 213448836497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35030770                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36195361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.660116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058369                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99434.678061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103825.330237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101032.356325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45696                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11101                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1298217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       757664                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2055881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117883184499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71573525500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 189456709999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.650584                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90803.913752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94466.050254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92153.539042                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           70                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                76                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          572                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             602                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12469000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       630500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13099500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          642                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           678                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.890966                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.887906                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21798.951049                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21016.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21759.966777                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          439                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8254997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       379499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8634496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.654206                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.527778                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.647493                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19654.754762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19973.631579                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19668.555809                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999946                       # Cycle average of tags in use
system.l2.tags.total_refs                   190216747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19179018                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.917961                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.493095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.585258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.003544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.643310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.249907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.507705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.187555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.025677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.238280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1503074770                       # Number of tag accesses
system.l2.tags.data_accesses               1503074770                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6463104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     254265792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        529856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     183676288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    317653312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          762588352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6463104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       529856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6992960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    349870144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       349870144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         100986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3972903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2869942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4963333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11915443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5466721                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5466721                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3301601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        129888693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           270671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93828874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    162269463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389559302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3301601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       270671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3572271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178727054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178727054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178727054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3301601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       129888693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          270671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93828874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    162269463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            568286356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5426158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    100986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3911363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2798552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4955868.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016403645250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       332416                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       332416                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25584593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5106487                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11915443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5466721                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11915443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5466721                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 140395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            609665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            622649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            735229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1356772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            778874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            772336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            787613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            738945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            712351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            716711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           757567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           639328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           648290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           650129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           620476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           628113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            326548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            325118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            403994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            387968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            407471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            365339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            376168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           351945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           317196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           306082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           314503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           295663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           289345                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 394409259943                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58875240000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            615191409943                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33495.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52245.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7387188                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2876178                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11915443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5466721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4055285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2689069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1338037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1089851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  920465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  459598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  321562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  270240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  136659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  98857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  77789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  53346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 269260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 337580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 347902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 351382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 353678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 354861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 359993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 377484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 361771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 341157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 339803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 342580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6937813                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.677545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.251438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.337610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4456334     64.23%     64.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1198356     17.27%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       521731      7.52%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       321235      4.63%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       127682      1.84%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62085      0.89%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31964      0.46%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26424      0.38%     97.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       192002      2.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6937813                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       332416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.422624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.882445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    518.695000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       332415    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-311295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        332416                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       332416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.323327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.883044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286764     86.27%     86.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5006      1.51%     87.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26467      7.96%     95.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9390      2.82%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3265      0.98%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1045      0.31%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              340      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               94      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        332416                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              753603072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8985280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               347272640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               762588352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            349870144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       384.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1957566769500                       # Total gap between requests
system.mem_ctrls.avgGap                     112619.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6463104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    250327232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       529856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179107328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    317175552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    347272640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3301600.763391578570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 127876726.147204309702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 270670.713961528090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91494874.731062009931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 162025405.225158900023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177400149.112409263849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       100986                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3972903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2869942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4963333                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5466721                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3394073393                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 196809027959                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    327365627                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 148421467161                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 266239475803                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46582504631962                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33609.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49537.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39541.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51715.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53641.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8521105.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23962896720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12736574070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38362970100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13656778020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     154528486320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     368525218470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     441368620320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1053141544020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.984988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1143197799399                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  65367380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 749001608101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25573116660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13592426265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         45710872620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14667646680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     154528486320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     590707792770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     254267505120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1099047846435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        561.435683                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 654522596310                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  65367380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1237676811190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18999104770.588234                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   90100876178.339294                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 694736554000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   342642882000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1614923905500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22905004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22905004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22905004                       # number of overall hits
system.cpu1.icache.overall_hits::total       22905004                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        71120                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         71120                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        71120                       # number of overall misses
system.cpu1.icache.overall_misses::total        71120                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1653404499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1653404499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1653404499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1653404499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22976124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22976124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22976124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22976124                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003095                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003095                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003095                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003095                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23248.094755                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23248.094755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23248.094755                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23248.094755                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    18.428571                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66839                       # number of writebacks
system.cpu1.icache.writebacks::total            66839                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4249                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4249                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4249                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4249                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66871                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66871                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1520985499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1520985499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1520985499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1520985499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002910                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002910                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002910                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002910                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22745.068849                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22745.068849                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22745.068849                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22745.068849                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66839                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22905004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22905004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        71120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        71120                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1653404499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1653404499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22976124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22976124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003095                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003095                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23248.094755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23248.094755                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4249                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4249                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1520985499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1520985499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002910                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22745.068849                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22745.068849                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994391                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22620249                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           338.428896                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341518500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994391                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46019119                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46019119                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37842586                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37842586                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37842586                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37842586                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8472524                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8472524                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8472524                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8472524                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 793170422987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 793170422987                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 793170422987                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 793170422987                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46315110                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46315110                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46315110                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46315110                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.182932                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.182932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.182932                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.182932                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93616.780901                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93616.780901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93616.780901                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93616.780901                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4259727                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1004321                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            59554                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10938                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.527135                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.819437                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3634633                       # number of writebacks
system.cpu1.dcache.writebacks::total          3634633                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6176428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6176428                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6176428                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6176428                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2296096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2296096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2296096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2296096                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200517848696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200517848696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200517848696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200517848696                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049576                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049576                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049576                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049576                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87329.906370                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87329.906370                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87329.906370                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87329.906370                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3634633                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33180759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33180759                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5010667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5010667                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 398664485000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 398664485000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38191426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38191426                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.131199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.131199                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79563.156961                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79563.156961                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3845837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3845837                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  86653222000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  86653222000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030500                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030500                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74391.303452                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74391.303452                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4661827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4661827                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3461857                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3461857                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 394505937987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 394505937987                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 113957.895426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 113957.895426                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2330591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2330591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 113864626696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 113864626696                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100652.390062                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100652.390062                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6407500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325630                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325630                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41338.709677                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41338.709677                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3083500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 65606.382979                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65606.382979                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          128                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       838500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       838500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.288939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.288939                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6550.781250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6550.781250                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          128                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       710500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       710500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.288939                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.288939                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5550.781250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5550.781250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346195                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346195                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 118811736500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 118811736500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354115                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88257.448958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88257.448958                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346195                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346195                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117465541500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117465541500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354115                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354115                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87257.448958                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87257.448958                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.165908                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43938781                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3642181                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.063865                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341530000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.165908                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.973935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973935                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103877415                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103877415                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1957566787500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          84094251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14871237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     83523764                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13712061                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8558614                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8848272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8848272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      47898123                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36196129                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          678                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          678                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143493721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    124194116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       200581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10912069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             278800487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6122398016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5298574272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8557440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465249728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            11894779456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27752814                       # Total snoops (count)
system.tol2bus.snoopTraffic                 350822080                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        120681230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.257121                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              112524982     93.24%     93.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8026165      6.65%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 129907      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    176      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          120681230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       185864363962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       62109916813                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71826762407                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5465513763                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100438731                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2177065473000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 569359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710040                       # Number of bytes of host memory used
host_op_rate                                   571158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4762.37                       # Real time elapsed on the host
host_tick_rate                               46090209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711499291                       # Number of instructions simulated
sim_ops                                    2720068687                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.219499                       # Number of seconds simulated
sim_ticks                                219498685500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.134625                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39636717                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42558519                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7281151                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71774392                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49580                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          66143                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16563                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77494131                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10591                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9662                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5444647                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38569597                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11195162                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      112618514                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181750910                       # Number of instructions committed
system.cpu0.commit.committedOps             182431545                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    403140641                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.452526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.523432                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    342751010     85.02%     85.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32086995      7.96%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6592548      1.64%     94.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4629130      1.15%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1422159      0.35%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1001366      0.25%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1220595      0.30%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2241676      0.56%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11195162      2.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    403140641                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89623                       # Number of function calls committed.
system.cpu0.commit.int_insts                178874913                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42068195                       # Number of loads committed
system.cpu0.commit.membars                    1024088                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1024853      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133637670     73.25%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7550      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42077229     23.06%     96.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5678402      3.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182431545                       # Class of committed instruction
system.cpu0.commit.refs                      47756595                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181750910                       # Number of Instructions Simulated
system.cpu0.committedOps                    182431545                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.400066                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.400066                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            219502745                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1845110                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34287314                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             322253888                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32654855                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                159531288                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5446868                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5567662                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6263007                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77494131                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22336197                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    387486881                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               266633                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          587                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     366881176                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14566744                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.177652                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28627880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39686297                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.841058                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         423398763                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.872472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.008762                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               191802359     45.30%     45.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130616579     30.85%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73469451     17.35%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22933228      5.42%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1803760      0.43%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1640254      0.39%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  679272      0.16%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   74396      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  379464      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           423398763                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3097                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2257                       # number of floating regfile writes
system.cpu0.idleCycles                       12815357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5918716                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52717130                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.592527                       # Inst execution rate
system.cpu0.iew.exec_refs                    73217393                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5818967                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              117871431                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68738745                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            616189                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3545401                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6124429                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          294889413                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             67398426                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6019108                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            258468840                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1168604                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13332374                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5446868                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15476246                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1438673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94995                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          394                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26670550                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       436029                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           548                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1873169                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4045547                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                195762093                       # num instructions consuming a value
system.cpu0.iew.wb_count                    245768280                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.797146                       # average fanout of values written-back
system.cpu0.iew.wb_producers                156050904                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.563412                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     246380476                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               331603636                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187258836                       # number of integer regfile writes
system.cpu0.ipc                              0.416655                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.416655                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026605      0.39%      0.39% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188069520     71.11%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7916      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2266      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1546      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            69563676     26.30%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5814321      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            644      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             264487948                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3672                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7324                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3628                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3707                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3183804                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012038                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1947129     61.16%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     70      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     61.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1188764     37.34%     98.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                47804      1.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               12      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             266641475                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         956548071                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    245764652                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        407344114                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 292948068                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                264487948                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1941345                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112457870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           996932                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        565968                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     56467568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    423398763                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.196657                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          289273587     68.32%     68.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           69341344     16.38%     84.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           31818077      7.51%     92.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15067840      3.56%     95.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10550239      2.49%     98.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2545872      0.60%     98.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2549444      0.60%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1938930      0.46%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             313430      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      423398763                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.606326                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1103242                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           87343                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68738745                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6124429                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5706                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       436214120                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2783277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              155927478                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137546877                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4444741                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                40829543                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26697154                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1220715                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            399462501                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             310249877                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          238259271                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                155273168                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2721381                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5446868                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             36882201                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               100712398                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3133                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       399459368                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      29039505                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            610771                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21196179                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        610811                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   686974855                       # The number of ROB reads
system.cpu0.rob.rob_writes                  610416939                       # The number of ROB writes
system.cpu0.timesIdled                         125445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1752                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.830317                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37645771                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38878083                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6790478                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67804504                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             27245                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32782                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5537                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73381318                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1610                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8935                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5181442                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36956135                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11058651                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         571393                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      112187691                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174771837                       # Number of instructions committed
system.cpu1.commit.committedOps             175051679                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    371944583                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.470639                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.565058                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    315466017     84.82%     84.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29767490      8.00%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5593953      1.50%     94.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4393934      1.18%     95.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1366510      0.37%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       955399      0.26%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1196165      0.32%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2146464      0.58%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11058651      2.97%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    371944583                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               38011                       # Number of function calls committed.
system.cpu1.commit.int_insts                172106899                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40472946                       # Number of loads committed
system.cpu1.commit.membars                     422992                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422992      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129349382     73.89%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40481881     23.13%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4796725      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        175051679                       # Class of committed instruction
system.cpu1.commit.refs                      45278606                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174771837                       # Number of Instructions Simulated
system.cpu1.committedOps                    175051679                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.258234                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.258234                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            195466779                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1617136                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33530446                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             313798799                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28931333                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                156425927                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5182500                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5122951                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5978643                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73381318                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20155237                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    361214889                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               231759                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     351717351                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13583072                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.185928                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23978757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37673016                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.891155                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         391985182                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.899490                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.983716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               168627155     43.02%     43.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               126458593     32.26%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71057581     18.13%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22090194      5.64%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1741003      0.44%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1592983      0.41%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  238822      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   50251      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  128600      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           391985182                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2690587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5656866                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51172853                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.636393                       # Inst execution rate
system.cpu1.iew.exec_refs                    70459738                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4930279                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              116937063                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             66955430                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            201707                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3508558                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5020580                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287086609                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             65529459                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6093759                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            251168764                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1159352                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11410060                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5182500                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13545305                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1370880                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           86073                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          204                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26482484                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       214920                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           204                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1837364                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3819502                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                191953311                       # num instructions consuming a value
system.cpu1.iew.wb_count                    238734614                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.796466                       # average fanout of values written-back
system.cpu1.iew.wb_producers                152884279                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.604888                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     239346428                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               321871565                       # number of integer regfile reads
system.cpu1.int_regfile_writes              183032611                       # number of integer regfile writes
system.cpu1.ipc                              0.442824                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.442824                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423884      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184221323     71.61%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 321      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            67692054     26.31%     98.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4924559      1.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             257262523                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3087321                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012001                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1937529     62.76%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     62.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1146910     37.15%     99.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2882      0.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             259925960                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         910588339                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    238734614                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        399121740                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286391323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                257262523                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             695286                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112034930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           990790                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        123893                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     55881932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    391985182                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.656307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.224280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262963769     67.09%     67.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65255983     16.65%     83.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31422862      8.02%     91.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14747478      3.76%     95.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10369996      2.65%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2457853      0.63%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2530893      0.65%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1927009      0.49%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             309339      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      391985182                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.651833                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           726745                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64042                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            66955430                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5020580                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    892                       # number of misc regfile reads
system.cpu1.numCycles                       394675769                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44234065                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              153047262                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            133037244                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4448811                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36761376                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26060773                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1214398                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389100880                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302443292                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          233731074                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                152239329                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1384887                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5182500                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             34667739                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               100693830                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389100880                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10086976                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            184264                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20321865                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        184375                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   648120570                       # The number of ROB reads
system.cpu1.rob.rob_writes                  594578180                       # The number of ROB writes
system.cpu1.timesIdled                          25112                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          7042908                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                73155                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7670880                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              20762716                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13037961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25635355                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1293401                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       333694                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11196444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7299805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22390127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7633499                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           12703098                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       839927                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11757830                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           104955                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4061                       # Transaction distribution
system.membus.trans_dist::ReadExReq            223972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           223571                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      12703098                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1508                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38562024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38562024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    881062400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               881062400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           103366                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13037594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13037594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13037594                       # Request fanout histogram
system.membus.respLayer1.occupancy        66847346886                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31414722943                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   219498685500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   219498685500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8698240.625000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19723942.030995                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    192316500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   218106967000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1391718500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22206741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22206741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22206741                       # number of overall hits
system.cpu0.icache.overall_hits::total       22206741                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129456                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129456                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129456                       # number of overall misses
system.cpu0.icache.overall_misses::total       129456                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9732103996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9732103996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9732103996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9732103996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22336197                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22336197                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22336197                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22336197                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005796                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005796                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005796                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005796                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75176.924947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75176.924947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75176.924947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75176.924947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30621                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          553                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              410                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.685366                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   276.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119050                       # number of writebacks
system.cpu0.icache.writebacks::total           119050                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10406                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10406                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10406                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119050                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119050                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119050                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119050                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8983115996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8983115996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8983115996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8983115996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75456.665233                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75456.665233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75456.665233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75456.665233                       # average overall mshr miss latency
system.cpu0.icache.replacements                119050                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22206741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22206741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129456                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129456                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9732103996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9732103996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22336197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22336197                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005796                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005796                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75176.924947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75176.924947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10406                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119050                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119050                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8983115996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8983115996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75456.665233                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75456.665233                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22327213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119082                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           187.494441                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44791444                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44791444                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     44631494                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44631494                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     44631494                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44631494                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20863313                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20863313                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20863313                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20863313                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1383475413269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1383475413269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1383475413269                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1383475413269                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65494807                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65494807                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65494807                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65494807                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318549                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318549                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318549                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318549                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66311.396146                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66311.396146                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66311.396146                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66311.396146                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     63808933                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        64045                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1540647                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1092                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.416972                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.649267                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5583552                       # number of writebacks
system.cpu0.dcache.writebacks::total          5583552                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15142037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15142037                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15142037                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15142037                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5721276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5721276                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5721276                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5721276                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 395652729603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 395652729603                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 395652729603                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 395652729603                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087355                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 69154.630821                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 69154.630821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 69154.630821                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 69154.630821                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5583484                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     40983141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       40983141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     19172037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     19172037                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1253998155000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1253998155000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60155178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60155178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65407.664037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65407.664037                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13745345                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13745345                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5426692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5426692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 378158611500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 378158611500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090212                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090212                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69684.922509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69684.922509                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3648353                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3648353                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1691276                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1691276                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 129477258269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 129477258269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5339629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5339629                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316740                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316740                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76555.960274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76555.960274                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1396692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1396692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       294584                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       294584                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17494118103                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17494118103                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055169                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055169                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 59385.839363                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 59385.839363                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1490                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1490                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     48758000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     48758000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004384                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004384                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 32723.489933                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 32723.489933                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1127                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1127                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          363                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          363                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18126.721763                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18126.721763                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336762                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2326                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2326                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21441000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006860                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006860                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9217.970765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9217.970765                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19180000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006703                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006703                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8438.187418                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8438.187418                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       275500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       275500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       263500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       263500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2468                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2468                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    320383999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    320383999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9662                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9662                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.744566                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.744566                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44534.890047                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44534.890047                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7194                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7194                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    313189999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    313189999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.744566                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.744566                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43534.890047                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43534.890047                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.936422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           51048041                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5668729                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.005200                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.936422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998013                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998013                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138035523                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138035523                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1827930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3451                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1760520                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3605181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13280                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1827930                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3451                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1760520                       # number of overall hits
system.l2.overall_hits::total                 3605181                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            105769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3748439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             20943                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3556678                       # number of demand (read+write) misses
system.l2.demand_misses::total                7431829                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           105769                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3748439                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            20943                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3556678                       # number of overall misses
system.l2.overall_misses::total               7431829                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8647370999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 361739517960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1795383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 343391620956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     715573892915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8647370999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 361739517960                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1795383000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 343391620956                       # number of overall miss cycles
system.l2.overall_miss_latency::total    715573892915                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119049                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5576369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5317198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11037010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119049                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5576369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5317198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11037010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.888449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.672201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.858531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.668901                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673355                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.888449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.672201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.858531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.668901                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673355                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81757.140552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96504.042872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85727.116459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96548.414266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96285.031977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81757.140552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96504.042872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85727.116459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96548.414266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96285.031977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              28155                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       747                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.690763                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5016173                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              839926                       # number of writebacks
system.l2.writebacks::total                    839926                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            229                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          95410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            340                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          74068                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              170047                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           229                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         95410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           340                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         74068                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             170047                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       105540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3653029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        20603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3482610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7261782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       105540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3653029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        20603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3482610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5892350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13154132                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7578513502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 320117380991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1573385005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 304994159995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 634263439493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7578513502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 320117380991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1573385005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 304994159995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 440875097339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1075138536832                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.886526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.655091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.844593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.654971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.657948                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.886526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.655091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.844593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.654971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.191820                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71807.025791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87630.670600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76366.791487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87576.317760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87342.671467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71807.025791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87630.670600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76366.791487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87576.317760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74821.607226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81733.902080                       # average overall mshr miss latency
system.l2.replacements                       19993632                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1228923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1228923                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1228924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1228924                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      8680092                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8680092                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8680096                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8680096                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5892350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5892350                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 440875097339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 440875097339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74821.607226                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74821.607226                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9083                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            9177                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                18260                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2657                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2713                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5370                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4332500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3238500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      7571000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11890                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.226320                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.228175                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.227253                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1630.598419                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1193.697014                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1409.869646                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2644                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2701                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5345                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     53278477                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     54489475                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    107767952                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.225213                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.227166                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.226196                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.709909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20173.815254                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20162.385781                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          397                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          204                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              601                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1676500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       329500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2006000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          483                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            717                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.821946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.871795                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.838215                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4222.921914                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1615.196078                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3337.770383                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          394                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          203                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          597                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8007500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4001000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     12008500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.815735                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.867521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.832636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20323.604061                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19709.359606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20114.740369                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            63199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108263                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         152340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         103137                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              255477                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  15912955500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11051162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26964117500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       215539                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       148201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            363740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.706786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.695926                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.702362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104456.843245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107150.314630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105544.207502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23069                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9306                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32375                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       129271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        93831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         223102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12947840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9528583500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22476424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.599757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.633133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.613356                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100160.442017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101550.484381                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100745.058314                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       105769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        20943                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           126712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8647370999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1795383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10442753999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.888449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.858531                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.883361                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81757.140552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85727.116459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82413.299443                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          229                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          340                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       105540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        20603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       126143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7578513502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1573385005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9151898507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.886526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.844593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.879395                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71807.025791                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76366.791487                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72551.774629                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1764731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1715456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3480187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3596099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3453541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7049640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 345826562460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 332340458956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 678167021416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5360830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5168997                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10529827                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.670810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.668126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.669492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96167.141800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96231.797728                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96198.816027                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        64762                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       137103                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3523758                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3388779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6912537                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 307169540491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 295465576495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 602635116986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.657316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.655597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.656472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87171.009045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87189.390779                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87180.020445                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2176                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           69                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2245                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2004                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           83                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2087                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     37744500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       292000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     38036500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4180                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4332                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.479426                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.546053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.481764                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18834.580838                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3518.072289                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18225.443220                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          584                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          588                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1420                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     27545492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1514999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29060491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.339713                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.519737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.346030                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19398.233803                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19177.202532                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19386.585057                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999457                       # Cycle average of tags in use
system.l2.tags.total_refs                    26462059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19996520                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.323333                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.538391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.598252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.565684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.173989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.063578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.059564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.414662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.118214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.344681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 187797472                       # Number of tag accesses
system.l2.tags.data_accesses                187797472                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6754624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     233886144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1318592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     222943232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    362404224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          827306816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6754624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1318592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8073216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     53755328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        53755328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         105541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3654471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          20603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3483488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5662566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12926669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       839927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             839927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         30772959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1065546901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          6007289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1015692789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1651054188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3769074125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     30772959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      6007289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         36780248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      244900455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            244900455                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      244900455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        30772959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1065546901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         6007289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1015692789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1651054188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4013974580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    805071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    105541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3624975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     20603.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3458591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5642823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000987089250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49363                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49363                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22519606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             759548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12926669                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     839931                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12926669                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   839931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  74136                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 34860                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            463890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            680435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            893571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            859008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1611348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2119741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1566359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            728841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            475539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           575340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           492038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           472110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           475107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           467881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           470538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             57851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            54649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45278                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.67                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 354985585745                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64262665000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            595970579495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27619.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46369.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10958323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  727749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12926669                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               839931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1913362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2050228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1896320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1631704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1444754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1128378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  846370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  617976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  443963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  313280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 215841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 151248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  89586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  51264                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  16273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  52099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  50770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1971517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    443.356201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.748825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.064883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       563140     28.56%     28.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       303886     15.41%     43.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       213266     10.82%     54.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       185596      9.41%     64.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        75412      3.83%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53371      2.71%     70.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41789      2.12%     72.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34790      1.76%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       500267     25.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1971517                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     260.366165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    144.936075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    401.983990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         41927     84.94%     84.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         6556     13.28%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          699      1.42%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          103      0.21%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559           23      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            7      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            3      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           14      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49363                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.309118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.289121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.846036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42641     86.38%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              933      1.89%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3838      7.78%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1370      2.78%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              422      0.85%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              121      0.25%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49363                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              822562112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4744704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51524288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               827306816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             53755584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3747.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3769.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    244.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  219498623000                       # Total gap between requests
system.mem_ctrls.avgGap                      15944.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6754624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    231998400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1318592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    221349824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    361140672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51524288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 30772958.774734891951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1056946648.548380374908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6007288.822693199851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1008433483.306668758392                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1645297652.591181278229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234736203.010199785233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       105541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3654471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        20603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3483488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5662566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       839931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3215381526                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 168761198080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    719302952                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 160680338085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 262594358852                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5410402125074                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30465.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46179.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34912.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46126.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46373.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6441484.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4649703660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2471357130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29683793160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2004840180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17326701600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      92072784000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6752519520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       154961699250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        705.980079                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16256125701                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7329400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 195913159799                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9427006260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5010549885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         62083292460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2197609560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17326701600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      95380369740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3967184160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195392713665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        890.177147                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9092733581                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7329400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 203076551919                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1056                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    41892372.400756                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   170487258.898346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          529    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2123291500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            529                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197337620500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22161065000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20129104                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20129104                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20129104                       # number of overall hits
system.cpu1.icache.overall_hits::total       20129104                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26133                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26133                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26133                       # number of overall misses
system.cpu1.icache.overall_misses::total        26133                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2010187500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2010187500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2010187500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2010187500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20155237                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20155237                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20155237                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20155237                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001297                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001297                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001297                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001297                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76921.421192                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76921.421192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76921.421192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76921.421192                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          764                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    69.454545                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24394                       # number of writebacks
system.cpu1.icache.writebacks::total            24394                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1739                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1739                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1739                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1739                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24394                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24394                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1873632000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1873632000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1873632000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1873632000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001210                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76807.083709                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76807.083709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76807.083709                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76807.083709                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24394                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20129104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20129104                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26133                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2010187500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2010187500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20155237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20155237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001297                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76921.421192                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76921.421192                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1739                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1739                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1873632000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1873632000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76807.083709                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76807.083709                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20505124                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24426                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           839.479407                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40334868                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40334868                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43202207                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43202207                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43202207                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43202207                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20228022                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20228022                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20228022                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20228022                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1338313857639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1338313857639                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1338313857639                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1338313857639                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63430229                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63430229                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63430229                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63430229                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.318902                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.318902                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.318902                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.318902                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66161.380368                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66161.380368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66161.380368                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66161.380368                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     59949722                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        66766                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1457231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1142                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.139478                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.464098                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5318613                       # number of writebacks
system.cpu1.dcache.writebacks::total          5318613                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14770808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14770808                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14770808                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14770808                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5457214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5457214                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5457214                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5457214                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 376041661980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 376041661980                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 376041661980                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 376041661980                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086035                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086035                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086035                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086035                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 68907.259635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 68907.259635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 68907.259635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 68907.259635                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5318548                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     39882428                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       39882428                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18889650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18889650                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1233206321000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1233206321000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58772078                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58772078                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.321405                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.321405                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 65284.762873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65284.762873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13655644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13655644                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5234006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5234006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 363814032500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 363814032500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089056                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089056                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69509.670509                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69509.670509                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3319779                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3319779                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1338372                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1338372                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105107536639                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105107536639                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4658151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4658151                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287318                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78533.872973                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78533.872973                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1115164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1115164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223208                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223208                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12227629480                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12227629480                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047918                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047918                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 54781.322712                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54781.322712                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137916                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137916                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     43754000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     43754000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005825                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54150.990099                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54150.990099                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          497                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22662500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 45598.591549                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45598.591549                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136571                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136571                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1979                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1979                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13773500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13773500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138550                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014284                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014284                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6959.828196                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6959.828196                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1928                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1928                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11854500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11854500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.013916                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.013916                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6148.599585                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6148.599585                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       110500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       110500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1826                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1826                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7109                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7109                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    313434998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    313434998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8935                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.795635                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.795635                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44089.885779                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44089.885779                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7109                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7109                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    306325998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    306325998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.795635                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.795635                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43089.885779                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43089.885779                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.549673                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48955369                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5405047                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.057344                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.549673                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.985927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.985927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        132837897                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       132837897                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 219498685500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10803859                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2068850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9816433                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19153708                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9800418                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          123132                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         127312                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           21                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           21                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           409083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          409083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10660415                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4332                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16908924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16116400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33455655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15238400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    714227136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3122432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    680683712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1413271680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30072971                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65016320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41138741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.228712                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.438892                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               32063506     77.94%     77.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8741541     21.25%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 333694      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41138741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22246146525                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8550168760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         178706237                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8158272019                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36779622                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
