strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e79935690>",
		fillcolor=turquoise,
		label="15:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e79856810>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"15:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e798bdc50>",
		fillcolor=turquoise,
		label="30:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e798a6ad0>]",
		style=filled,
		typ=Block];
	"30:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e7984e290>",
		fillcolor=turquoise,
		label="24:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"25:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e798bd6d0>",
		fillcolor=springgreen,
		label="25:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL" -> "25:IF"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2e79935e10>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"Leaf_11:AL" -> "11:AL";
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e799350d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e79856bd0>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"25:IF" -> "30:BL"	[cond="['q']",
		label="!((q == 4'b0000))",
		lineno=25];
	"26:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e798b1450>",
		fillcolor=turquoise,
		label="26:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e798bd610>]",
		style=filled,
		typ=Block];
	"25:IF" -> "26:BL"	[cond="['q']",
		label="(q == 4'b0000)",
		lineno=25];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2e798a34d0>",
		fillcolor=turquoise,
		label="19:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e7984ee90>]",
		style=filled,
		typ=Block];
	"19:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e7984e550>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:IF" -> "24:BL"	[cond="['q']",
		label="!((q == 4'b1111))",
		lineno=18];
	"18:IF" -> "19:BL"	[cond="['q']",
		label="(q == 4'b1111)",
		lineno=18];
	"26:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:IF" -> "15:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"14:IF" -> "18:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
}
