## Hi  ðŸ‘‹

My name is Mangaratnam, I am currently an Undergraduate in Electronics and Communication Engineering (3rd Year, B.Tech â€“ Aditya University). With a CGPA of 9.16, I am passionate about VLSI Design, Digital Systems, and Protocol Verification. I am fascinated by how millions of devices are integrated into a single chip and how RTL coding & verification methodologies bring them to life.

## ðŸ”¹Technologies Iâ€™m Skilled In:

 - **HDL:**
   - Verilog
 - **HVL:** 
   - SystemVerilog
 - **Verification Methodology:**
   - Functional Verification | Testbench Development 
 - **EDA Tools:**
   - Xilinx Vivado | Cadence Xcelium 
 - **Domain:**
   - VLSI Front-End Design & Verification 
 - **Protocols:**
   - UART, SPI, I2C, APB, AXI (Currently learning PCIe)
 - **Programming Languages:**
   - C, Python
 - **Core Skills:**
   - RTL Coding | Testbench Writing in SystemVerilog | Digital Circuit Design 

## ðŸ”¹ Other Skills:
  - MATLAB
  - PSpice
  - Git & GitHub
  -  Microsoft Office

## ðŸ“‚ Projects:

 - **APB Protocol Interfacing**
   - Designed & verified APB protocol with 1 master and 3 slaves; developed SystemVerilog testbenches and verified slave states (Hold, Setup, Active).
 - **AXI to APB Bridge**
   - Implemented and verified a bridge for communication between AXI & APB protocols.
 - **AHB to APB Bridge**
   - Implemented and verified a bridge for communication between AHB & APB protocols.

## ðŸ“œ Certifications:

- **Cisco** 
  -  C Programming Language  
- **ITSpecialist** 
  - HTML & CSS  
- **Cadence**   
  - Semiconductor 101 v1.0
  - Digital IC Design Fundamentals v2.0
  - Behavioral Modeling with Verilog-AMS v24.03
  - SystemVerilog for Design and Verification v21.10 
- **IIT Bombay Spoken Tutorials**
  -  Python
  -   C++  


## ðŸš€ Future Aspirations:
Currently exploring PCIe Protocol and verification flows. Open to internships, collaborations, and research opportunities in VLSI Design & Verification.

