===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.1834 seconds

  ----Wall Time----  ----Name----
    4.3311 ( 12.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.6165 ( 10.0%)    Parse modules
    0.6708 (  1.9%)    Verify circuit
   18.2351 ( 50.4%)  'firrtl.circuit' Pipeline
    1.5334 (  4.2%)    'firrtl.module' Pipeline
    1.3715 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1619 (  0.4%)      LowerCHIRRTLPass
    0.1040 (  0.3%)    InferWidths
    0.8487 (  2.3%)    InferResets
    0.0487 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0981 (  0.3%)    WireDFT
    0.1045 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.8065 (  2.2%)    LowerFIRRTLTypes
    7.4398 ( 20.6%)    'firrtl.module' Pipeline
    0.9363 (  2.6%)      ExpandWhens
    0.0221 (  0.1%)      RemoveInvalid
    6.0167 ( 16.6%)      Canonicalizer
    0.4647 (  1.3%)      InferReadWrite
    0.5872 (  1.6%)    Inliner
    1.1826 (  3.3%)    IMConstProp
    0.0693 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0716 (  0.2%)    BlackBoxReader
    0.0716 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.4591 ( 12.3%)    'firrtl.module' Pipeline
    4.4591 ( 12.3%)      Canonicalizer
    0.4659 (  1.3%)    RemoveUnusedPorts
    0.0698 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4204 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    4.0636 ( 11.2%)  LowerFIRRTLToHW
    0.0682 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.1063 ( 11.3%)  'hw.module' Pipeline
    0.9608 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4403 (  6.7%)    Canonicalizer
    0.7052 (  1.9%)    HWCleanup
    0.9165 (  2.5%)  'hw.module' Pipeline
    0.0811 (  0.2%)    HWLegalizeModules
    0.8354 (  2.3%)    PrettifyVerilog
    4.3592 ( 12.0%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   36.1834 (100.0%)  Total

{
  totalTime: 36.213,
  maxMemory: 695484416
}
