// Seed: 2665924808
program module_0;
  wire  id_1;
  wand  id_2 = -1;
  uwire id_3;
  id_4(
      .id_0(-1)
  );
  assign id_3 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_3 <= id_2 & 1;
  always if (-1'h0) id_2++;
  wire id_4;
  module_0 modCall_1 ();
  always id_3 = -1 <= id_1 && id_2 != id_2;
  assign id_3 = id_2 & -1;
endmodule
module module_2 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
