<profile>

<section name = "Vitis HLS Report for 'v_mix_420_to_422_false_s'" level="0">
<item name = "Date">Thu Jul 18 12:04:22 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.802 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 8303041, 10.000 ns, 83.030 ms, 1, 8303041, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110">v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2, 2, 3842, 20.000 ns, 38.420 us, 1, 3841, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_74_1">0, 8303040, 4 ~ 3844, -, -, 0 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 15, 82, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 116, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110">v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2, 0, 0, 15, 82, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="y_27_fu_140_p2">+, 0, 0, 12, 12, 1</column>
<column name="icmp_ln74_fu_135_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_layerEnableFlag_2_val_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerEnableFlag_2_val_c19_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerHeight_2_val_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerHeight_2_val_c35_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerWidth_2_val_blk_n">9, 2, 1, 2</column>
<column name="HwReg_layerWidth_2_val_c27_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="srcLayer2Yuv422_write">9, 2, 1, 2</column>
<column name="srcLayer2_read">9, 2, 1, 2</column>
<column name="y_fu_64">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="height_reg_155">12, 0, 12, 0</column>
<column name="layerEnableFlag_reg_151">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="width_reg_160">12, 0, 12, 0</column>
<column name="y_fu_64">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, v_mix_420_to_422&lt;false&gt;, return value</column>
<column name="srcLayer2_dout">in, 24, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_num_data_valid">in, 3, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_fifo_cap">in, 3, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_empty_n">in, 1, ap_fifo, srcLayer2, pointer</column>
<column name="srcLayer2_read">out, 1, ap_fifo, srcLayer2, pointer</column>
<column name="HwReg_layerHeight_2_val_dout">in, 16, ap_fifo, HwReg_layerHeight_2_val, pointer</column>
<column name="HwReg_layerHeight_2_val_num_data_valid">in, 3, ap_fifo, HwReg_layerHeight_2_val, pointer</column>
<column name="HwReg_layerHeight_2_val_fifo_cap">in, 3, ap_fifo, HwReg_layerHeight_2_val, pointer</column>
<column name="HwReg_layerHeight_2_val_empty_n">in, 1, ap_fifo, HwReg_layerHeight_2_val, pointer</column>
<column name="HwReg_layerHeight_2_val_read">out, 1, ap_fifo, HwReg_layerHeight_2_val, pointer</column>
<column name="HwReg_layerWidth_2_val_dout">in, 16, ap_fifo, HwReg_layerWidth_2_val, pointer</column>
<column name="HwReg_layerWidth_2_val_num_data_valid">in, 3, ap_fifo, HwReg_layerWidth_2_val, pointer</column>
<column name="HwReg_layerWidth_2_val_fifo_cap">in, 3, ap_fifo, HwReg_layerWidth_2_val, pointer</column>
<column name="HwReg_layerWidth_2_val_empty_n">in, 1, ap_fifo, HwReg_layerWidth_2_val, pointer</column>
<column name="HwReg_layerWidth_2_val_read">out, 1, ap_fifo, HwReg_layerWidth_2_val, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_dout">in, 1, ap_fifo, HwReg_layerEnableFlag_2_val, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_num_data_valid">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_fifo_cap">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_empty_n">in, 1, ap_fifo, HwReg_layerEnableFlag_2_val, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_read">out, 1, ap_fifo, HwReg_layerEnableFlag_2_val, pointer</column>
<column name="srcLayer2Yuv422_din">out, 24, ap_fifo, srcLayer2Yuv422, pointer</column>
<column name="srcLayer2Yuv422_num_data_valid">in, 3, ap_fifo, srcLayer2Yuv422, pointer</column>
<column name="srcLayer2Yuv422_fifo_cap">in, 3, ap_fifo, srcLayer2Yuv422, pointer</column>
<column name="srcLayer2Yuv422_full_n">in, 1, ap_fifo, srcLayer2Yuv422, pointer</column>
<column name="srcLayer2Yuv422_write">out, 1, ap_fifo, srcLayer2Yuv422, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c19_din">out, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c19, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c19_num_data_valid">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val_c19, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c19_fifo_cap">in, 3, ap_fifo, HwReg_layerEnableFlag_2_val_c19, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c19_full_n">in, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c19, pointer</column>
<column name="HwReg_layerEnableFlag_2_val_c19_write">out, 1, ap_fifo, HwReg_layerEnableFlag_2_val_c19, pointer</column>
<column name="HwReg_layerWidth_2_val_c27_din">out, 16, ap_fifo, HwReg_layerWidth_2_val_c27, pointer</column>
<column name="HwReg_layerWidth_2_val_c27_num_data_valid">in, 3, ap_fifo, HwReg_layerWidth_2_val_c27, pointer</column>
<column name="HwReg_layerWidth_2_val_c27_fifo_cap">in, 3, ap_fifo, HwReg_layerWidth_2_val_c27, pointer</column>
<column name="HwReg_layerWidth_2_val_c27_full_n">in, 1, ap_fifo, HwReg_layerWidth_2_val_c27, pointer</column>
<column name="HwReg_layerWidth_2_val_c27_write">out, 1, ap_fifo, HwReg_layerWidth_2_val_c27, pointer</column>
<column name="HwReg_layerHeight_2_val_c35_din">out, 16, ap_fifo, HwReg_layerHeight_2_val_c35, pointer</column>
<column name="HwReg_layerHeight_2_val_c35_num_data_valid">in, 3, ap_fifo, HwReg_layerHeight_2_val_c35, pointer</column>
<column name="HwReg_layerHeight_2_val_c35_fifo_cap">in, 3, ap_fifo, HwReg_layerHeight_2_val_c35, pointer</column>
<column name="HwReg_layerHeight_2_val_c35_full_n">in, 1, ap_fifo, HwReg_layerHeight_2_val_c35, pointer</column>
<column name="HwReg_layerHeight_2_val_c35_write">out, 1, ap_fifo, HwReg_layerHeight_2_val_c35, pointer</column>
</table>
</item>
</section>
</profile>
