
stm32f4_DACtoWAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a74  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000768  08007c48  08007c48  00017c48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080083b0  080083b0  000183b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080083b8  080083b8  000183b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080083bc  080083bc  000183bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000d0  20000000  080083c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004dbc  200000d0  08008490  000200d0  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20004e8c  08008490  00024e8c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003051c  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005762  00000000  00000000  0005061c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001249a  00000000  00000000  00055d7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001288  00000000  00000000  00068218  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001a68  00000000  00000000  000694a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bb88  00000000  00000000  0006af08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000067d8  00000000  00000000  00076a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0007d268  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003efc  00000000  00000000  0007d2e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000d0 	.word	0x200000d0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007c2c 	.word	0x08007c2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000d4 	.word	0x200000d4
 800020c:	08007c2c 	.word	0x08007c2c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_d2iz>:
 8000b64:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b6c:	d215      	bcs.n	8000b9a <__aeabi_d2iz+0x36>
 8000b6e:	d511      	bpl.n	8000b94 <__aeabi_d2iz+0x30>
 8000b70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b78:	d912      	bls.n	8000ba0 <__aeabi_d2iz+0x3c>
 8000b7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b86:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	bf18      	it	ne
 8000b90:	4240      	negne	r0, r0
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d105      	bne.n	8000bac <__aeabi_d2iz+0x48>
 8000ba0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba4:	bf08      	it	eq
 8000ba6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000baa:	4770      	bx	lr
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_d2f>:
 8000bb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bbc:	bf24      	itt	cs
 8000bbe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bc6:	d90d      	bls.n	8000be4 <__aeabi_d2f+0x30>
 8000bc8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bcc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bdc:	bf08      	it	eq
 8000bde:	f020 0001 	biceq.w	r0, r0, #1
 8000be2:	4770      	bx	lr
 8000be4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be8:	d121      	bne.n	8000c2e <__aeabi_d2f+0x7a>
 8000bea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bee:	bfbc      	itt	lt
 8000bf0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf4:	4770      	bxlt	lr
 8000bf6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfe:	f1c2 0218 	rsb	r2, r2, #24
 8000c02:	f1c2 0c20 	rsb	ip, r2, #32
 8000c06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0e:	bf18      	it	ne
 8000c10:	f040 0001 	orrne.w	r0, r0, #1
 8000c14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c20:	ea40 000c 	orr.w	r0, r0, ip
 8000c24:	fa23 f302 	lsr.w	r3, r3, r2
 8000c28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c2c:	e7cc      	b.n	8000bc8 <__aeabi_d2f+0x14>
 8000c2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c32:	d107      	bne.n	8000c44 <__aeabi_d2f+0x90>
 8000c34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c38:	bf1e      	ittt	ne
 8000c3a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c3e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c42:	4770      	bxne	lr
 8000c44:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <__aeabi_uldivmod>:
 8000c54:	b953      	cbnz	r3, 8000c6c <__aeabi_uldivmod+0x18>
 8000c56:	b94a      	cbnz	r2, 8000c6c <__aeabi_uldivmod+0x18>
 8000c58:	2900      	cmp	r1, #0
 8000c5a:	bf08      	it	eq
 8000c5c:	2800      	cmpeq	r0, #0
 8000c5e:	bf1c      	itt	ne
 8000c60:	f04f 31ff 	movne.w	r1, #4294967295
 8000c64:	f04f 30ff 	movne.w	r0, #4294967295
 8000c68:	f000 b97a 	b.w	8000f60 <__aeabi_idiv0>
 8000c6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c74:	f000 f806 	bl	8000c84 <__udivmoddi4>
 8000c78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c80:	b004      	add	sp, #16
 8000c82:	4770      	bx	lr

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	468c      	mov	ip, r1
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	9e08      	ldr	r6, [sp, #32]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d151      	bne.n	8000d38 <__udivmoddi4+0xb4>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4617      	mov	r7, r2
 8000c98:	d96d      	bls.n	8000d76 <__udivmoddi4+0xf2>
 8000c9a:	fab2 fe82 	clz	lr, r2
 8000c9e:	f1be 0f00 	cmp.w	lr, #0
 8000ca2:	d00b      	beq.n	8000cbc <__udivmoddi4+0x38>
 8000ca4:	f1ce 0c20 	rsb	ip, lr, #32
 8000ca8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000cac:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cb0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cb4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cb8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cbc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cc0:	0c25      	lsrs	r5, r4, #16
 8000cc2:	fbbc f8fa 	udiv	r8, ip, sl
 8000cc6:	fa1f f987 	uxth.w	r9, r7
 8000cca:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cce:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cd2:	fb08 f309 	mul.w	r3, r8, r9
 8000cd6:	42ab      	cmp	r3, r5
 8000cd8:	d90a      	bls.n	8000cf0 <__udivmoddi4+0x6c>
 8000cda:	19ed      	adds	r5, r5, r7
 8000cdc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ce0:	f080 8123 	bcs.w	8000f2a <__udivmoddi4+0x2a6>
 8000ce4:	42ab      	cmp	r3, r5
 8000ce6:	f240 8120 	bls.w	8000f2a <__udivmoddi4+0x2a6>
 8000cea:	f1a8 0802 	sub.w	r8, r8, #2
 8000cee:	443d      	add	r5, r7
 8000cf0:	1aed      	subs	r5, r5, r3
 8000cf2:	b2a4      	uxth	r4, r4
 8000cf4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cf8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d00:	fb00 f909 	mul.w	r9, r0, r9
 8000d04:	45a1      	cmp	r9, r4
 8000d06:	d909      	bls.n	8000d1c <__udivmoddi4+0x98>
 8000d08:	19e4      	adds	r4, r4, r7
 8000d0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0e:	f080 810a 	bcs.w	8000f26 <__udivmoddi4+0x2a2>
 8000d12:	45a1      	cmp	r9, r4
 8000d14:	f240 8107 	bls.w	8000f26 <__udivmoddi4+0x2a2>
 8000d18:	3802      	subs	r0, #2
 8000d1a:	443c      	add	r4, r7
 8000d1c:	eba4 0409 	sub.w	r4, r4, r9
 8000d20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d24:	2100      	movs	r1, #0
 8000d26:	2e00      	cmp	r6, #0
 8000d28:	d061      	beq.n	8000dee <__udivmoddi4+0x16a>
 8000d2a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d2e:	2300      	movs	r3, #0
 8000d30:	6034      	str	r4, [r6, #0]
 8000d32:	6073      	str	r3, [r6, #4]
 8000d34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d38:	428b      	cmp	r3, r1
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0xc8>
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d054      	beq.n	8000dea <__udivmoddi4+0x166>
 8000d40:	2100      	movs	r1, #0
 8000d42:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d46:	4608      	mov	r0, r1
 8000d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4c:	fab3 f183 	clz	r1, r3
 8000d50:	2900      	cmp	r1, #0
 8000d52:	f040 808e 	bne.w	8000e72 <__udivmoddi4+0x1ee>
 8000d56:	42ab      	cmp	r3, r5
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xdc>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 80fa 	bhi.w	8000f54 <__udivmoddi4+0x2d0>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb65 0503 	sbc.w	r5, r5, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	46ac      	mov	ip, r5
 8000d6a:	2e00      	cmp	r6, #0
 8000d6c:	d03f      	beq.n	8000dee <__udivmoddi4+0x16a>
 8000d6e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	b912      	cbnz	r2, 8000d7e <__udivmoddi4+0xfa>
 8000d78:	2701      	movs	r7, #1
 8000d7a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d7e:	fab7 fe87 	clz	lr, r7
 8000d82:	f1be 0f00 	cmp.w	lr, #0
 8000d86:	d134      	bne.n	8000df2 <__udivmoddi4+0x16e>
 8000d88:	1beb      	subs	r3, r5, r7
 8000d8a:	0c3a      	lsrs	r2, r7, #16
 8000d8c:	fa1f fc87 	uxth.w	ip, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d96:	0c25      	lsrs	r5, r4, #16
 8000d98:	fb02 3318 	mls	r3, r2, r8, r3
 8000d9c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000da0:	fb0c f308 	mul.w	r3, ip, r8
 8000da4:	42ab      	cmp	r3, r5
 8000da6:	d907      	bls.n	8000db8 <__udivmoddi4+0x134>
 8000da8:	19ed      	adds	r5, r5, r7
 8000daa:	f108 30ff 	add.w	r0, r8, #4294967295
 8000dae:	d202      	bcs.n	8000db6 <__udivmoddi4+0x132>
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	f200 80d1 	bhi.w	8000f58 <__udivmoddi4+0x2d4>
 8000db6:	4680      	mov	r8, r0
 8000db8:	1aed      	subs	r5, r5, r3
 8000dba:	b2a3      	uxth	r3, r4
 8000dbc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dc0:	fb02 5510 	mls	r5, r2, r0, r5
 8000dc4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dc8:	fb0c fc00 	mul.w	ip, ip, r0
 8000dcc:	45a4      	cmp	ip, r4
 8000dce:	d907      	bls.n	8000de0 <__udivmoddi4+0x15c>
 8000dd0:	19e4      	adds	r4, r4, r7
 8000dd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd6:	d202      	bcs.n	8000dde <__udivmoddi4+0x15a>
 8000dd8:	45a4      	cmp	ip, r4
 8000dda:	f200 80b8 	bhi.w	8000f4e <__udivmoddi4+0x2ca>
 8000dde:	4618      	mov	r0, r3
 8000de0:	eba4 040c 	sub.w	r4, r4, ip
 8000de4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de8:	e79d      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000dea:	4631      	mov	r1, r6
 8000dec:	4630      	mov	r0, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1ce 0420 	rsb	r4, lr, #32
 8000df6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000dfa:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dfe:	fa20 f804 	lsr.w	r8, r0, r4
 8000e02:	0c3a      	lsrs	r2, r7, #16
 8000e04:	fa25 f404 	lsr.w	r4, r5, r4
 8000e08:	ea48 0803 	orr.w	r8, r8, r3
 8000e0c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e10:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e14:	fb02 4411 	mls	r4, r2, r1, r4
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e20:	fb01 f30c 	mul.w	r3, r1, ip
 8000e24:	42ab      	cmp	r3, r5
 8000e26:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e2a:	d909      	bls.n	8000e40 <__udivmoddi4+0x1bc>
 8000e2c:	19ed      	adds	r5, r5, r7
 8000e2e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e32:	f080 808a 	bcs.w	8000f4a <__udivmoddi4+0x2c6>
 8000e36:	42ab      	cmp	r3, r5
 8000e38:	f240 8087 	bls.w	8000f4a <__udivmoddi4+0x2c6>
 8000e3c:	3902      	subs	r1, #2
 8000e3e:	443d      	add	r5, r7
 8000e40:	1aeb      	subs	r3, r5, r3
 8000e42:	fa1f f588 	uxth.w	r5, r8
 8000e46:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e4a:	fb02 3310 	mls	r3, r2, r0, r3
 8000e4e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e52:	fb00 f30c 	mul.w	r3, r0, ip
 8000e56:	42ab      	cmp	r3, r5
 8000e58:	d907      	bls.n	8000e6a <__udivmoddi4+0x1e6>
 8000e5a:	19ed      	adds	r5, r5, r7
 8000e5c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e60:	d26f      	bcs.n	8000f42 <__udivmoddi4+0x2be>
 8000e62:	42ab      	cmp	r3, r5
 8000e64:	d96d      	bls.n	8000f42 <__udivmoddi4+0x2be>
 8000e66:	3802      	subs	r0, #2
 8000e68:	443d      	add	r5, r7
 8000e6a:	1aeb      	subs	r3, r5, r3
 8000e6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e70:	e78f      	b.n	8000d92 <__udivmoddi4+0x10e>
 8000e72:	f1c1 0720 	rsb	r7, r1, #32
 8000e76:	fa22 f807 	lsr.w	r8, r2, r7
 8000e7a:	408b      	lsls	r3, r1
 8000e7c:	fa05 f401 	lsl.w	r4, r5, r1
 8000e80:	ea48 0303 	orr.w	r3, r8, r3
 8000e84:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e88:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e8c:	40fd      	lsrs	r5, r7
 8000e8e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e92:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e96:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e9a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e9e:	fa1f f883 	uxth.w	r8, r3
 8000ea2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ea6:	fb09 f408 	mul.w	r4, r9, r8
 8000eaa:	42ac      	cmp	r4, r5
 8000eac:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000eb4:	d908      	bls.n	8000ec8 <__udivmoddi4+0x244>
 8000eb6:	18ed      	adds	r5, r5, r3
 8000eb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ebc:	d243      	bcs.n	8000f46 <__udivmoddi4+0x2c2>
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	d941      	bls.n	8000f46 <__udivmoddi4+0x2c2>
 8000ec2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec6:	441d      	add	r5, r3
 8000ec8:	1b2d      	subs	r5, r5, r4
 8000eca:	fa1f fe8e 	uxth.w	lr, lr
 8000ece:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ed2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ed6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000eda:	fb00 f808 	mul.w	r8, r0, r8
 8000ede:	45a0      	cmp	r8, r4
 8000ee0:	d907      	bls.n	8000ef2 <__udivmoddi4+0x26e>
 8000ee2:	18e4      	adds	r4, r4, r3
 8000ee4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ee8:	d229      	bcs.n	8000f3e <__udivmoddi4+0x2ba>
 8000eea:	45a0      	cmp	r8, r4
 8000eec:	d927      	bls.n	8000f3e <__udivmoddi4+0x2ba>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	441c      	add	r4, r3
 8000ef2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef6:	eba4 0408 	sub.w	r4, r4, r8
 8000efa:	fba0 8902 	umull	r8, r9, r0, r2
 8000efe:	454c      	cmp	r4, r9
 8000f00:	46c6      	mov	lr, r8
 8000f02:	464d      	mov	r5, r9
 8000f04:	d315      	bcc.n	8000f32 <__udivmoddi4+0x2ae>
 8000f06:	d012      	beq.n	8000f2e <__udivmoddi4+0x2aa>
 8000f08:	b156      	cbz	r6, 8000f20 <__udivmoddi4+0x29c>
 8000f0a:	ebba 030e 	subs.w	r3, sl, lr
 8000f0e:	eb64 0405 	sbc.w	r4, r4, r5
 8000f12:	fa04 f707 	lsl.w	r7, r4, r7
 8000f16:	40cb      	lsrs	r3, r1
 8000f18:	431f      	orrs	r7, r3
 8000f1a:	40cc      	lsrs	r4, r1
 8000f1c:	6037      	str	r7, [r6, #0]
 8000f1e:	6074      	str	r4, [r6, #4]
 8000f20:	2100      	movs	r1, #0
 8000f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f26:	4618      	mov	r0, r3
 8000f28:	e6f8      	b.n	8000d1c <__udivmoddi4+0x98>
 8000f2a:	4690      	mov	r8, r2
 8000f2c:	e6e0      	b.n	8000cf0 <__udivmoddi4+0x6c>
 8000f2e:	45c2      	cmp	sl, r8
 8000f30:	d2ea      	bcs.n	8000f08 <__udivmoddi4+0x284>
 8000f32:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f36:	eb69 0503 	sbc.w	r5, r9, r3
 8000f3a:	3801      	subs	r0, #1
 8000f3c:	e7e4      	b.n	8000f08 <__udivmoddi4+0x284>
 8000f3e:	4628      	mov	r0, r5
 8000f40:	e7d7      	b.n	8000ef2 <__udivmoddi4+0x26e>
 8000f42:	4640      	mov	r0, r8
 8000f44:	e791      	b.n	8000e6a <__udivmoddi4+0x1e6>
 8000f46:	4681      	mov	r9, r0
 8000f48:	e7be      	b.n	8000ec8 <__udivmoddi4+0x244>
 8000f4a:	4601      	mov	r1, r0
 8000f4c:	e778      	b.n	8000e40 <__udivmoddi4+0x1bc>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	443c      	add	r4, r7
 8000f52:	e745      	b.n	8000de0 <__udivmoddi4+0x15c>
 8000f54:	4608      	mov	r0, r1
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xe6>
 8000f58:	f1a8 0802 	sub.w	r8, r8, #2
 8000f5c:	443d      	add	r5, r7
 8000f5e:	e72b      	b.n	8000db8 <__udivmoddi4+0x134>

08000f60 <__aeabi_idiv0>:
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop

08000f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f64:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f66:	4a0e      	ldr	r2, [pc, #56]	; (8000fa0 <HAL_InitTick+0x3c>)
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <HAL_InitTick+0x40>)
{
 8000f6a:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6c:	7818      	ldrb	r0, [r3, #0]
 8000f6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f72:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f76:	6810      	ldr	r0, [r2, #0]
 8000f78:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f7c:	f000 f8a8 	bl	80010d0 <HAL_SYSTICK_Config>
 8000f80:	4604      	mov	r4, r0
 8000f82:	b958      	cbnz	r0, 8000f9c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f84:	2d0f      	cmp	r5, #15
 8000f86:	d809      	bhi.n	8000f9c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f88:	4602      	mov	r2, r0
 8000f8a:	4629      	mov	r1, r5
 8000f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f90:	f000 f85e 	bl	8001050 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f94:	4b04      	ldr	r3, [pc, #16]	; (8000fa8 <HAL_InitTick+0x44>)
 8000f96:	4620      	mov	r0, r4
 8000f98:	601d      	str	r5, [r3, #0]
 8000f9a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f9c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f9e:	bd38      	pop	{r3, r4, r5, pc}
 8000fa0:	20000068 	.word	0x20000068
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20000004 	.word	0x20000004

08000fac <HAL_Init>:
{
 8000fac:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fae:	4b0b      	ldr	r3, [pc, #44]	; (8000fdc <HAL_Init+0x30>)
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fb6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fbe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc0:	681a      	ldr	r2, [r3, #0]
 8000fc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fc6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc8:	2003      	movs	r0, #3
 8000fca:	f000 f82f 	bl	800102c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f7ff ffc8 	bl	8000f64 <HAL_InitTick>
  HAL_MspInit();
 8000fd4:	f004 fe9e 	bl	8005d14 <HAL_MspInit>
}
 8000fd8:	2000      	movs	r0, #0
 8000fda:	bd08      	pop	{r3, pc}
 8000fdc:	40023c00 	.word	0x40023c00

08000fe0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fe0:	4a03      	ldr	r2, [pc, #12]	; (8000ff0 <HAL_IncTick+0x10>)
 8000fe2:	4b04      	ldr	r3, [pc, #16]	; (8000ff4 <HAL_IncTick+0x14>)
 8000fe4:	6811      	ldr	r1, [r2, #0]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	440b      	add	r3, r1
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	200002c4 	.word	0x200002c4
 8000ff4:	20000000 	.word	0x20000000

08000ff8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ff8:	4b01      	ldr	r3, [pc, #4]	; (8001000 <HAL_GetTick+0x8>)
 8000ffa:	6818      	ldr	r0, [r3, #0]
}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	200002c4 	.word	0x200002c4

08001004 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001004:	b538      	push	{r3, r4, r5, lr}
 8001006:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001008:	f7ff fff6 	bl	8000ff8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800100c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800100e:	bf1c      	itt	ne
 8001010:	4b05      	ldrne	r3, [pc, #20]	; (8001028 <HAL_Delay+0x24>)
 8001012:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001014:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001016:	bf18      	it	ne
 8001018:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800101a:	f7ff ffed 	bl	8000ff8 <HAL_GetTick>
 800101e:	1b40      	subs	r0, r0, r5
 8001020:	4284      	cmp	r4, r0
 8001022:	d8fa      	bhi.n	800101a <HAL_Delay+0x16>
  {
  }
}
 8001024:	bd38      	pop	{r3, r4, r5, pc}
 8001026:	bf00      	nop
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800102c:	4a07      	ldr	r2, [pc, #28]	; (800104c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800102e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001030:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001034:	041b      	lsls	r3, r3, #16
 8001036:	0c1b      	lsrs	r3, r3, #16
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800103c:	0200      	lsls	r0, r0, #8
 800103e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001042:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001046:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001048:	60d3      	str	r3, [r2, #12]
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001052:	b530      	push	{r4, r5, lr}
 8001054:	68dc      	ldr	r4, [r3, #12]
 8001056:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800105a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800105e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001060:	2b04      	cmp	r3, #4
 8001062:	bf28      	it	cs
 8001064:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001066:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001068:	f04f 0501 	mov.w	r5, #1
 800106c:	fa05 f303 	lsl.w	r3, r5, r3
 8001070:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001074:	bf8c      	ite	hi
 8001076:	3c03      	subhi	r4, #3
 8001078:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107a:	4019      	ands	r1, r3
 800107c:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800107e:	fa05 f404 	lsl.w	r4, r5, r4
 8001082:	3c01      	subs	r4, #1
 8001084:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001086:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001088:	ea42 0201 	orr.w	r2, r2, r1
 800108c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001090:	bfaf      	iteee	ge
 8001092:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001096:	f000 000f 	andlt.w	r0, r0, #15
 800109a:	4b06      	ldrlt	r3, [pc, #24]	; (80010b4 <HAL_NVIC_SetPriority+0x64>)
 800109c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109e:	bfa5      	ittet	ge
 80010a0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80010a4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80010ac:	bd30      	pop	{r4, r5, pc}
 80010ae:	bf00      	nop
 80010b0:	e000ed00 	.word	0xe000ed00
 80010b4:	e000ed14 	.word	0xe000ed14

080010b8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80010b8:	0942      	lsrs	r2, r0, #5
 80010ba:	2301      	movs	r3, #1
 80010bc:	f000 001f 	and.w	r0, r0, #31
 80010c0:	fa03 f000 	lsl.w	r0, r3, r0
 80010c4:	4b01      	ldr	r3, [pc, #4]	; (80010cc <HAL_NVIC_EnableIRQ+0x14>)
 80010c6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80010ca:	4770      	bx	lr
 80010cc:	e000e100 	.word	0xe000e100

080010d0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010d0:	3801      	subs	r0, #1
 80010d2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80010d6:	d20a      	bcs.n	80010ee <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d8:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010dc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010de:	21f0      	movs	r1, #240	; 0xf0
 80010e0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010e6:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e8:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80010ee:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	e000e010 	.word	0xe000e010
 80010f8:	e000ed00 	.word	0xe000ed00

080010fc <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80010fc:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 80010fe:	4604      	mov	r4, r0
 8001100:	b168      	cbz	r0, 800111e <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8001102:	7903      	ldrb	r3, [r0, #4]
 8001104:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001108:	b913      	cbnz	r3, 8001110 <HAL_DAC_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800110a:	7142      	strb	r2, [r0, #5]
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800110c:	f004 fe1e 	bl	8005d4c <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001110:	2302      	movs	r3, #2
 8001112:	7123      	strb	r3, [r4, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001114:	2000      	movs	r0, #0
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001116:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001118:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800111a:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 800111c:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 800111e:	2001      	movs	r0, #1
}
 8001120:	bd10      	pop	{r4, pc}

08001122 <HAL_DAC_Start>:
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001122:	7943      	ldrb	r3, [r0, #5]
 8001124:	2b01      	cmp	r3, #1
{
 8001126:	b510      	push	{r4, lr}
 8001128:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 800112c:	d018      	beq.n	8001160 <HAL_DAC_Start+0x3e>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800112e:	7103      	strb	r3, [r0, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001130:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 8001132:	2201      	movs	r2, #1
  __HAL_DAC_ENABLE(hdac, Channel);
 8001134:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hdac);
 8001136:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8001138:	408a      	lsls	r2, r1
 800113a:	4322      	orrs	r2, r4
 800113c:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800113e:	b989      	cbnz	r1, 8001164 <HAL_DAC_Start+0x42>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8001140:	6819      	ldr	r1, [r3, #0]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8001142:	681a      	ldr	r2, [r3, #0]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 8001144:	074c      	lsls	r4, r1, #29
 8001146:	d507      	bpl.n	8001158 <HAL_DAC_Start+0x36>
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8001148:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800114c:	2a38      	cmp	r2, #56	; 0x38
 800114e:	d103      	bne.n	8001158 <HAL_DAC_Start+0x36>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 8001150:	685a      	ldr	r2, [r3, #4]
 8001152:	f042 0201 	orr.w	r2, r2, #1
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8001156:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001158:	2301      	movs	r3, #1
 800115a:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800115c:	2300      	movs	r3, #0
 800115e:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8001160:	4618      	mov	r0, r3
    
  /* Return function status */
  return HAL_OK;
}
 8001162:	bd10      	pop	{r4, pc}
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8001164:	6819      	ldr	r1, [r3, #0]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8001166:	681a      	ldr	r2, [r3, #0]
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8001168:	0349      	lsls	r1, r1, #13
 800116a:	d5f5      	bpl.n	8001158 <HAL_DAC_Start+0x36>
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 800116c:	f402 1260 	and.w	r2, r2, #3670016	; 0x380000
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 8001170:	f5b2 1f60 	cmp.w	r2, #3670016	; 0x380000
 8001174:	d1f0      	bne.n	8001158 <HAL_DAC_Start+0x36>
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 8001176:	685a      	ldr	r2, [r3, #4]
 8001178:	f042 0202 	orr.w	r2, r2, #2
 800117c:	e7eb      	b.n	8001156 <HAL_DAC_Start+0x34>

0800117e <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800117e:	7943      	ldrb	r3, [r0, #5]
 8001180:	2b01      	cmp	r3, #1
{
 8001182:	b530      	push	{r4, r5, lr}
 8001184:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 8001188:	d017      	beq.n	80011ba <HAL_DAC_ConfigChannel+0x3c>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800118a:	6804      	ldr	r4, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 800118c:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 800118e:	6823      	ldr	r3, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001190:	f640 75fe 	movw	r5, #4094	; 0xffe
 8001194:	4095      	lsls	r5, r2
 8001196:	ea23 0505 	bic.w	r5, r3, r5
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800119a:	c90a      	ldmia	r1, {r1, r3}
 800119c:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800119e:	4093      	lsls	r3, r2
 80011a0:	432b      	orrs	r3, r5
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80011a2:	6023      	str	r3, [r4, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80011a4:	6823      	ldr	r3, [r4, #0]
 80011a6:	21c0      	movs	r1, #192	; 0xc0
 80011a8:	fa01 f202 	lsl.w	r2, r1, r2
 80011ac:	ea23 0202 	bic.w	r2, r3, r2
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80011b0:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80011b2:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80011b4:	7103      	strb	r3, [r0, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80011b6:	2300      	movs	r3, #0
 80011b8:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 80011ba:	4618      	mov	r0, r3
  
  /* Return function status */
  return HAL_OK;
}
 80011bc:	bd30      	pop	{r4, r5, pc}

080011be <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80011be:	b513      	push	{r0, r1, r4, lr}
  __IO uint32_t tmp = 0U;
 80011c0:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 80011c2:	6800      	ldr	r0, [r0, #0]
  __IO uint32_t tmp = 0U;
 80011c4:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance; 
 80011c6:	9001      	str	r0, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 80011c8:	b941      	cbnz	r1, 80011dc <HAL_DAC_SetValue+0x1e>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80011ca:	9901      	ldr	r1, [sp, #4]
 80011cc:	3108      	adds	r1, #8
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80011ce:	440a      	add	r2, r1
 80011d0:	9201      	str	r2, [sp, #4]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80011d2:	9a01      	ldr	r2, [sp, #4]
  
  /* Return function status */
  return HAL_OK;
}
 80011d4:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	b002      	add	sp, #8
 80011da:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80011dc:	9901      	ldr	r1, [sp, #4]
 80011de:	3114      	adds	r1, #20
 80011e0:	e7f5      	b.n	80011ce <HAL_DAC_SetValue+0x10>
	...

080011e4 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80011e4:	6803      	ldr	r3, [r0, #0]
 80011e6:	b2da      	uxtb	r2, r3
 80011e8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80011ec:	f023 0303 	bic.w	r3, r3, #3
 80011f0:	2118      	movs	r1, #24
 80011f2:	3a10      	subs	r2, #16
 80011f4:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80011f8:	4904      	ldr	r1, [pc, #16]	; (800120c <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80011fa:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80011fc:	bf88      	it	hi
 80011fe:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001200:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001202:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001204:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 8001206:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	08007c48 	.word	0x08007c48

08001210 <HAL_DMA_Init>:
{
 8001210:	b570      	push	{r4, r5, r6, lr}
 8001212:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001214:	f7ff fef0 	bl	8000ff8 <HAL_GetTick>
 8001218:	4605      	mov	r5, r0
  if(hdma == NULL)
 800121a:	2c00      	cmp	r4, #0
 800121c:	d071      	beq.n	8001302 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 800121e:	2300      	movs	r3, #0
 8001220:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001224:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001226:	2302      	movs	r3, #2
 8001228:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 800122c:	6813      	ldr	r3, [r2, #0]
 800122e:	f023 0301 	bic.w	r3, r3, #1
 8001232:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001234:	6821      	ldr	r1, [r4, #0]
 8001236:	680b      	ldr	r3, [r1, #0]
 8001238:	07d8      	lsls	r0, r3, #31
 800123a:	d43c      	bmi.n	80012b6 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 800123c:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800123e:	4d32      	ldr	r5, [pc, #200]	; (8001308 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001240:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001242:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001244:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001246:	68a3      	ldr	r3, [r4, #8]
 8001248:	4313      	orrs	r3, r2
 800124a:	68e2      	ldr	r2, [r4, #12]
 800124c:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800124e:	6922      	ldr	r2, [r4, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	6962      	ldr	r2, [r4, #20]
 8001254:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001256:	69e2      	ldr	r2, [r4, #28]
 8001258:	4303      	orrs	r3, r0
 800125a:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 800125c:	6a22      	ldr	r2, [r4, #32]
 800125e:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001260:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001262:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001264:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001268:	bf01      	itttt	eq
 800126a:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 800126c:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800126e:	4335      	orreq	r5, r6
 8001270:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001272:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001274:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001276:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001278:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 800127c:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001280:	d10b      	bne.n	800129a <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001282:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001284:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001286:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001288:	b13d      	cbz	r5, 800129a <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800128a:	b9f8      	cbnz	r0, 80012cc <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 800128c:	2a01      	cmp	r2, #1
 800128e:	d02d      	beq.n	80012ec <HAL_DMA_Init+0xdc>
 8001290:	d301      	bcc.n	8001296 <HAL_DMA_Init+0x86>
 8001292:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001294:	d101      	bne.n	800129a <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001296:	01ea      	lsls	r2, r5, #7
 8001298:	d42b      	bmi.n	80012f2 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800129a:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800129c:	4620      	mov	r0, r4
 800129e:	f7ff ffa1 	bl	80011e4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012a2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80012a4:	233f      	movs	r3, #63	; 0x3f
 80012a6:	4093      	lsls	r3, r2
 80012a8:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012aa:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80012ac:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012ae:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80012b0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80012b4:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80012b6:	f7ff fe9f 	bl	8000ff8 <HAL_GetTick>
 80012ba:	1b40      	subs	r0, r0, r5
 80012bc:	2805      	cmp	r0, #5
 80012be:	d9b9      	bls.n	8001234 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012c0:	2320      	movs	r3, #32
 80012c2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80012c4:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80012c6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80012ca:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80012cc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80012d0:	d113      	bne.n	80012fa <HAL_DMA_Init+0xea>
    switch (tmp)
 80012d2:	2a03      	cmp	r2, #3
 80012d4:	d8e1      	bhi.n	800129a <HAL_DMA_Init+0x8a>
 80012d6:	a001      	add	r0, pc, #4	; (adr r0, 80012dc <HAL_DMA_Init+0xcc>)
 80012d8:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80012dc:	080012f3 	.word	0x080012f3
 80012e0:	08001297 	.word	0x08001297
 80012e4:	080012f3 	.word	0x080012f3
 80012e8:	080012ed 	.word	0x080012ed
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80012ec:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80012f0:	d1d3      	bne.n	800129a <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80012f2:	2340      	movs	r3, #64	; 0x40
 80012f4:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80012f6:	2001      	movs	r0, #1
 80012f8:	e7e5      	b.n	80012c6 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80012fa:	2a02      	cmp	r2, #2
 80012fc:	d9f9      	bls.n	80012f2 <HAL_DMA_Init+0xe2>
 80012fe:	2a03      	cmp	r2, #3
 8001300:	e7c8      	b.n	8001294 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 8001302:	2001      	movs	r0, #1
 8001304:	bd70      	pop	{r4, r5, r6, pc}
 8001306:	bf00      	nop
 8001308:	f010803f 	.word	0xf010803f

0800130c <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800130c:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001310:	2b02      	cmp	r3, #2
 8001312:	d003      	beq.n	800131c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001314:	2380      	movs	r3, #128	; 0x80
 8001316:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001318:	2001      	movs	r0, #1
 800131a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 800131c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800131e:	2305      	movs	r3, #5
 8001320:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001324:	6813      	ldr	r3, [r2, #0]
 8001326:	f023 0301 	bic.w	r3, r3, #1
 800132a:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800132c:	2000      	movs	r0, #0
}
 800132e:	4770      	bx	lr

08001330 <HAL_DMA_IRQHandler>:
{
 8001330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001332:	2300      	movs	r3, #0
 8001334:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001336:	4b5a      	ldr	r3, [pc, #360]	; (80014a0 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001338:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800133a:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800133c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 800133e:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001340:	2208      	movs	r2, #8
 8001342:	409a      	lsls	r2, r3
 8001344:	4216      	tst	r6, r2
{
 8001346:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001348:	d00c      	beq.n	8001364 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800134a:	6801      	ldr	r1, [r0, #0]
 800134c:	6808      	ldr	r0, [r1, #0]
 800134e:	0740      	lsls	r0, r0, #29
 8001350:	d508      	bpl.n	8001364 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001352:	6808      	ldr	r0, [r1, #0]
 8001354:	f020 0004 	bic.w	r0, r0, #4
 8001358:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800135a:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800135c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800135e:	f042 0201 	orr.w	r2, r2, #1
 8001362:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001364:	2201      	movs	r2, #1
 8001366:	409a      	lsls	r2, r3
 8001368:	4216      	tst	r6, r2
 800136a:	d008      	beq.n	800137e <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800136c:	6821      	ldr	r1, [r4, #0]
 800136e:	6949      	ldr	r1, [r1, #20]
 8001370:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001372:	bf41      	itttt	mi
 8001374:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001376:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001378:	f042 0202 	orrmi.w	r2, r2, #2
 800137c:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800137e:	2204      	movs	r2, #4
 8001380:	409a      	lsls	r2, r3
 8001382:	4216      	tst	r6, r2
 8001384:	d008      	beq.n	8001398 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001386:	6821      	ldr	r1, [r4, #0]
 8001388:	6809      	ldr	r1, [r1, #0]
 800138a:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800138c:	bf41      	itttt	mi
 800138e:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001390:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001392:	f042 0204 	orrmi.w	r2, r2, #4
 8001396:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001398:	2210      	movs	r2, #16
 800139a:	409a      	lsls	r2, r3
 800139c:	4216      	tst	r6, r2
 800139e:	d010      	beq.n	80013c2 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80013a0:	6823      	ldr	r3, [r4, #0]
 80013a2:	6819      	ldr	r1, [r3, #0]
 80013a4:	0709      	lsls	r1, r1, #28
 80013a6:	d50c      	bpl.n	80013c2 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80013a8:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	0350      	lsls	r0, r2, #13
 80013ae:	d535      	bpl.n	800141c <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	0319      	lsls	r1, r3, #12
 80013b4:	d401      	bmi.n	80013ba <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80013b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013b8:	e000      	b.n	80013bc <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80013ba:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80013bc:	b10b      	cbz	r3, 80013c2 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80013be:	4620      	mov	r0, r4
 80013c0:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80013c2:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80013c4:	2220      	movs	r2, #32
 80013c6:	408a      	lsls	r2, r1
 80013c8:	4216      	tst	r6, r2
 80013ca:	d038      	beq.n	800143e <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80013cc:	6823      	ldr	r3, [r4, #0]
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	06c6      	lsls	r6, r0, #27
 80013d2:	d534      	bpl.n	800143e <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80013d4:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80013d6:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80013da:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013dc:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80013de:	d125      	bne.n	800142c <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013e0:	f022 0216 	bic.w	r2, r2, #22
 80013e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013e6:	695a      	ldr	r2, [r3, #20]
 80013e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013ec:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013ee:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80013f0:	b90a      	cbnz	r2, 80013f6 <HAL_DMA_IRQHandler+0xc6>
 80013f2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80013f4:	b11a      	cbz	r2, 80013fe <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	f022 0208 	bic.w	r2, r2, #8
 80013fc:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013fe:	233f      	movs	r3, #63	; 0x3f
 8001400:	408b      	lsls	r3, r1
 8001402:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001404:	2300      	movs	r3, #0
 8001406:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800140a:	2301      	movs	r3, #1
 800140c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001410:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001412:	b10b      	cbz	r3, 8001418 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001414:	4620      	mov	r0, r4
 8001416:	4798      	blx	r3
}
 8001418:	b003      	add	sp, #12
 800141a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001420:	bf5e      	ittt	pl
 8001422:	681a      	ldrpl	r2, [r3, #0]
 8001424:	f022 0208 	bicpl.w	r2, r2, #8
 8001428:	601a      	strpl	r2, [r3, #0]
 800142a:	e7c4      	b.n	80013b6 <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800142c:	0350      	lsls	r0, r2, #13
 800142e:	d528      	bpl.n	8001482 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	0319      	lsls	r1, r3, #12
 8001434:	d432      	bmi.n	800149c <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001436:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001438:	b10b      	cbz	r3, 800143e <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800143a:	4620      	mov	r0, r4
 800143c:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800143e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001440:	2b00      	cmp	r3, #0
 8001442:	d0e9      	beq.n	8001418 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001444:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001446:	07da      	lsls	r2, r3, #31
 8001448:	d519      	bpl.n	800147e <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800144a:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 800144c:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 800144e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001452:	6813      	ldr	r3, [r2, #0]
 8001454:	f023 0301 	bic.w	r3, r3, #1
 8001458:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800145a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800145e:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001462:	9b01      	ldr	r3, [sp, #4]
 8001464:	3301      	adds	r3, #1
 8001466:	429f      	cmp	r7, r3
 8001468:	9301      	str	r3, [sp, #4]
 800146a:	d302      	bcc.n	8001472 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800146c:	6813      	ldr	r3, [r2, #0]
 800146e:	07db      	lsls	r3, r3, #31
 8001470:	d4f7      	bmi.n	8001462 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001472:	2300      	movs	r3, #0
 8001474:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001478:	2301      	movs	r3, #1
 800147a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800147e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001480:	e7c7      	b.n	8001412 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001488:	d108      	bne.n	800149c <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800148a:	6819      	ldr	r1, [r3, #0]
 800148c:	f021 0110 	bic.w	r1, r1, #16
 8001490:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001492:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001494:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001498:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 800149c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800149e:	e7cb      	b.n	8001438 <HAL_DMA_IRQHandler+0x108>
 80014a0:	20000068 	.word	0x20000068

080014a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014a8:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014aa:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ac:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001650 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b0:	4a65      	ldr	r2, [pc, #404]	; (8001648 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b2:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8001654 <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014b8:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80014ba:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014be:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80014c0:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014c4:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80014c8:	45b6      	cmp	lr, r6
 80014ca:	f040 80aa 	bne.w	8001622 <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014ce:	684c      	ldr	r4, [r1, #4]
 80014d0:	f024 0710 	bic.w	r7, r4, #16
 80014d4:	2f02      	cmp	r7, #2
 80014d6:	d116      	bne.n	8001506 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80014d8:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80014dc:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014e0:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80014e4:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014e8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80014ec:	f04f 0c0f 	mov.w	ip, #15
 80014f0:	fa0c fc0b 	lsl.w	ip, ip, fp
 80014f4:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014f8:	690d      	ldr	r5, [r1, #16]
 80014fa:	fa05 f50b 	lsl.w	r5, r5, fp
 80014fe:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001502:	f8ca 5020 	str.w	r5, [sl, #32]
 8001506:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800150a:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800150c:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001510:	fa05 f50a 	lsl.w	r5, r5, sl
 8001514:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001516:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800151a:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800151e:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001522:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001524:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001528:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800152a:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800152e:	d811      	bhi.n	8001554 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001530:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001532:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001536:	68cf      	ldr	r7, [r1, #12]
 8001538:	fa07 fc0a 	lsl.w	ip, r7, sl
 800153c:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001540:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001542:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001544:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001548:	f3c4 1700 	ubfx	r7, r4, #4, #1
 800154c:	409f      	lsls	r7, r3
 800154e:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001552:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001554:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001556:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001558:	688f      	ldr	r7, [r1, #8]
 800155a:	fa07 f70a 	lsl.w	r7, r7, sl
 800155e:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001560:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001562:	00e5      	lsls	r5, r4, #3
 8001564:	d55d      	bpl.n	8001622 <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001566:	f04f 0b00 	mov.w	fp, #0
 800156a:	f8cd b00c 	str.w	fp, [sp, #12]
 800156e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001572:	4d36      	ldr	r5, [pc, #216]	; (800164c <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001574:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001578:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 800157c:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001580:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001584:	9703      	str	r7, [sp, #12]
 8001586:	9f03      	ldr	r7, [sp, #12]
 8001588:	f023 0703 	bic.w	r7, r3, #3
 800158c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001590:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001594:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001598:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800159c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80015a0:	f04f 0e0f 	mov.w	lr, #15
 80015a4:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015a8:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015aa:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015ae:	d03f      	beq.n	8001630 <HAL_GPIO_Init+0x18c>
 80015b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015b4:	42a8      	cmp	r0, r5
 80015b6:	d03d      	beq.n	8001634 <HAL_GPIO_Init+0x190>
 80015b8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015bc:	42a8      	cmp	r0, r5
 80015be:	d03b      	beq.n	8001638 <HAL_GPIO_Init+0x194>
 80015c0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015c4:	42a8      	cmp	r0, r5
 80015c6:	d039      	beq.n	800163c <HAL_GPIO_Init+0x198>
 80015c8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80015cc:	42a8      	cmp	r0, r5
 80015ce:	d037      	beq.n	8001640 <HAL_GPIO_Init+0x19c>
 80015d0:	4548      	cmp	r0, r9
 80015d2:	d037      	beq.n	8001644 <HAL_GPIO_Init+0x1a0>
 80015d4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80015d8:	42a8      	cmp	r0, r5
 80015da:	bf14      	ite	ne
 80015dc:	2507      	movne	r5, #7
 80015de:	2506      	moveq	r5, #6
 80015e0:	fa05 f50c 	lsl.w	r5, r5, ip
 80015e4:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015e8:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80015ea:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80015ec:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ee:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80015f2:	bf0c      	ite	eq
 80015f4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80015f6:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80015f8:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80015fa:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015fc:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001600:	bf0c      	ite	eq
 8001602:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001604:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001606:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001608:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800160a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800160e:	bf0c      	ite	eq
 8001610:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001612:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001614:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001616:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001618:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800161a:	bf54      	ite	pl
 800161c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800161e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001620:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001622:	3301      	adds	r3, #1
 8001624:	2b10      	cmp	r3, #16
 8001626:	f47f af48 	bne.w	80014ba <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800162a:	b005      	add	sp, #20
 800162c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001630:	465d      	mov	r5, fp
 8001632:	e7d5      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 8001634:	2501      	movs	r5, #1
 8001636:	e7d3      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 8001638:	2502      	movs	r5, #2
 800163a:	e7d1      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 800163c:	2503      	movs	r5, #3
 800163e:	e7cf      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 8001640:	2504      	movs	r5, #4
 8001642:	e7cd      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 8001644:	2505      	movs	r5, #5
 8001646:	e7cb      	b.n	80015e0 <HAL_GPIO_Init+0x13c>
 8001648:	40013c00 	.word	0x40013c00
 800164c:	40020000 	.word	0x40020000
 8001650:	40023800 	.word	0x40023800
 8001654:	40021400 	.word	0x40021400

08001658 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001658:	6903      	ldr	r3, [r0, #16]
 800165a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800165c:	bf14      	ite	ne
 800165e:	2001      	movne	r0, #1
 8001660:	2000      	moveq	r0, #0
 8001662:	4770      	bx	lr

08001664 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001664:	b10a      	cbz	r2, 800166a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001666:	6181      	str	r1, [r0, #24]
 8001668:	4770      	bx	lr
 800166a:	0409      	lsls	r1, r1, #16
 800166c:	e7fb      	b.n	8001666 <HAL_GPIO_WritePin+0x2>

0800166e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800166e:	6943      	ldr	r3, [r0, #20]
 8001670:	4059      	eors	r1, r3
 8001672:	6141      	str	r1, [r0, #20]
 8001674:	4770      	bx	lr
	...

08001678 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001678:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800167c:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800167e:	4604      	mov	r4, r0
 8001680:	b910      	cbnz	r0, 8001688 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 8001682:	2001      	movs	r0, #1
 8001684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001688:	4b44      	ldr	r3, [pc, #272]	; (800179c <HAL_RCC_ClockConfig+0x124>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	f002 020f 	and.w	r2, r2, #15
 8001690:	428a      	cmp	r2, r1
 8001692:	d328      	bcc.n	80016e6 <HAL_RCC_ClockConfig+0x6e>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001694:	6821      	ldr	r1, [r4, #0]
 8001696:	078f      	lsls	r7, r1, #30
 8001698:	d42d      	bmi.n	80016f6 <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800169a:	07c8      	lsls	r0, r1, #31
 800169c:	d440      	bmi.n	8001720 <HAL_RCC_ClockConfig+0xa8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800169e:	4b3f      	ldr	r3, [pc, #252]	; (800179c <HAL_RCC_ClockConfig+0x124>)
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	f002 020f 	and.w	r2, r2, #15
 80016a6:	4295      	cmp	r5, r2
 80016a8:	d366      	bcc.n	8001778 <HAL_RCC_ClockConfig+0x100>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016aa:	6822      	ldr	r2, [r4, #0]
 80016ac:	0751      	lsls	r1, r2, #29
 80016ae:	d46c      	bmi.n	800178a <HAL_RCC_ClockConfig+0x112>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b0:	0713      	lsls	r3, r2, #28
 80016b2:	d507      	bpl.n	80016c4 <HAL_RCC_ClockConfig+0x4c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80016b4:	4a3a      	ldr	r2, [pc, #232]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
 80016b6:	6921      	ldr	r1, [r4, #16]
 80016b8:	6893      	ldr	r3, [r2, #8]
 80016ba:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80016be:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80016c2:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016c4:	f000 fa9a 	bl	8001bfc <HAL_RCC_GetSysClockFreq>
 80016c8:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
 80016ca:	4a36      	ldr	r2, [pc, #216]	; (80017a4 <HAL_RCC_ClockConfig+0x12c>)
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016d2:	5cd3      	ldrb	r3, [r2, r3]
 80016d4:	40d8      	lsrs	r0, r3
 80016d6:	4b34      	ldr	r3, [pc, #208]	; (80017a8 <HAL_RCC_ClockConfig+0x130>)
 80016d8:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80016da:	2000      	movs	r0, #0
 80016dc:	f7ff fc42 	bl	8000f64 <HAL_InitTick>

  return HAL_OK;
 80016e0:	2000      	movs	r0, #0
 80016e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e6:	b2ca      	uxtb	r2, r1
 80016e8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 030f 	and.w	r3, r3, #15
 80016f0:	4299      	cmp	r1, r3
 80016f2:	d1c6      	bne.n	8001682 <HAL_RCC_ClockConfig+0xa>
 80016f4:	e7ce      	b.n	8001694 <HAL_RCC_ClockConfig+0x1c>
 80016f6:	4b2a      	ldr	r3, [pc, #168]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016f8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016fc:	bf1e      	ittt	ne
 80016fe:	689a      	ldrne	r2, [r3, #8]
 8001700:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001704:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001706:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001708:	bf42      	ittt	mi
 800170a:	689a      	ldrmi	r2, [r3, #8]
 800170c:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001710:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	68a0      	ldr	r0, [r4, #8]
 8001716:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800171a:	4302      	orrs	r2, r0
 800171c:	609a      	str	r2, [r3, #8]
 800171e:	e7bc      	b.n	800169a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001720:	6862      	ldr	r2, [r4, #4]
 8001722:	4b1f      	ldr	r3, [pc, #124]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
 8001724:	2a01      	cmp	r2, #1
 8001726:	d11d      	bne.n	8001764 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800172e:	d0a8      	beq.n	8001682 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001730:	4e1b      	ldr	r6, [pc, #108]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
 8001732:	68b3      	ldr	r3, [r6, #8]
 8001734:	f023 0303 	bic.w	r3, r3, #3
 8001738:	4313      	orrs	r3, r2
 800173a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800173c:	f7ff fc5c 	bl	8000ff8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001740:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001744:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001746:	68b3      	ldr	r3, [r6, #8]
 8001748:	6862      	ldr	r2, [r4, #4]
 800174a:	f003 030c 	and.w	r3, r3, #12
 800174e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001752:	d0a4      	beq.n	800169e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001754:	f7ff fc50 	bl	8000ff8 <HAL_GetTick>
 8001758:	1bc0      	subs	r0, r0, r7
 800175a:	4540      	cmp	r0, r8
 800175c:	d9f3      	bls.n	8001746 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 800175e:	2003      	movs	r0, #3
}
 8001760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001764:	1e91      	subs	r1, r2, #2
 8001766:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001768:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800176a:	d802      	bhi.n	8001772 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800176c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001770:	e7dd      	b.n	800172e <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001772:	f013 0f02 	tst.w	r3, #2
 8001776:	e7da      	b.n	800172e <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001778:	b2ea      	uxtb	r2, r5
 800177a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 030f 	and.w	r3, r3, #15
 8001782:	429d      	cmp	r5, r3
 8001784:	f47f af7d 	bne.w	8001682 <HAL_RCC_ClockConfig+0xa>
 8001788:	e78f      	b.n	80016aa <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800178a:	4905      	ldr	r1, [pc, #20]	; (80017a0 <HAL_RCC_ClockConfig+0x128>)
 800178c:	68e0      	ldr	r0, [r4, #12]
 800178e:	688b      	ldr	r3, [r1, #8]
 8001790:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001794:	4303      	orrs	r3, r0
 8001796:	608b      	str	r3, [r1, #8]
 8001798:	e78a      	b.n	80016b0 <HAL_RCC_ClockConfig+0x38>
 800179a:	bf00      	nop
 800179c:	40023c00 	.word	0x40023c00
 80017a0:	40023800 	.word	0x40023800
 80017a4:	0800816e 	.word	0x0800816e
 80017a8:	20000068 	.word	0x20000068

080017ac <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80017ae:	4a05      	ldr	r2, [pc, #20]	; (80017c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80017b6:	5cd3      	ldrb	r3, [r2, r3]
 80017b8:	4a03      	ldr	r2, [pc, #12]	; (80017c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80017ba:	6810      	ldr	r0, [r2, #0]
}
 80017bc:	40d8      	lsrs	r0, r3
 80017be:	4770      	bx	lr
 80017c0:	40023800 	.word	0x40023800
 80017c4:	0800817e 	.word	0x0800817e
 80017c8:	20000068 	.word	0x20000068

080017cc <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80017cc:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <HAL_RCC_GetPCLK2Freq+0x14>)
 80017ce:	4a05      	ldr	r2, [pc, #20]	; (80017e4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80017d6:	5cd3      	ldrb	r3, [r2, r3]
 80017d8:	4a03      	ldr	r2, [pc, #12]	; (80017e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80017da:	6810      	ldr	r0, [r2, #0]
}
 80017dc:	40d8      	lsrs	r0, r3
 80017de:	4770      	bx	lr
 80017e0:	40023800 	.word	0x40023800
 80017e4:	0800817e 	.word	0x0800817e
 80017e8:	20000068 	.word	0x20000068

080017ec <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80017ec:	6803      	ldr	r3, [r0, #0]
{
 80017ee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80017f2:	f013 0601 	ands.w	r6, r3, #1
{
 80017f6:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80017f8:	d00b      	beq.n	8001812 <HAL_RCCEx_PeriphCLKConfig+0x26>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80017fa:	49aa      	ldr	r1, [pc, #680]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80017fc:	6b86      	ldr	r6, [r0, #56]	; 0x38
 80017fe:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
 8001802:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8001806:	4332      	orrs	r2, r6
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001808:	fab6 f686 	clz	r6, r6
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800180c:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001810:	0976      	lsrs	r6, r6, #5
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001812:	079d      	lsls	r5, r3, #30
 8001814:	d50b      	bpl.n	800182e <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001816:	48a3      	ldr	r0, [pc, #652]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001818:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800181a:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800181e:	f022 52c0 	bic.w	r2, r2, #402653184	; 0x18000000
 8001822:	430a      	orrs	r2, r1
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
    {
      plli2sused = 1U;
 8001824:	2900      	cmp	r1, #0
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001826:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
      plli2sused = 1U;
 800182a:	bf08      	it	eq
 800182c:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800182e:	f013 0504 	ands.w	r5, r3, #4
 8001832:	d012      	beq.n	800185a <HAL_RCCEx_PeriphCLKConfig+0x6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001834:	499b      	ldr	r1, [pc, #620]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001836:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001838:	f8d1 208c 	ldr.w	r2, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800183c:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001840:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001844:	ea42 0205 	orr.w	r2, r2, r5
    {
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001848:	bf18      	it	ne
 800184a:	fab5 f585 	clzne	r5, r5
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800184e:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001852:	bf12      	itee	ne
 8001854:	096d      	lsrne	r5, r5, #5
  uint32_t pllsaiused = 0U;
 8001856:	2500      	moveq	r5, #0
      plli2sused = 1U;
 8001858:	2601      	moveq	r6, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800185a:	0718      	lsls	r0, r3, #28
 800185c:	d50f      	bpl.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800185e:	4891      	ldr	r0, [pc, #580]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001862:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8001866:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800186a:	430a      	orrs	r2, r1

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800186c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001870:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001874:	f000 8109 	beq.w	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x29e>
      plli2sused = 1U;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1U;
 8001878:	2900      	cmp	r1, #0
 800187a:	bf08      	it	eq
 800187c:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800187e:	0699      	lsls	r1, r3, #26
 8001880:	d533      	bpl.n	80018ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	9301      	str	r3, [sp, #4]
 8001886:	4b87      	ldr	r3, [pc, #540]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001888:	4f87      	ldr	r7, [pc, #540]	; (8001aa8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 800188a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800188c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001890:	641a      	str	r2, [r3, #64]	; 0x40
 8001892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001898:	9301      	str	r3, [sp, #4]
 800189a:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018a2:	603b      	str	r3, [r7, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018a4:	f7ff fba8 	bl	8000ff8 <HAL_GetTick>
 80018a8:	4680      	mov	r8, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	05da      	lsls	r2, r3, #23
 80018ae:	f140 80ee 	bpl.w	8001a8e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80018b2:	4f7c      	ldr	r7, [pc, #496]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80018b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018b6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80018ba:	f040 80fb 	bne.w	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80018be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018c0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80018c4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80018c8:	4a76      	ldr	r2, [pc, #472]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80018ca:	f040 8116 	bne.w	8001afa <HAL_RCCEx_PeriphCLKConfig+0x30e>
 80018ce:	6891      	ldr	r1, [r2, #8]
 80018d0:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 80018d4:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 80018d8:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80018dc:	4301      	orrs	r1, r0
 80018de:	6091      	str	r1, [r2, #8]
 80018e0:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80018e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018e6:	430b      	orrs	r3, r1
 80018e8:	6713      	str	r3, [r2, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80018ea:	6823      	ldr	r3, [r4, #0]
 80018ec:	06d9      	lsls	r1, r3, #27
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80018ee:	bf42      	ittt	mi
 80018f0:	4b6e      	ldrmi	r3, [pc, #440]	; (8001aac <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80018f2:	f894 2058 	ldrbmi.w	r2, [r4, #88]	; 0x58
 80018f6:	601a      	strmi	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80018f8:	6823      	ldr	r3, [r4, #0]
 80018fa:	061a      	lsls	r2, r3, #24
 80018fc:	d508      	bpl.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80018fe:	4969      	ldr	r1, [pc, #420]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001900:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001902:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8001906:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800190a:	4302      	orrs	r2, r0
 800190c:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001910:	065f      	lsls	r7, r3, #25
 8001912:	d508      	bpl.n	8001926 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001914:	4963      	ldr	r1, [pc, #396]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001916:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001918:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 800191c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8001920:	4302      	orrs	r2, r0
 8001922:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001926:	05d8      	lsls	r0, r3, #23
 8001928:	d50c      	bpl.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800192a:	485e      	ldr	r0, [pc, #376]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800192c:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800192e:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8001932:	f022 6200 	bic.w	r2, r2, #134217728	; 0x8000000
 8001936:	430a      	orrs	r2, r1

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
    {
      pllsaiused = 1U;
 8001938:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800193c:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
      pllsaiused = 1U;
 8001940:	bf08      	it	eq
 8001942:	2501      	moveq	r5, #1
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001944:	0599      	lsls	r1, r3, #22
 8001946:	d508      	bpl.n	800195a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001948:	4956      	ldr	r1, [pc, #344]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 800194a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800194c:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8001950:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8001954:	4302      	orrs	r2, r0
 8001956:	f8c1 2094 	str.w	r2, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800195a:	055a      	lsls	r2, r3, #21
 800195c:	f100 80d1 	bmi.w	8001b02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001960:	2e01      	cmp	r6, #1
 8001962:	f040 80dc 	bne.w	8001b1e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001966:	4e52      	ldr	r6, [pc, #328]	; (8001ab0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
    /* Get tick */
    tickstart = HAL_GetTick();
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001968:	4f4e      	ldr	r7, [pc, #312]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    __HAL_RCC_PLLI2S_DISABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800196e:	f7ff fb43 	bl	8000ff8 <HAL_GetTick>
 8001972:	4680      	mov	r8, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	011b      	lsls	r3, r3, #4
 8001978:	f100 8125 	bmi.w	8001bc6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800197c:	6822      	ldr	r2, [r4, #0]
 800197e:	07d0      	lsls	r0, r2, #31
 8001980:	d501      	bpl.n	8001986 <HAL_RCCEx_PeriphCLKConfig+0x19a>
 8001982:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001984:	b11b      	cbz	r3, 800198e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8001986:	0791      	lsls	r1, r2, #30
 8001988:	d515      	bpl.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800198a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800198c:	b99b      	cbnz	r3, 80019b6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800198e:	4945      	ldr	r1, [pc, #276]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001990:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001994:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001998:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800199c:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
 80019a0:	4303      	orrs	r3, r0
 80019a2:	6860      	ldr	r0, [r4, #4]
 80019a4:	4303      	orrs	r3, r0
 80019a6:	68a0      	ldr	r0, [r4, #8]
 80019a8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80019ac:	6960      	ldr	r0, [r4, #20]
 80019ae:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 80019b2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80019b6:	0753      	lsls	r3, r2, #29
 80019b8:	d503      	bpl.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
 80019ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80019bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019c0:	d005      	beq.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80019c2:	0717      	lsls	r7, r2, #28
 80019c4:	d520      	bpl.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x21c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80019c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80019c8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019cc:	d11c      	bne.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0x21c>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80019ce:	4935      	ldr	r1, [pc, #212]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80019d0:	f8d1 3084 	ldr.w	r3, [r1, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80019d4:	f8d1 0084 	ldr.w	r0, [r1, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80019d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019dc:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
 80019e0:	4303      	orrs	r3, r0
 80019e2:	6860      	ldr	r0, [r4, #4]
 80019e4:	4303      	orrs	r3, r0
 80019e6:	68a0      	ldr	r0, [r4, #8]
 80019e8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80019ec:	6920      	ldr	r0, [r4, #16]
 80019ee:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80019f2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80019f6:	f8d1 008c 	ldr.w	r0, [r1, #140]	; 0x8c
 80019fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80019fc:	f020 001f 	bic.w	r0, r0, #31
 8001a00:	3b01      	subs	r3, #1
 8001a02:	4303      	orrs	r3, r0
 8001a04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001a08:	0550      	lsls	r0, r2, #21
 8001a0a:	d51b      	bpl.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x258>
 8001a0c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001a0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a12:	d117      	bne.n	8001a44 <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a14:	4823      	ldr	r0, [pc, #140]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001a16:	6867      	ldr	r7, [r4, #4]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a18:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001a1c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001a20:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8001a24:	433b      	orrs	r3, r7
 8001a26:	68a7      	ldr	r7, [r4, #8]
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001a28:	f3c1 4101 	ubfx	r1, r1, #16, #2
 8001a2c:	3101      	adds	r1, #1
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001a2e:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8001a32:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001a36:	68e1      	ldr	r1, [r4, #12]
 8001a38:	0849      	lsrs	r1, r1, #1
 8001a3a:	3901      	subs	r1, #1
 8001a3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001a40:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001a44:	0511      	lsls	r1, r2, #20
 8001a46:	d511      	bpl.n	8001a6c <HAL_RCCEx_PeriphCLKConfig+0x280>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001a48:	6923      	ldr	r3, [r4, #16]
 8001a4a:	68a2      	ldr	r2, [r4, #8]
 8001a4c:	061b      	lsls	r3, r3, #24
 8001a4e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001a52:	6862      	ldr	r2, [r4, #4]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	6962      	ldr	r2, [r4, #20]
 8001a58:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001a5c:	68e2      	ldr	r2, [r4, #12]
 8001a5e:	0852      	lsrs	r2, r2, #1
 8001a60:	3a01      	subs	r2, #1
 8001a62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001a66:	4a0f      	ldr	r2, [pc, #60]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 8001a68:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	6033      	str	r3, [r6, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001a70:	f7ff fac2 	bl	8000ff8 <HAL_GetTick>
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a74:	4e0b      	ldr	r6, [pc, #44]	; (8001aa4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
    tickstart = HAL_GetTick();
 8001a76:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001a78:	6833      	ldr	r3, [r6, #0]
 8001a7a:	011a      	lsls	r2, r3, #4
 8001a7c:	d453      	bmi.n	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x33a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001a7e:	f7ff fabb 	bl	8000ff8 <HAL_GetTick>
 8001a82:	1bc0      	subs	r0, r0, r7
 8001a84:	2802      	cmp	r0, #2
 8001a86:	d9f7      	bls.n	8001a78 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8001a88:	e008      	b.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      plli2sused = 1U;
 8001a8a:	2601      	movs	r6, #1
 8001a8c:	e6f7      	b.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x92>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001a8e:	f7ff fab3 	bl	8000ff8 <HAL_GetTick>
 8001a92:	eba0 0008 	sub.w	r0, r0, r8
 8001a96:	2802      	cmp	r0, #2
 8001a98:	f67f af07 	bls.w	80018aa <HAL_RCCEx_PeriphCLKConfig+0xbe>
        return HAL_TIMEOUT;
 8001a9c:	2003      	movs	r0, #3
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001a9e:	b003      	add	sp, #12
 8001aa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40007000 	.word	0x40007000
 8001aac:	424711e0 	.word	0x424711e0
 8001ab0:	42470068 	.word	0x42470068
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ab4:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001ab6:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001aba:	4293      	cmp	r3, r2
 8001abc:	f43f aeff 	beq.w	80018be <HAL_RCCEx_PeriphCLKConfig+0xd2>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ac0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ac2:	4a4b      	ldr	r2, [pc, #300]	; (8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x404>)
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001acc:	2100      	movs	r1, #0
 8001ace:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001ad0:	673b      	str	r3, [r7, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ad2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ad4:	07db      	lsls	r3, r3, #31
 8001ad6:	f57f aef2 	bpl.w	80018be <HAL_RCCEx_PeriphCLKConfig+0xd2>
        tickstart = HAL_GetTick();
 8001ada:	f7ff fa8d 	bl	8000ff8 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ade:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001ae2:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ae6:	0798      	lsls	r0, r3, #30
 8001ae8:	f53f aee9 	bmi.w	80018be <HAL_RCCEx_PeriphCLKConfig+0xd2>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001aec:	f7ff fa84 	bl	8000ff8 <HAL_GetTick>
 8001af0:	eba0 0008 	sub.w	r0, r0, r8
 8001af4:	4548      	cmp	r0, r9
 8001af6:	d9f5      	bls.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
 8001af8:	e7d0      	b.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001afa:	6891      	ldr	r1, [r2, #8]
 8001afc:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001b00:	e6ed      	b.n	80018de <HAL_RCCEx_PeriphCLKConfig+0xf2>
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001b02:	483c      	ldr	r0, [pc, #240]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x408>)
 8001b04:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8001b06:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 8001b0a:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8001b0e:	430a      	orrs	r2, r1
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001b10:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001b14:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8001b18:	f47f af22 	bne.w	8001960 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8001b1c:	e723      	b.n	8001966 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001b1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b22:	f43f af20 	beq.w	8001966 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  if(pllsaiused == 1U)
 8001b26:	2d01      	cmp	r5, #1
 8001b28:	d14b      	bne.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x3d6>
    __HAL_RCC_PLLSAI_DISABLE();
 8001b2a:	4d33      	ldr	r5, [pc, #204]	; (8001bf8 <HAL_RCCEx_PeriphCLKConfig+0x40c>)
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b2c:	4e31      	ldr	r6, [pc, #196]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x408>)
    __HAL_RCC_PLLSAI_DISABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001b32:	f7ff fa61 	bl	8000ff8 <HAL_GetTick>
 8001b36:	4607      	mov	r7, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001b38:	6833      	ldr	r3, [r6, #0]
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	d44b      	bmi.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001b3e:	6821      	ldr	r1, [r4, #0]
 8001b40:	074e      	lsls	r6, r1, #29
 8001b42:	d501      	bpl.n	8001b48 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8001b44:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001b46:	b11b      	cbz	r3, 8001b50 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8001b48:	0708      	lsls	r0, r1, #28
 8001b4a:	d51a      	bpl.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x396>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8001b4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001b4e:	b9c3      	cbnz	r3, 8001b82 <HAL_RCCEx_PeriphCLKConfig+0x396>
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001b50:	4a28      	ldr	r2, [pc, #160]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x408>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001b52:	69a0      	ldr	r0, [r4, #24]
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001b54:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001b58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b5c:	4303      	orrs	r3, r0
 8001b5e:	69e0      	ldr	r0, [r4, #28]
 8001b60:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001b64:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001b66:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001b6a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001b6e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8001b72:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001b74:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8001b78:	3801      	subs	r0, #1
 8001b7a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001b7e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001b82:	05ca      	lsls	r2, r1, #23
 8001b84:	d514      	bpl.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8001b86:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b88:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001b8c:	d110      	bne.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001b8e:	4919      	ldr	r1, [pc, #100]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x408>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001b90:	69a2      	ldr	r2, [r4, #24]
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001b92:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8001b96:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	69e2      	ldr	r2, [r4, #28]
 8001b9e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001ba2:	6a22      	ldr	r2, [r4, #32]
 8001ba4:	0852      	lsrs	r2, r2, #1
 8001ba6:	3a01      	subs	r2, #1
 8001ba8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_PLLSAI_ENABLE();
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001bb4:	f7ff fa20 	bl	8000ff8 <HAL_GetTick>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001bb8:	4c0e      	ldr	r4, [pc, #56]	; (8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x408>)
    tickstart = HAL_GetTick();
 8001bba:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	d50f      	bpl.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  return HAL_OK;
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	e76b      	b.n	8001a9e <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001bc6:	f7ff fa17 	bl	8000ff8 <HAL_GetTick>
 8001bca:	eba0 0008 	sub.w	r0, r0, r8
 8001bce:	2802      	cmp	r0, #2
 8001bd0:	f67f aed0 	bls.w	8001974 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8001bd4:	e762      	b.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001bd6:	f7ff fa0f 	bl	8000ff8 <HAL_GetTick>
 8001bda:	1bc0      	subs	r0, r0, r7
 8001bdc:	2802      	cmp	r0, #2
 8001bde:	d9ab      	bls.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8001be0:	e75c      	b.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8001be2:	f7ff fa09 	bl	8000ff8 <HAL_GetTick>
 8001be6:	1b40      	subs	r0, r0, r5
 8001be8:	2802      	cmp	r0, #2
 8001bea:	d9e7      	bls.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8001bec:	e756      	b.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8001bee:	bf00      	nop
 8001bf0:	42470e40 	.word	0x42470e40
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	42470070 	.word	0x42470070

08001bfc <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bfc:	4920      	ldr	r1, [pc, #128]	; (8001c80 <HAL_RCC_GetSysClockFreq+0x84>)
{
 8001bfe:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c00:	688b      	ldr	r3, [r1, #8]
 8001c02:	f003 030c 	and.w	r3, r3, #12
 8001c06:	2b08      	cmp	r3, #8
 8001c08:	d007      	beq.n	8001c1a <HAL_RCC_GetSysClockFreq+0x1e>
 8001c0a:	2b0c      	cmp	r3, #12
 8001c0c:	d020      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0x54>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c0e:	4a1d      	ldr	r2, [pc, #116]	; (8001c84 <HAL_RCC_GetSysClockFreq+0x88>)
 8001c10:	481d      	ldr	r0, [pc, #116]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001c12:	2b04      	cmp	r3, #4
 8001c14:	bf18      	it	ne
 8001c16:	4610      	movne	r0, r2
 8001c18:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1c:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c1e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c20:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c24:	bf14      	ite	ne
 8001c26:	4818      	ldrne	r0, [pc, #96]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x8c>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c28:	4816      	ldreq	r0, [pc, #88]	; (8001c84 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c2a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001c2e:	bf18      	it	ne
 8001c30:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c32:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c36:	fba1 0100 	umull	r0, r1, r1, r0
 8001c3a:	f7ff f80b 	bl	8000c54 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c3e:	4b10      	ldr	r3, [pc, #64]	; (8001c80 <HAL_RCC_GetSysClockFreq+0x84>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001c46:	3301      	adds	r3, #1
 8001c48:	005b      	lsls	r3, r3, #1
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);

      sysclockfreq = pllvco/pllr;
 8001c4a:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001c4e:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c50:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c52:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c54:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c56:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c5a:	bf14      	ite	ne
 8001c5c:	480a      	ldrne	r0, [pc, #40]	; (8001c88 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c5e:	4809      	ldreq	r0, [pc, #36]	; (8001c84 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c60:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001c64:	bf18      	it	ne
 8001c66:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c68:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c6c:	fba1 0100 	umull	r0, r1, r1, r0
 8001c70:	f7fe fff0 	bl	8000c54 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001c74:	4b02      	ldr	r3, [pc, #8]	; (8001c80 <HAL_RCC_GetSysClockFreq+0x84>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8001c7c:	e7e5      	b.n	8001c4a <HAL_RCC_GetSysClockFreq+0x4e>
 8001c7e:	bf00      	nop
 8001c80:	40023800 	.word	0x40023800
 8001c84:	00f42400 	.word	0x00f42400
 8001c88:	007a1200 	.word	0x007a1200

08001c8c <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c8c:	6803      	ldr	r3, [r0, #0]
{
 8001c8e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c92:	07df      	lsls	r7, r3, #31
{
 8001c94:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c96:	d410      	bmi.n	8001cba <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	079e      	lsls	r6, r3, #30
 8001c9c:	d467      	bmi.n	8001d6e <HAL_RCC_OscConfig+0xe2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c9e:	6823      	ldr	r3, [r4, #0]
 8001ca0:	071a      	lsls	r2, r3, #28
 8001ca2:	f100 80b2 	bmi.w	8001e0a <HAL_RCC_OscConfig+0x17e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca6:	6823      	ldr	r3, [r4, #0]
 8001ca8:	075b      	lsls	r3, r3, #29
 8001caa:	f100 80d0 	bmi.w	8001e4e <HAL_RCC_OscConfig+0x1c2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cae:	69a2      	ldr	r2, [r4, #24]
 8001cb0:	2a00      	cmp	r2, #0
 8001cb2:	f040 8139 	bne.w	8001f28 <HAL_RCC_OscConfig+0x29c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	e01e      	b.n	8001cf8 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001cba:	4b97      	ldr	r3, [pc, #604]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	f002 020c 	and.w	r2, r2, #12
 8001cc2:	2a04      	cmp	r2, #4
 8001cc4:	d010      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ccc:	2a08      	cmp	r2, #8
 8001cce:	d102      	bne.n	8001cd6 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	025d      	lsls	r5, r3, #9
 8001cd4:	d408      	bmi.n	8001ce8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cd6:	4b90      	ldr	r3, [pc, #576]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001cde:	2a0c      	cmp	r2, #12
 8001ce0:	d10d      	bne.n	8001cfe <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	0250      	lsls	r0, r2, #9
 8001ce6:	d50a      	bpl.n	8001cfe <HAL_RCC_OscConfig+0x72>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ce8:	4b8b      	ldr	r3, [pc, #556]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	0399      	lsls	r1, r3, #14
 8001cee:	d5d3      	bpl.n	8001c98 <HAL_RCC_OscConfig+0xc>
 8001cf0:	6863      	ldr	r3, [r4, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1d0      	bne.n	8001c98 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001cf6:	2001      	movs	r0, #1
}
 8001cf8:	b002      	add	sp, #8
 8001cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cfe:	6862      	ldr	r2, [r4, #4]
 8001d00:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001d04:	d111      	bne.n	8001d2a <HAL_RCC_OscConfig+0x9e>
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001d0c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d0e:	f7ff f973 	bl	8000ff8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d12:	4d81      	ldr	r5, [pc, #516]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001d14:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d16:	682b      	ldr	r3, [r5, #0]
 8001d18:	039a      	lsls	r2, r3, #14
 8001d1a:	d4bd      	bmi.n	8001c98 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d1c:	f7ff f96c 	bl	8000ff8 <HAL_GetTick>
 8001d20:	1b80      	subs	r0, r0, r6
 8001d22:	2864      	cmp	r0, #100	; 0x64
 8001d24:	d9f7      	bls.n	8001d16 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8001d26:	2003      	movs	r0, #3
 8001d28:	e7e6      	b.n	8001cf8 <HAL_RCC_OscConfig+0x6c>
 8001d2a:	4d7b      	ldr	r5, [pc, #492]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d2c:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8001d30:	682b      	ldr	r3, [r5, #0]
 8001d32:	d107      	bne.n	8001d44 <HAL_RCC_OscConfig+0xb8>
 8001d34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d38:	602b      	str	r3, [r5, #0]
 8001d3a:	682b      	ldr	r3, [r5, #0]
 8001d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d40:	602b      	str	r3, [r5, #0]
 8001d42:	e7e4      	b.n	8001d0e <HAL_RCC_OscConfig+0x82>
 8001d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d48:	602b      	str	r3, [r5, #0]
 8001d4a:	682b      	ldr	r3, [r5, #0]
 8001d4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d50:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d52:	2a00      	cmp	r2, #0
 8001d54:	d1db      	bne.n	8001d0e <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001d56:	f7ff f94f 	bl	8000ff8 <HAL_GetTick>
 8001d5a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5c:	682b      	ldr	r3, [r5, #0]
 8001d5e:	039b      	lsls	r3, r3, #14
 8001d60:	d59a      	bpl.n	8001c98 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d62:	f7ff f949 	bl	8000ff8 <HAL_GetTick>
 8001d66:	1b80      	subs	r0, r0, r6
 8001d68:	2864      	cmp	r0, #100	; 0x64
 8001d6a:	d9f7      	bls.n	8001d5c <HAL_RCC_OscConfig+0xd0>
 8001d6c:	e7db      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d6e:	4b6a      	ldr	r3, [pc, #424]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	f012 0f0c 	tst.w	r2, #12
 8001d76:	d010      	beq.n	8001d9a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d78:	689a      	ldr	r2, [r3, #8]
 8001d7a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001d7e:	2a08      	cmp	r2, #8
 8001d80:	d102      	bne.n	8001d88 <HAL_RCC_OscConfig+0xfc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	025f      	lsls	r7, r3, #9
 8001d86:	d508      	bpl.n	8001d9a <HAL_RCC_OscConfig+0x10e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d88:	4a63      	ldr	r2, [pc, #396]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001d8a:	6893      	ldr	r3, [r2, #8]
 8001d8c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001d90:	2b0c      	cmp	r3, #12
 8001d92:	d111      	bne.n	8001db8 <HAL_RCC_OscConfig+0x12c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d94:	6853      	ldr	r3, [r2, #4]
 8001d96:	025e      	lsls	r6, r3, #9
 8001d98:	d40e      	bmi.n	8001db8 <HAL_RCC_OscConfig+0x12c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d9a:	4b5f      	ldr	r3, [pc, #380]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	0795      	lsls	r5, r2, #30
 8001da0:	d502      	bpl.n	8001da8 <HAL_RCC_OscConfig+0x11c>
 8001da2:	68e2      	ldr	r2, [r4, #12]
 8001da4:	2a01      	cmp	r2, #1
 8001da6:	d1a6      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x6a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	6921      	ldr	r1, [r4, #16]
 8001dac:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001db0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001db4:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db6:	e772      	b.n	8001c9e <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001db8:	68e2      	ldr	r2, [r4, #12]
 8001dba:	4b58      	ldr	r3, [pc, #352]	; (8001f1c <HAL_RCC_OscConfig+0x290>)
 8001dbc:	b1b2      	cbz	r2, 8001dec <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_ENABLE();
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dc2:	f7ff f919 	bl	8000ff8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dc6:	4d54      	ldr	r5, [pc, #336]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001dc8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	682b      	ldr	r3, [r5, #0]
 8001dcc:	0798      	lsls	r0, r3, #30
 8001dce:	d507      	bpl.n	8001de0 <HAL_RCC_OscConfig+0x154>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dd0:	682b      	ldr	r3, [r5, #0]
 8001dd2:	6922      	ldr	r2, [r4, #16]
 8001dd4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001dd8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001ddc:	602b      	str	r3, [r5, #0]
 8001dde:	e75e      	b.n	8001c9e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001de0:	f7ff f90a 	bl	8000ff8 <HAL_GetTick>
 8001de4:	1b80      	subs	r0, r0, r6
 8001de6:	2802      	cmp	r0, #2
 8001de8:	d9ef      	bls.n	8001dca <HAL_RCC_OscConfig+0x13e>
 8001dea:	e79c      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8001dec:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001dee:	f7ff f903 	bl	8000ff8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df2:	4d49      	ldr	r5, [pc, #292]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 8001df4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df6:	682b      	ldr	r3, [r5, #0]
 8001df8:	0799      	lsls	r1, r3, #30
 8001dfa:	f57f af50 	bpl.w	8001c9e <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001dfe:	f7ff f8fb 	bl	8000ff8 <HAL_GetTick>
 8001e02:	1b80      	subs	r0, r0, r6
 8001e04:	2802      	cmp	r0, #2
 8001e06:	d9f6      	bls.n	8001df6 <HAL_RCC_OscConfig+0x16a>
 8001e08:	e78d      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e0a:	6962      	ldr	r2, [r4, #20]
 8001e0c:	4b44      	ldr	r3, [pc, #272]	; (8001f20 <HAL_RCC_OscConfig+0x294>)
 8001e0e:	b17a      	cbz	r2, 8001e30 <HAL_RCC_OscConfig+0x1a4>
      __HAL_RCC_LSI_ENABLE();
 8001e10:	2201      	movs	r2, #1
 8001e12:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e14:	f7ff f8f0 	bl	8000ff8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e18:	4d3f      	ldr	r5, [pc, #252]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001e1a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e1e:	079f      	lsls	r7, r3, #30
 8001e20:	f53f af41 	bmi.w	8001ca6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e24:	f7ff f8e8 	bl	8000ff8 <HAL_GetTick>
 8001e28:	1b80      	subs	r0, r0, r6
 8001e2a:	2802      	cmp	r0, #2
 8001e2c:	d9f6      	bls.n	8001e1c <HAL_RCC_OscConfig+0x190>
 8001e2e:	e77a      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8001e30:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001e32:	f7ff f8e1 	bl	8000ff8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e36:	4d38      	ldr	r5, [pc, #224]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001e38:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e3a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001e3c:	0798      	lsls	r0, r3, #30
 8001e3e:	f57f af32 	bpl.w	8001ca6 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e42:	f7ff f8d9 	bl	8000ff8 <HAL_GetTick>
 8001e46:	1b80      	subs	r0, r0, r6
 8001e48:	2802      	cmp	r0, #2
 8001e4a:	d9f6      	bls.n	8001e3a <HAL_RCC_OscConfig+0x1ae>
 8001e4c:	e76b      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4e:	4b32      	ldr	r3, [pc, #200]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001e50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e52:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8001e56:	d128      	bne.n	8001eaa <HAL_RCC_OscConfig+0x21e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	9201      	str	r2, [sp, #4]
 8001e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001e60:	641a      	str	r2, [r3, #64]	; 0x40
 8001e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e68:	9301      	str	r3, [sp, #4]
 8001e6a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001e6c:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e6e:	4d2d      	ldr	r5, [pc, #180]	; (8001f24 <HAL_RCC_OscConfig+0x298>)
 8001e70:	682b      	ldr	r3, [r5, #0]
 8001e72:	05d9      	lsls	r1, r3, #23
 8001e74:	d51b      	bpl.n	8001eae <HAL_RCC_OscConfig+0x222>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e76:	68a3      	ldr	r3, [r4, #8]
 8001e78:	4d27      	ldr	r5, [pc, #156]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d127      	bne.n	8001ece <HAL_RCC_OscConfig+0x242>
 8001e7e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001e86:	f7ff f8b7 	bl	8000ff8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e8a:	4d23      	ldr	r5, [pc, #140]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001e8c:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e8e:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e92:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001e94:	079b      	lsls	r3, r3, #30
 8001e96:	d539      	bpl.n	8001f0c <HAL_RCC_OscConfig+0x280>
    if(pwrclkchanged == SET)
 8001e98:	2e00      	cmp	r6, #0
 8001e9a:	f43f af08 	beq.w	8001cae <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e9e:	4a1e      	ldr	r2, [pc, #120]	; (8001f18 <HAL_RCC_OscConfig+0x28c>)
 8001ea0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ea2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ea6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea8:	e701      	b.n	8001cae <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001eaa:	2600      	movs	r6, #0
 8001eac:	e7df      	b.n	8001e6e <HAL_RCC_OscConfig+0x1e2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eae:	682b      	ldr	r3, [r5, #0]
 8001eb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001eb4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8001eb6:	f7ff f89f 	bl	8000ff8 <HAL_GetTick>
 8001eba:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	05da      	lsls	r2, r3, #23
 8001ec0:	d4d9      	bmi.n	8001e76 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec2:	f7ff f899 	bl	8000ff8 <HAL_GetTick>
 8001ec6:	1bc0      	subs	r0, r0, r7
 8001ec8:	2802      	cmp	r0, #2
 8001eca:	d9f7      	bls.n	8001ebc <HAL_RCC_OscConfig+0x230>
 8001ecc:	e72b      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ece:	2b05      	cmp	r3, #5
 8001ed0:	d104      	bne.n	8001edc <HAL_RCC_OscConfig+0x250>
 8001ed2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	672b      	str	r3, [r5, #112]	; 0x70
 8001eda:	e7d0      	b.n	8001e7e <HAL_RCC_OscConfig+0x1f2>
 8001edc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ede:	f022 0201 	bic.w	r2, r2, #1
 8001ee2:	672a      	str	r2, [r5, #112]	; 0x70
 8001ee4:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001ee6:	f022 0204 	bic.w	r2, r2, #4
 8001eea:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1ca      	bne.n	8001e86 <HAL_RCC_OscConfig+0x1fa>
      tickstart = HAL_GetTick();
 8001ef0:	f7ff f882 	bl	8000ff8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ef4:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001ef8:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001efa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001efc:	0798      	lsls	r0, r3, #30
 8001efe:	d5cb      	bpl.n	8001e98 <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f00:	f7ff f87a 	bl	8000ff8 <HAL_GetTick>
 8001f04:	1bc0      	subs	r0, r0, r7
 8001f06:	4540      	cmp	r0, r8
 8001f08:	d9f7      	bls.n	8001efa <HAL_RCC_OscConfig+0x26e>
 8001f0a:	e70c      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f0c:	f7ff f874 	bl	8000ff8 <HAL_GetTick>
 8001f10:	1bc0      	subs	r0, r0, r7
 8001f12:	4540      	cmp	r0, r8
 8001f14:	d9bd      	bls.n	8001e92 <HAL_RCC_OscConfig+0x206>
 8001f16:	e706      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	42470000 	.word	0x42470000
 8001f20:	42470e80 	.word	0x42470e80
 8001f24:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f28:	4d23      	ldr	r5, [pc, #140]	; (8001fb8 <HAL_RCC_OscConfig+0x32c>)
 8001f2a:	68ab      	ldr	r3, [r5, #8]
 8001f2c:	f003 030c 	and.w	r3, r3, #12
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	f43f aee0 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x6a>
 8001f36:	4e21      	ldr	r6, [pc, #132]	; (8001fbc <HAL_RCC_OscConfig+0x330>)
 8001f38:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001f3c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f3e:	d12d      	bne.n	8001f9c <HAL_RCC_OscConfig+0x310>
        tickstart = HAL_GetTick();
 8001f40:	f7ff f85a 	bl	8000ff8 <HAL_GetTick>
 8001f44:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f46:	682b      	ldr	r3, [r5, #0]
 8001f48:	0199      	lsls	r1, r3, #6
 8001f4a:	d421      	bmi.n	8001f90 <HAL_RCC_OscConfig+0x304>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f4c:	6a22      	ldr	r2, [r4, #32]
 8001f4e:	69e3      	ldr	r3, [r4, #28]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001f54:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001f58:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f5a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001f5e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001f60:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001f64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f66:	4c14      	ldr	r4, [pc, #80]	; (8001fb8 <HAL_RCC_OscConfig+0x32c>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f68:	0852      	lsrs	r2, r2, #1
 8001f6a:	3a01      	subs	r2, #1
 8001f6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001f70:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001f72:	2301      	movs	r3, #1
 8001f74:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001f76:	f7ff f83f 	bl	8000ff8 <HAL_GetTick>
 8001f7a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7c:	6823      	ldr	r3, [r4, #0]
 8001f7e:	019a      	lsls	r2, r3, #6
 8001f80:	f53f ae99 	bmi.w	8001cb6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f84:	f7ff f838 	bl	8000ff8 <HAL_GetTick>
 8001f88:	1b40      	subs	r0, r0, r5
 8001f8a:	2802      	cmp	r0, #2
 8001f8c:	d9f6      	bls.n	8001f7c <HAL_RCC_OscConfig+0x2f0>
 8001f8e:	e6ca      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff f832 	bl	8000ff8 <HAL_GetTick>
 8001f94:	1bc0      	subs	r0, r0, r7
 8001f96:	2802      	cmp	r0, #2
 8001f98:	d9d5      	bls.n	8001f46 <HAL_RCC_OscConfig+0x2ba>
 8001f9a:	e6c4      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8001f9c:	f7ff f82c 	bl	8000ff8 <HAL_GetTick>
 8001fa0:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa2:	682b      	ldr	r3, [r5, #0]
 8001fa4:	019b      	lsls	r3, r3, #6
 8001fa6:	f57f ae86 	bpl.w	8001cb6 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001faa:	f7ff f825 	bl	8000ff8 <HAL_GetTick>
 8001fae:	1b00      	subs	r0, r0, r4
 8001fb0:	2802      	cmp	r0, #2
 8001fb2:	d9f6      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x316>
 8001fb4:	e6b7      	b.n	8001d26 <HAL_RCC_OscConfig+0x9a>
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	42470060 	.word	0x42470060

08001fc0 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8001fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001fc4:	b089      	sub	sp, #36	; 0x24
 8001fc6:	4605      	mov	r5, r0
 8001fc8:	460e      	mov	r6, r1
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
  uint32_t tickstart = HAL_GetTick();
 8001fca:	f7ff f815 	bl	8000ff8 <HAL_GetTick>
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0U, 0U};
 8001fce:	2300      	movs	r3, #0
  uint32_t tickstart = HAL_GetTick();
 8001fd0:	4681      	mov	r9, r0
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8001fd2:	2108      	movs	r1, #8
 8001fd4:	6828      	ldr	r0, [r5, #0]
  uint32_t tempscr[2U] = {0U, 0U};
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8001fda:	f001 facc 	bl	8003576 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_OK)
 8001fde:	4604      	mov	r4, r0
 8001fe0:	bb40      	cbnz	r0, 8002034 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8001fe2:	6d29      	ldr	r1, [r5, #80]	; 0x50
 8001fe4:	6828      	ldr	r0, [r5, #0]
 8001fe6:	0409      	lsls	r1, r1, #16
 8001fe8:	f001 fbd0 	bl	800378c <SDMMC_CmdAppCommand>
  if(errorstate != HAL_OK)
 8001fec:	4604      	mov	r4, r0
 8001fee:	bb08      	cbnz	r0, 8002034 <SD_FindSCR+0x74>
  {
    return errorstate;
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ff4:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8001ff6:	2308      	movs	r3, #8
 8001ff8:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8001ffa:	2330      	movs	r3, #48	; 0x30
 8001ffc:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8001ffe:	2302      	movs	r3, #2
 8002000:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002002:	9006      	str	r0, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8002004:	2301      	movs	r3, #1
  SDIO_ConfigData(hsd->Instance, &config);
 8002006:	a902      	add	r1, sp, #8
 8002008:	6828      	ldr	r0, [r5, #0]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800200a:	9307      	str	r3, [sp, #28]
  SDIO_ConfigData(hsd->Instance, &config);
 800200c:	f001 faa0 	bl	8003550 <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8002010:	6828      	ldr	r0, [r5, #0]
 8002012:	f001 fbec 	bl	80037ee <SDMMC_CmdSendSCR>
  if(errorstate != HAL_OK)
 8002016:	4604      	mov	r4, r0
 8002018:	b960      	cbnz	r0, 8002034 <SD_FindSCR+0x74>
 800201a:	4607      	mov	r7, r0
  {
    return errorstate;
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800201c:	f240 482a 	movw	r8, #1066	; 0x42a
 8002020:	6828      	ldr	r0, [r5, #0]
 8002022:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002024:	ea13 0f08 	tst.w	r3, r8
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8002028:	6b43      	ldr	r3, [r0, #52]	; 0x34
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800202a:	d007      	beq.n	800203c <SD_FindSCR+0x7c>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800202c:	0719      	lsls	r1, r3, #28
 800202e:	d518      	bpl.n	8002062 <SD_FindSCR+0xa2>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8002030:	2408      	movs	r4, #8
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002032:	6384      	str	r4, [r0, #56]	; 0x38
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
  }

  return HAL_SD_ERROR_NONE;
}
 8002034:	4620      	mov	r0, r4
 8002036:	b009      	add	sp, #36	; 0x24
 8002038:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800203c:	029b      	lsls	r3, r3, #10
 800203e:	d507      	bpl.n	8002050 <SD_FindSCR+0x90>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8002040:	f001 f9c8 	bl	80033d4 <SDIO_ReadFIFO>
 8002044:	ab08      	add	r3, sp, #32
 8002046:	eb03 0387 	add.w	r3, r3, r7, lsl #2
      index++;
 800204a:	3701      	adds	r7, #1
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800204c:	f843 0c20 	str.w	r0, [r3, #-32]
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8002050:	f7fe ffd2 	bl	8000ff8 <HAL_GetTick>
 8002054:	eba0 0009 	sub.w	r0, r0, r9
 8002058:	3001      	adds	r0, #1
 800205a:	d1e1      	bne.n	8002020 <SD_FindSCR+0x60>
      return HAL_SD_ERROR_TIMEOUT;
 800205c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8002060:	e7e8      	b.n	8002034 <SD_FindSCR+0x74>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8002062:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002064:	079a      	lsls	r2, r3, #30
 8002066:	d501      	bpl.n	800206c <SD_FindSCR+0xac>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8002068:	2402      	movs	r4, #2
 800206a:	e7e2      	b.n	8002032 <SD_FindSCR+0x72>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800206c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800206e:	069b      	lsls	r3, r3, #26
 8002070:	d501      	bpl.n	8002076 <SD_FindSCR+0xb6>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8002072:	2420      	movs	r4, #32
 8002074:	e7dd      	b.n	8002032 <SD_FindSCR+0x72>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002076:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800207a:	6383      	str	r3, [r0, #56]	; 0x38
 800207c:	9b00      	ldr	r3, [sp, #0]
 800207e:	ba1b      	rev	r3, r3
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8002080:	6073      	str	r3, [r6, #4]
 8002082:	9b01      	ldr	r3, [sp, #4]
 8002084:	ba1b      	rev	r3, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8002086:	6033      	str	r3, [r6, #0]
  return HAL_SD_ERROR_NONE;
 8002088:	e7d4      	b.n	8002034 <SD_FindSCR+0x74>

0800208a <HAL_SD_ReadBlocks>:
{
 800208a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800208e:	b087      	sub	sp, #28
 8002090:	4604      	mov	r4, r0
 8002092:	460d      	mov	r5, r1
 8002094:	4691      	mov	r9, r2
 8002096:	4698      	mov	r8, r3
 8002098:	9e10      	ldr	r6, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 800209a:	f7fe ffad 	bl	8000ff8 <HAL_GetTick>
 800209e:	4607      	mov	r7, r0
  if(NULL == pData)
 80020a0:	b92d      	cbnz	r5, 80020ae <HAL_SD_ReadBlocks+0x24>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80020a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80020a8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80020aa:	2001      	movs	r0, #1
 80020ac:	e010      	b.n	80020d0 <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 80020ae:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 80020b2:	b2c0      	uxtb	r0, r0
 80020b4:	2801      	cmp	r0, #1
 80020b6:	f040 80c1 	bne.w	800223c <HAL_SD_ReadBlocks+0x1b2>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80020ba:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80020bc:	eb09 0308 	add.w	r3, r9, r8
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c0:	2100      	movs	r1, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80020c2:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c4:	63a1      	str	r1, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80020c6:	d906      	bls.n	80020d6 <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80020c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020ce:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80020d0:	b007      	add	sp, #28
 80020d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 80020d6:	2303      	movs	r3, #3
 80020d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 80020dc:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80020de:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 80020e0:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80020e2:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80020e4:	f44f 7100 	mov.w	r1, #512	; 0x200
      BlockAdd *= 512U;
 80020e8:	bf18      	it	ne
 80020ea:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80020ee:	f001 fa42 	bl	8003576 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80020f2:	b150      	cbz	r0, 800210a <HAL_SD_ReadBlocks+0x80>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80020f4:	6823      	ldr	r3, [r4, #0]
 80020f6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80020fa:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80020fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80020fe:	4318      	orrs	r0, r3
 8002100:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8002102:	2001      	movs	r0, #1
 8002104:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        return HAL_ERROR;
 8002108:	e7e2      	b.n	80020d0 <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8002110:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002114:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8002116:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002118:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDIO_DPSM_ENABLE;
 800211a:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800211e:	f04f 0b02 	mov.w	fp, #2
    SDIO_ConfigData(hsd->Instance, &config);
 8002122:	4669      	mov	r1, sp
 8002124:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002126:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8002128:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800212c:	f8cd a014 	str.w	sl, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 8002130:	f001 fa0e 	bl	8003550 <SDIO_ConfigData>
    if(NumberOfBlocks > 1U)
 8002134:	45d0      	cmp	r8, sl
 8002136:	d925      	bls.n	8002184 <HAL_SD_ReadBlocks+0xfa>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8002138:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800213c:	4649      	mov	r1, r9
 800213e:	6820      	ldr	r0, [r4, #0]
 8002140:	f001 fa49 	bl	80035d6 <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002144:	2800      	cmp	r0, #0
 8002146:	d1d5      	bne.n	80020f4 <HAL_SD_ReadBlocks+0x6a>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8002148:	6820      	ldr	r0, [r4, #0]
 800214a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800214c:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8002150:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8002152:	d01e      	beq.n	8002192 <HAL_SD_ReadBlocks+0x108>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002154:	05db      	lsls	r3, r3, #23
 8002156:	d509      	bpl.n	800216c <HAL_SD_ReadBlocks+0xe2>
 8002158:	f1b8 0f01 	cmp.w	r8, #1
 800215c:	d906      	bls.n	800216c <HAL_SD_ReadBlocks+0xe2>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800215e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002160:	2b03      	cmp	r3, #3
 8002162:	d003      	beq.n	800216c <HAL_SD_ReadBlocks+0xe2>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002164:	f001 fa80 	bl	8003668 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002168:	2800      	cmp	r0, #0
 800216a:	d1c3      	bne.n	80020f4 <HAL_SD_ReadBlocks+0x6a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002170:	0710      	lsls	r0, r2, #28
 8002172:	d530      	bpl.n	80021d6 <HAL_SD_ReadBlocks+0x14c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002174:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002178:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800217a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800217c:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002180:	63a3      	str	r3, [r4, #56]	; 0x38
 8002182:	e7be      	b.n	8002102 <HAL_SD_ReadBlocks+0x78>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8002184:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8002188:	4649      	mov	r1, r9
 800218a:	6820      	ldr	r0, [r4, #0]
 800218c:	f001 fa0b 	bl	80035a6 <SDMMC_CmdReadSingleBlock>
 8002190:	e7d8      	b.n	8002144 <HAL_SD_ReadBlocks+0xba>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 8002192:	041a      	lsls	r2, r3, #16
 8002194:	d50b      	bpl.n	80021ae <HAL_SD_ReadBlocks+0x124>
 8002196:	f1a5 0904 	sub.w	r9, r5, #4
 800219a:	f105 0a1c 	add.w	sl, r5, #28
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 800219e:	6820      	ldr	r0, [r4, #0]
 80021a0:	f001 f918 	bl	80033d4 <SDIO_ReadFIFO>
 80021a4:	f849 0f04 	str.w	r0, [r9, #4]!
        for(count = 0U; count < 8U; count++)
 80021a8:	45d1      	cmp	r9, sl
 80021aa:	d1f8      	bne.n	800219e <HAL_SD_ReadBlocks+0x114>
        tempbuff += 8U;
 80021ac:	3520      	adds	r5, #32
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80021ae:	b966      	cbnz	r6, 80021ca <HAL_SD_ReadBlocks+0x140>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80021b0:	6823      	ldr	r3, [r4, #0]
 80021b2:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80021b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80021b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021be:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80021c0:	2301      	movs	r3, #1
 80021c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80021c6:	2003      	movs	r0, #3
 80021c8:	e782      	b.n	80020d0 <HAL_SD_ReadBlocks+0x46>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80021ca:	f7fe ff15 	bl	8000ff8 <HAL_GetTick>
 80021ce:	1bc0      	subs	r0, r0, r7
 80021d0:	4286      	cmp	r6, r0
 80021d2:	d8b9      	bhi.n	8002148 <HAL_SD_ReadBlocks+0xbe>
 80021d4:	e7ec      	b.n	80021b0 <HAL_SD_ReadBlocks+0x126>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80021d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021d8:	0791      	lsls	r1, r2, #30
 80021da:	d506      	bpl.n	80021ea <HAL_SD_ReadBlocks+0x160>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80021dc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80021e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80021e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021e4:	f043 0302 	orr.w	r3, r3, #2
 80021e8:	e7ca      	b.n	8002180 <HAL_SD_ReadBlocks+0xf6>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80021ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80021ec:	0692      	lsls	r2, r2, #26
 80021ee:	d518      	bpl.n	8002222 <HAL_SD_ReadBlocks+0x198>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80021f0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80021f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80021f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021f8:	f043 0320 	orr.w	r3, r3, #32
 80021fc:	e7c0      	b.n	8002180 <HAL_SD_ReadBlocks+0xf6>
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 80021fe:	f001 f8e9 	bl	80033d4 <SDIO_ReadFIFO>
 8002202:	f845 0b04 	str.w	r0, [r5], #4
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8002206:	b93e      	cbnz	r6, 8002218 <HAL_SD_ReadBlocks+0x18e>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800220e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8002210:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002212:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002216:	e7b3      	b.n	8002180 <HAL_SD_ReadBlocks+0xf6>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8002218:	f7fe feee 	bl	8000ff8 <HAL_GetTick>
 800221c:	1bc0      	subs	r0, r0, r7
 800221e:	4286      	cmp	r6, r0
 8002220:	d9f2      	bls.n	8002208 <HAL_SD_ReadBlocks+0x17e>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 8002222:	6820      	ldr	r0, [r4, #0]
 8002224:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002226:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 800222a:	d1e8      	bne.n	80021fe <HAL_SD_ReadBlocks+0x174>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800222c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002230:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002232:	2201      	movs	r2, #1
 8002234:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8002238:	4618      	mov	r0, r3
 800223a:	e749      	b.n	80020d0 <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800223c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800223e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002242:	e731      	b.n	80020a8 <HAL_SD_ReadBlocks+0x1e>

08002244 <HAL_SD_WriteBlocks>:
{
 8002244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002248:	b087      	sub	sp, #28
 800224a:	4604      	mov	r4, r0
 800224c:	460d      	mov	r5, r1
 800224e:	4691      	mov	r9, r2
 8002250:	461e      	mov	r6, r3
 8002252:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  uint32_t tickstart = HAL_GetTick();
 8002254:	f7fe fed0 	bl	8000ff8 <HAL_GetTick>
 8002258:	4680      	mov	r8, r0
  if(NULL == pData)
 800225a:	b92d      	cbnz	r5, 8002268 <HAL_SD_WriteBlocks+0x24>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800225c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800225e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8002262:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8002264:	2001      	movs	r0, #1
 8002266:	e010      	b.n	800228a <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8002268:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800226c:	b2c0      	uxtb	r0, r0
 800226e:	2801      	cmp	r0, #1
 8002270:	f040 809d 	bne.w	80023ae <HAL_SD_WriteBlocks+0x16a>
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002274:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002276:	eb09 0306 	add.w	r3, r9, r6
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800227a:	2100      	movs	r1, #0
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800227c:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 800227e:	63a1      	str	r1, [r4, #56]	; 0x38
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002280:	d906      	bls.n	8002290 <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8002282:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002284:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002288:	63a3      	str	r3, [r4, #56]	; 0x38
}
 800228a:	b007      	add	sp, #28
 800228c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8002290:	2303      	movs	r3, #3
 8002292:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8002296:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8002298:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 800229a:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800229c:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800229e:	f44f 7100 	mov.w	r1, #512	; 0x200
      BlockAdd *= 512U;
 80022a2:	bf18      	it	ne
 80022a4:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80022a8:	f001 f965 	bl	8003576 <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80022ac:	b150      	cbz	r0, 80022c4 <HAL_SD_WriteBlocks+0x80>
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 80022ae:	6823      	ldr	r3, [r4, #0]
 80022b0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80022b4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80022b6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80022b8:	4318      	orrs	r0, r3
 80022ba:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80022bc:	2001      	movs	r0, #1
 80022be:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80022c2:	e7e2      	b.n	800228a <HAL_SD_WriteBlocks+0x46>
    if(NumberOfBlocks > 1U)
 80022c4:	2e01      	cmp	r6, #1
 80022c6:	d933      	bls.n	8002330 <HAL_SD_WriteBlocks+0xec>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80022c8:	2320      	movs	r3, #32
 80022ca:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 80022cc:	4649      	mov	r1, r9
 80022ce:	6820      	ldr	r0, [r4, #0]
 80022d0:	f001 f9b1 	bl	8003636 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80022d4:	2800      	cmp	r0, #0
 80022d6:	d1ea      	bne.n	80022ae <HAL_SD_WriteBlocks+0x6a>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80022d8:	f04f 33ff 	mov.w	r3, #4294967295
 80022dc:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80022de:	0273      	lsls	r3, r6, #9
 80022e0:	9301      	str	r3, [sp, #4]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80022e2:	2390      	movs	r3, #144	; 0x90
 80022e4:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80022e6:	9003      	str	r0, [sp, #12]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80022e8:	9004      	str	r0, [sp, #16]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80022ea:	2301      	movs	r3, #1
    SDIO_ConfigData(hsd->Instance, &config);
 80022ec:	4669      	mov	r1, sp
 80022ee:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80022f0:	9305      	str	r3, [sp, #20]
    SDIO_ConfigData(hsd->Instance, &config);
 80022f2:	f001 f92d 	bl	8003550 <SDIO_ConfigData>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80022f6:	6820      	ldr	r0, [r4, #0]
 80022f8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80022fa:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 80022fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8002300:	d01d      	beq.n	800233e <HAL_SD_WriteBlocks+0xfa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8002302:	05dd      	lsls	r5, r3, #23
 8002304:	d508      	bpl.n	8002318 <HAL_SD_WriteBlocks+0xd4>
 8002306:	2e01      	cmp	r6, #1
 8002308:	d906      	bls.n	8002318 <HAL_SD_WriteBlocks+0xd4>
      if(hsd->SdCard.CardType != CARD_SECURED)
 800230a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800230c:	2b03      	cmp	r3, #3
 800230e:	d003      	beq.n	8002318 <HAL_SD_WriteBlocks+0xd4>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002310:	f001 f9aa 	bl	8003668 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8002314:	2800      	cmp	r0, #0
 8002316:	d1ca      	bne.n	80022ae <HAL_SD_WriteBlocks+0x6a>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8002318:	6823      	ldr	r3, [r4, #0]
 800231a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800231c:	0711      	lsls	r1, r2, #28
 800231e:	d52d      	bpl.n	800237c <HAL_SD_WriteBlocks+0x138>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002320:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002324:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8002326:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002328:	f043 0308 	orr.w	r3, r3, #8
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800232c:	63a3      	str	r3, [r4, #56]	; 0x38
 800232e:	e7c5      	b.n	80022bc <HAL_SD_WriteBlocks+0x78>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8002330:	2310      	movs	r3, #16
 8002332:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8002334:	4649      	mov	r1, r9
 8002336:	6820      	ldr	r0, [r4, #0]
 8002338:	f001 f965 	bl	8003606 <SDMMC_CmdWriteSingleBlock>
 800233c:	e7ca      	b.n	80022d4 <HAL_SD_WriteBlocks+0x90>
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 800233e:	045b      	lsls	r3, r3, #17
 8002340:	d509      	bpl.n	8002356 <HAL_SD_WriteBlocks+0x112>
 8002342:	46a9      	mov	r9, r5
 8002344:	3520      	adds	r5, #32
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 8002346:	4649      	mov	r1, r9
 8002348:	6820      	ldr	r0, [r4, #0]
 800234a:	f109 0904 	add.w	r9, r9, #4
 800234e:	f001 f844 	bl	80033da <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8002352:	454d      	cmp	r5, r9
 8002354:	d1f7      	bne.n	8002346 <HAL_SD_WriteBlocks+0x102>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8002356:	b957      	cbnz	r7, 800236e <HAL_SD_WriteBlocks+0x12a>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8002358:	6823      	ldr	r3, [r4, #0]
 800235a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800235e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8002360:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002362:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002364:	2301      	movs	r3, #1
 8002366:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 800236a:	2003      	movs	r0, #3
 800236c:	e78d      	b.n	800228a <HAL_SD_WriteBlocks+0x46>
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800236e:	f7fe fe43 	bl	8000ff8 <HAL_GetTick>
 8002372:	eba0 0008 	sub.w	r0, r0, r8
 8002376:	4287      	cmp	r7, r0
 8002378:	d8bd      	bhi.n	80022f6 <HAL_SD_WriteBlocks+0xb2>
 800237a:	e7ed      	b.n	8002358 <HAL_SD_WriteBlocks+0x114>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800237c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800237e:	0792      	lsls	r2, r2, #30
 8002380:	d506      	bpl.n	8002390 <HAL_SD_WriteBlocks+0x14c>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002382:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002386:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8002388:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800238a:	f043 0302 	orr.w	r3, r3, #2
 800238e:	e7cd      	b.n	800232c <HAL_SD_WriteBlocks+0xe8>
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8002390:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002392:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002396:	f010 0010 	ands.w	r0, r0, #16
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800239a:	639a      	str	r2, [r3, #56]	; 0x38
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800239c:	d003      	beq.n	80023a6 <HAL_SD_WriteBlocks+0x162>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800239e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80023a0:	f043 0310 	orr.w	r3, r3, #16
 80023a4:	e7c2      	b.n	800232c <HAL_SD_WriteBlocks+0xe8>
    hsd->State = HAL_SD_STATE_READY;
 80023a6:	2301      	movs	r3, #1
 80023a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80023ac:	e76d      	b.n	800228a <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80023ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80023b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80023b4:	e755      	b.n	8002262 <HAL_SD_WriteBlocks+0x1e>

080023b6 <HAL_SD_GetCardCSD>:
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 80023b6:	6e43      	ldr	r3, [r0, #100]	; 0x64
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 80023b8:	0f9a      	lsrs	r2, r3, #30
 80023ba:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 80023bc:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80023c0:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 80023c2:	f3c3 6201 	ubfx	r2, r3, #24, #2
 80023c6:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)tmp;
 80023c8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80023cc:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)tmp;
 80023ce:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 80023d2:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)tmp;
 80023d4:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 80023d6:	714b      	strb	r3, [r1, #5]
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 80023d8:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80023da:	0e1a      	lsrs	r2, r3, #24
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 80023dc:	0112      	lsls	r2, r2, #4
 80023de:	80ca      	strh	r2, [r1, #6]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 80023e0:	88ca      	ldrh	r2, [r1, #6]
{
 80023e2:	b530      	push	{r4, r5, lr}
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 80023e4:	b292      	uxth	r2, r2
 80023e6:	f3c3 5403 	ubfx	r4, r3, #20, #4
 80023ea:	4322      	orrs	r2, r4
 80023ec:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 80023ee:	f3c3 4203 	ubfx	r2, r3, #16, #4
 80023f2:	720a      	strb	r2, [r1, #8]
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 80023f4:	f3c3 2207 	ubfx	r2, r3, #8, #8
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 80023f8:	09d4      	lsrs	r4, r2, #7
 80023fa:	724c      	strb	r4, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 80023fc:	f3c2 1480 	ubfx	r4, r2, #6, #1
 8002400:	728c      	strb	r4, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8002402:	f3c2 1440 	ubfx	r4, r2, #5, #1
 8002406:	72cc      	strb	r4, [r1, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8002408:	f3c2 1400 	ubfx	r4, r2, #4, #1
 800240c:	730c      	strb	r4, [r1, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 800240e:	2400      	movs	r4, #0
 8002410:	734c      	strb	r4, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8002412:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002414:	2c00      	cmp	r4, #0
 8002416:	f040 8083 	bne.w	8002520 <HAL_SD_GetCardCSD+0x16a>
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 800241a:	0292      	lsls	r2, r2, #10
 800241c:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 8002420:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp) << 2U;
 8002422:	690a      	ldr	r2, [r1, #16]
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	f403 737f 	and.w	r3, r3, #1020	; 0x3fc
 800242a:	4313      	orrs	r3, r2
 800242c:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800242e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8002430:	690b      	ldr	r3, [r1, #16]
 8002432:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8002436:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8002438:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 800243c:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 800243e:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8002442:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8002444:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8002448:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 800244a:	f3c2 4382 	ubfx	r3, r2, #18, #3
 800244e:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8002450:	0bd3      	lsrs	r3, r2, #15
 8002452:	f003 0306 	and.w	r3, r3, #6
 8002456:	760b      	strb	r3, [r1, #24]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8002458:	7e0c      	ldrb	r4, [r1, #24]
 800245a:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800245e:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8002462:	4322      	orrs	r2, r4
 8002464:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002466:	690a      	ldr	r2, [r1, #16]
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8002468:	7e0c      	ldrb	r4, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800246a:	3201      	adds	r2, #1
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 800246c:	3402      	adds	r4, #2
 800246e:	40a2      	lsls	r2, r4
 8002470:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8002472:	7a0d      	ldrb	r5, [r1, #8]
 8002474:	2401      	movs	r4, #1
 8002476:	40ac      	lsls	r4, r5
 8002478:	6584      	str	r4, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 800247a:	0a64      	lsrs	r4, r4, #9
 800247c:	4362      	muls	r2, r4
 800247e:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002480:	f44f 7200 	mov.w	r2, #512	; 0x200
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8002484:	6602      	str	r2, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8002486:	f3c3 1280 	ubfx	r2, r3, #6, #1
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8002490:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8002492:	768b      	strb	r3, [r1, #26]
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8002494:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8002496:	7e8a      	ldrb	r2, [r1, #26]
 8002498:	f3c3 14c0 	ubfx	r4, r3, #7, #1
 800249c:	4322      	orrs	r2, r4
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 800249e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 80024a2:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 80024a4:	76cb      	strb	r3, [r1, #27]
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 80024a6:	6f03      	ldr	r3, [r0, #112]	; 0x70
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 80024a8:	0fda      	lsrs	r2, r3, #31
 80024aa:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 80024ac:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80024b0:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 80024b2:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80024b6:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 80024b8:	0d9a      	lsrs	r2, r3, #22
 80024ba:	f002 020c 	and.w	r2, r2, #12
 80024be:	77ca      	strb	r2, [r1, #31]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 80024c0:	7fca      	ldrb	r2, [r1, #31]
 80024c2:	f3c3 5081 	ubfx	r0, r3, #22, #2
 80024c6:	4302      	orrs	r2, r0
 80024c8:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 80024ca:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80024ce:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3           = 0U;
 80024d2:	2000      	movs	r0, #0
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80024d4:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3           = 0U;
 80024d8:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 80024dc:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 80024e0:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80024e4:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 80024e8:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80024ec:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80024f0:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80024f4:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80024f8:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80024fc:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 8002500:	f3c3 2281 	ubfx	r2, r3, #10, #2
 8002504:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 8002508:	f3c3 2201 	ubfx	r2, r3, #8, #2
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 800250c:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC              = (tmp & 0x03U);
 8002510:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 8002514:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8002518:	2301      	movs	r3, #1
 800251a:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
}
 800251e:	bd30      	pop	{r4, r5, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8002520:	2c01      	cmp	r4, #1
 8002522:	d11a      	bne.n	800255a <HAL_SD_GetCardCSD+0x1a4>
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8002524:	041b      	lsls	r3, r3, #16
 8002526:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800252a:	610b      	str	r3, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 800252c:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    pCSD->DeviceSize |= (tmp << 8U);
 800252e:	690a      	ldr	r2, [r1, #16]
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8002530:	0e1c      	lsrs	r4, r3, #24
    pCSD->DeviceSize |= (tmp << 8U);
 8002532:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8002536:	610a      	str	r2, [r1, #16]
    pCSD->DeviceSize |= (tmp);
 8002538:	690c      	ldr	r4, [r1, #16]
 800253a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800253e:	4322      	orrs	r2, r4
 8002540:	610a      	str	r2, [r1, #16]
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8002542:	690a      	ldr	r2, [r1, #16]
 8002544:	0292      	lsls	r2, r2, #10
 8002546:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800254a:	6542      	str	r2, [r0, #84]	; 0x54
 800254c:	65c2      	str	r2, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 800254e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002552:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8002556:	6582      	str	r2, [r0, #88]	; 0x58
 8002558:	e794      	b.n	8002484 <HAL_SD_GetCardCSD+0xce>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 800255a:	6803      	ldr	r3, [r0, #0]
 800255c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8002560:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002562:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800256a:	2301      	movs	r3, #1
 800256c:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8002570:	4618      	mov	r0, r3
 8002572:	bd30      	pop	{r4, r5, pc}

08002574 <HAL_SD_InitCard>:
{
 8002574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002576:	b099      	sub	sp, #100	; 0x64
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002578:	2500      	movs	r5, #0
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800257a:	2376      	movs	r3, #118	; 0x76
 800257c:	930c      	str	r3, [sp, #48]	; 0x30
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800257e:	950a      	str	r5, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002580:	950b      	str	r5, [sp, #44]	; 0x2c
  SDIO_Init(hsd->Instance, Init);
 8002582:	ab0a      	add	r3, sp, #40	; 0x28
{
 8002584:	4604      	mov	r4, r0
  SDIO_Init(hsd->Instance, Init);
 8002586:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800258a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  __HAL_SD_DISABLE(hsd); 
 800258e:	4e6f      	ldr	r6, [pc, #444]	; (800274c <HAL_SD_InitCard+0x1d8>)
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002590:	9507      	str	r5, [sp, #28]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8002592:	9508      	str	r5, [sp, #32]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002594:	9509      	str	r5, [sp, #36]	; 0x24
  SDIO_Init(hsd->Instance, Init);
 8002596:	ab07      	add	r3, sp, #28
 8002598:	cb0e      	ldmia	r3, {r1, r2, r3}
 800259a:	6820      	ldr	r0, [r4, #0]
 800259c:	f000 fefe 	bl	800339c <SDIO_Init>
  __HAL_SD_ENABLE(hsd);
 80025a0:	2701      	movs	r7, #1
  __HAL_SD_DISABLE(hsd); 
 80025a2:	6035      	str	r5, [r6, #0]
  SDIO_PowerState_ON(hsd->Instance);
 80025a4:	6820      	ldr	r0, [r4, #0]
 80025a6:	f000 ff1d 	bl	80033e4 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 80025aa:	6037      	str	r7, [r6, #0]
  HAL_Delay(2U);
 80025ac:	2002      	movs	r0, #2
 80025ae:	f7fe fd29 	bl	8001004 <HAL_Delay>
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80025b2:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0U;
 80025b4:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80025b6:	f001 f889 	bl	80036cc <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80025ba:	4606      	mov	r6, r0
 80025bc:	b968      	cbnz	r0, 80025da <HAL_SD_InitCard+0x66>
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80025be:	6820      	ldr	r0, [r4, #0]
 80025c0:	f001 f8ac 	bl	800371c <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80025c4:	b380      	cbz	r0, 8002628 <HAL_SD_InitCard+0xb4>
    hsd->SdCard.CardVersion = CARD_V1_X;
 80025c6:	64a6      	str	r6, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80025c8:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80025cc:	9b06      	ldr	r3, [sp, #24]
 80025ce:	1c5a      	adds	r2, r3, #1
 80025d0:	42ab      	cmp	r3, r5
 80025d2:	9206      	str	r2, [sp, #24]
 80025d4:	d108      	bne.n	80025e8 <HAL_SD_InitCard+0x74>
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80025d6:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 80025da:	2001      	movs	r0, #1
 80025dc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80025e0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80025e2:	430e      	orrs	r6, r1
 80025e4:	63a6      	str	r6, [r4, #56]	; 0x38
    return HAL_ERROR;
 80025e6:	e081      	b.n	80026ec <HAL_SD_InitCard+0x178>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 80025e8:	2100      	movs	r1, #0
 80025ea:	6820      	ldr	r0, [r4, #0]
 80025ec:	f001 f8ce 	bl	800378c <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80025f0:	4601      	mov	r1, r0
 80025f2:	b110      	cbz	r0, 80025fa <HAL_SD_InitCard+0x86>
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80025f4:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 80025f8:	e7ef      	b.n	80025da <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80025fa:	6820      	ldr	r0, [r4, #0]
 80025fc:	f001 f8de 	bl	80037bc <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002600:	4601      	mov	r1, r0
 8002602:	2800      	cmp	r0, #0
 8002604:	d1f6      	bne.n	80025f4 <HAL_SD_InitCard+0x80>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002606:	6820      	ldr	r0, [r4, #0]
 8002608:	f000 ff07 	bl	800341a <SDIO_GetResponse>
    while(validvoltage == 0U)
 800260c:	2800      	cmp	r0, #0
 800260e:	dadd      	bge.n	80025cc <HAL_SD_InitCard+0x58>
    hsd->SdCard.CardType = CARD_SDSC;
 8002610:	2300      	movs	r3, #0
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8002612:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 8002614:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1U;
 8002616:	2301      	movs	r3, #1
 8002618:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 800261c:	f000 fee6 	bl	80033ec <SDIO_GetPowerState>
 8002620:	bb10      	cbnz	r0, 8002668 <HAL_SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002622:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8002626:	e06b      	b.n	8002700 <HAL_SD_InitCard+0x18c>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002628:	64a7      	str	r7, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800262a:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800262e:	9b06      	ldr	r3, [sp, #24]
 8002630:	1c5a      	adds	r2, r3, #1
 8002632:	42ab      	cmp	r3, r5
 8002634:	9206      	str	r2, [sp, #24]
 8002636:	d0ce      	beq.n	80025d6 <HAL_SD_InitCard+0x62>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8002638:	2100      	movs	r1, #0
 800263a:	6820      	ldr	r0, [r4, #0]
 800263c:	f001 f8a6 	bl	800378c <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002640:	4606      	mov	r6, r0
 8002642:	2800      	cmp	r0, #0
 8002644:	d1c9      	bne.n	80025da <HAL_SD_InitCard+0x66>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8002646:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800264a:	6820      	ldr	r0, [r4, #0]
 800264c:	f001 f8b6 	bl	80037bc <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 8002650:	4606      	mov	r6, r0
 8002652:	2800      	cmp	r0, #0
 8002654:	d1c1      	bne.n	80025da <HAL_SD_InitCard+0x66>
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002656:	4601      	mov	r1, r0
 8002658:	6820      	ldr	r0, [r4, #0]
 800265a:	f000 fede 	bl	800341a <SDIO_GetResponse>
    while(validvoltage == 0U)
 800265e:	0fc3      	lsrs	r3, r0, #31
 8002660:	d0e5      	beq.n	800262e <HAL_SD_InitCard+0xba>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002662:	0042      	lsls	r2, r0, #1
 8002664:	d5d4      	bpl.n	8002610 <HAL_SD_InitCard+0x9c>
 8002666:	e7d4      	b.n	8002612 <HAL_SD_InitCard+0x9e>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002668:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800266a:	2b03      	cmp	r3, #3
 800266c:	d01a      	beq.n	80026a4 <HAL_SD_InitCard+0x130>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800266e:	6820      	ldr	r0, [r4, #0]
 8002670:	f001 f8d5 	bl	800381e <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8002674:	4605      	mov	r5, r0
 8002676:	2800      	cmp	r0, #0
 8002678:	d142      	bne.n	8002700 <HAL_SD_InitCard+0x18c>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800267a:	4601      	mov	r1, r0
 800267c:	6820      	ldr	r0, [r4, #0]
 800267e:	f000 fecc 	bl	800341a <SDIO_GetResponse>
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002682:	2104      	movs	r1, #4
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002684:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002686:	6820      	ldr	r0, [r4, #0]
 8002688:	f000 fec7 	bl	800341a <SDIO_GetResponse>
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800268c:	2108      	movs	r1, #8
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800268e:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002690:	6820      	ldr	r0, [r4, #0]
 8002692:	f000 fec2 	bl	800341a <SDIO_GetResponse>
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002696:	210c      	movs	r1, #12
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002698:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800269a:	6820      	ldr	r0, [r4, #0]
 800269c:	f000 febd 	bl	800341a <SDIO_GetResponse>
 80026a0:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80026a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80026a6:	2b03      	cmp	r3, #3
 80026a8:	d122      	bne.n	80026f0 <HAL_SD_InitCard+0x17c>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80026aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	d12e      	bne.n	800270e <HAL_SD_InitCard+0x19a>
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80026b0:	2104      	movs	r1, #4
 80026b2:	6820      	ldr	r0, [r4, #0]
 80026b4:	f000 feb1 	bl	800341a <SDIO_GetResponse>
 80026b8:	0d00      	lsrs	r0, r0, #20
 80026ba:	64e0      	str	r0, [r4, #76]	; 0x4c
  HAL_SD_GetCardCSD(hsd, &CSD);
 80026bc:	a90d      	add	r1, sp, #52	; 0x34
 80026be:	4620      	mov	r0, r4
 80026c0:	f7ff fe79 	bl	80023b6 <HAL_SD_GetCardCSD>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80026c4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80026c6:	6820      	ldr	r0, [r4, #0]
 80026c8:	0412      	lsls	r2, r2, #16
 80026ca:	2300      	movs	r3, #0
 80026cc:	f000 ffe6 	bl	800369c <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 80026d0:	4605      	mov	r5, r0
 80026d2:	b9a8      	cbnz	r0, 8002700 <HAL_SD_InitCard+0x18c>
  SDIO_Init(hsd->Instance, hsd->Init);
 80026d4:	f104 0310 	add.w	r3, r4, #16
 80026d8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80026dc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80026e0:	1d23      	adds	r3, r4, #4
 80026e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026e4:	6820      	ldr	r0, [r4, #0]
 80026e6:	f000 fe59 	bl	800339c <SDIO_Init>
  return HAL_OK;
 80026ea:	4628      	mov	r0, r5
}
 80026ec:	b019      	add	sp, #100	; 0x64
 80026ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80026f0:	f10d 0116 	add.w	r1, sp, #22
 80026f4:	6820      	ldr	r0, [r4, #0]
 80026f6:	f001 f8bd 	bl	8003874 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80026fa:	4605      	mov	r5, r0
 80026fc:	2800      	cmp	r0, #0
 80026fe:	d0d4      	beq.n	80026aa <HAL_SD_InitCard+0x136>
    hsd->State = HAL_SD_STATE_READY;
 8002700:	2001      	movs	r0, #1
 8002702:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002706:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002708:	431d      	orrs	r5, r3
 800270a:	63a5      	str	r5, [r4, #56]	; 0x38
 800270c:	e7ee      	b.n	80026ec <HAL_SD_InitCard+0x178>
    hsd->SdCard.RelCardAdd = sd_rca;
 800270e:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8002712:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002714:	6820      	ldr	r0, [r4, #0]
 8002716:	0409      	lsls	r1, r1, #16
 8002718:	f001 f896 	bl	8003848 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800271c:	4605      	mov	r5, r0
 800271e:	2800      	cmp	r0, #0
 8002720:	d1ee      	bne.n	8002700 <HAL_SD_InitCard+0x18c>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002722:	4601      	mov	r1, r0
 8002724:	6820      	ldr	r0, [r4, #0]
 8002726:	f000 fe78 	bl	800341a <SDIO_GetResponse>
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800272a:	2104      	movs	r1, #4
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800272c:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800272e:	6820      	ldr	r0, [r4, #0]
 8002730:	f000 fe73 	bl	800341a <SDIO_GetResponse>
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002734:	2108      	movs	r1, #8
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002736:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002738:	6820      	ldr	r0, [r4, #0]
 800273a:	f000 fe6e 	bl	800341a <SDIO_GetResponse>
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800273e:	210c      	movs	r1, #12
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002740:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002742:	6820      	ldr	r0, [r4, #0]
 8002744:	f000 fe69 	bl	800341a <SDIO_GetResponse>
 8002748:	6720      	str	r0, [r4, #112]	; 0x70
 800274a:	e7b1      	b.n	80026b0 <HAL_SD_InitCard+0x13c>
 800274c:	422580a0 	.word	0x422580a0

08002750 <HAL_SD_Init>:
{
 8002750:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8002752:	4604      	mov	r4, r0
 8002754:	b1a0      	cbz	r0, 8002780 <HAL_SD_Init+0x30>
  if(hsd->State == HAL_SD_STATE_RESET)
 8002756:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 800275a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800275e:	b913      	cbnz	r3, 8002766 <HAL_SD_Init+0x16>
    hsd->Lock = HAL_UNLOCKED;
 8002760:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002762:	f003 fb43 	bl	8005dec <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002766:	2303      	movs	r3, #3
 8002768:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  HAL_SD_InitCard(hsd);
 800276c:	4620      	mov	r0, r4
 800276e:	f7ff ff01 	bl	8002574 <HAL_SD_InitCard>
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002772:	2000      	movs	r0, #0
  hsd->State = HAL_SD_STATE_READY;
 8002774:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8002776:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002778:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800277a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 800277e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002780:	2001      	movs	r0, #1
}
 8002782:	bd10      	pop	{r4, pc}

08002784 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002784:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002786:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002788:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800278a:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800278c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800278e:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8002790:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002792:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002794:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002796:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002798:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800279a:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800279c:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800279e:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80027a0:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80027a2:	61cb      	str	r3, [r1, #28]
}
 80027a4:	2000      	movs	r0, #0
 80027a6:	4770      	bx	lr

080027a8 <HAL_SD_ConfigWideBusOperation>:
{
 80027a8:	b570      	push	{r4, r5, r6, lr}
  hsd->State = HAL_SD_STATE_BUSY;
 80027aa:	2303      	movs	r3, #3
 80027ac:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80027b0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80027b2:	2b03      	cmp	r3, #3
{
 80027b4:	b08a      	sub	sp, #40	; 0x28
 80027b6:	4604      	mov	r4, r0
 80027b8:	460e      	mov	r6, r1
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80027ba:	d002      	beq.n	80027c2 <HAL_SD_ConfigWideBusOperation+0x1a>
    if(WideMode == SDIO_BUS_WIDE_8B)
 80027bc:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80027c0:	d103      	bne.n	80027ca <HAL_SD_ConfigWideBusOperation+0x22>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80027c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	e056      	b.n	8002878 <HAL_SD_ConfigWideBusOperation+0xd0>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80027ca:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80027ce:	d12d      	bne.n	800282c <HAL_SD_ConfigWideBusOperation+0x84>
  uint32_t scr[2U] = {0U, 0U};
 80027d0:	2100      	movs	r1, #0
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80027d2:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 80027d4:	9104      	str	r1, [sp, #16]
 80027d6:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80027d8:	f000 fe1f 	bl	800341a <SDIO_GetResponse>
 80027dc:	0180      	lsls	r0, r0, #6
 80027de:	d420      	bmi.n	8002822 <HAL_SD_ConfigWideBusOperation+0x7a>
  errorstate = SD_FindSCR(hsd, scr);
 80027e0:	a904      	add	r1, sp, #16
 80027e2:	4620      	mov	r0, r4
 80027e4:	f7ff fbec 	bl	8001fc0 <SD_FindSCR>
  if(errorstate != HAL_OK)
 80027e8:	b960      	cbnz	r0, 8002804 <HAL_SD_ConfigWideBusOperation+0x5c>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80027ea:	9b05      	ldr	r3, [sp, #20]
 80027ec:	0359      	lsls	r1, r3, #13
 80027ee:	d51a      	bpl.n	8002826 <HAL_SD_ConfigWideBusOperation+0x7e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80027f0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80027f2:	6820      	ldr	r0, [r4, #0]
 80027f4:	0409      	lsls	r1, r1, #16
 80027f6:	f000 ffc9 	bl	800378c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 80027fa:	b918      	cbnz	r0, 8002804 <HAL_SD_ConfigWideBusOperation+0x5c>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80027fc:	2102      	movs	r1, #2
 80027fe:	6820      	ldr	r0, [r4, #0]
 8002800:	f001 f8bc 	bl	800397c <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002804:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002806:	4318      	orrs	r0, r3
      hsd->ErrorCode |= errorstate;
 8002808:	63a0      	str	r0, [r4, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800280a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800280c:	2d00      	cmp	r5, #0
 800280e:	d035      	beq.n	800287c <HAL_SD_ConfigWideBusOperation+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002810:	6823      	ldr	r3, [r4, #0]
 8002812:	f240 52ff 	movw	r2, #1535	; 0x5ff
    hsd->State = HAL_SD_STATE_READY;
 8002816:	2001      	movs	r0, #1
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002818:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800281a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 800281e:	b00a      	add	sp, #40	; 0x28
 8002820:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002822:	4630      	mov	r0, r6
 8002824:	e7ee      	b.n	8002804 <HAL_SD_ConfigWideBusOperation+0x5c>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002826:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800282a:	e7eb      	b.n	8002804 <HAL_SD_ConfigWideBusOperation+0x5c>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800282c:	bb09      	cbnz	r1, 8002872 <HAL_SD_ConfigWideBusOperation+0xca>
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800282e:	6800      	ldr	r0, [r0, #0]
  uint32_t scr[2U] = {0U, 0U};
 8002830:	9104      	str	r1, [sp, #16]
 8002832:	9105      	str	r1, [sp, #20]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8002834:	f000 fdf1 	bl	800341a <SDIO_GetResponse>
 8002838:	0182      	lsls	r2, r0, #6
 800283a:	d414      	bmi.n	8002866 <HAL_SD_ConfigWideBusOperation+0xbe>
  errorstate = SD_FindSCR(hsd, scr);
 800283c:	a904      	add	r1, sp, #16
 800283e:	4620      	mov	r0, r4
 8002840:	f7ff fbbe 	bl	8001fc0 <SD_FindSCR>
  if(errorstate != HAL_OK)
 8002844:	b960      	cbnz	r0, 8002860 <HAL_SD_ConfigWideBusOperation+0xb8>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8002846:	9b05      	ldr	r3, [sp, #20]
 8002848:	03db      	lsls	r3, r3, #15
 800284a:	d50f      	bpl.n	800286c <HAL_SD_ConfigWideBusOperation+0xc4>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800284c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800284e:	6820      	ldr	r0, [r4, #0]
 8002850:	0409      	lsls	r1, r1, #16
 8002852:	f000 ff9b 	bl	800378c <SDMMC_CmdAppCommand>
    if(errorstate != HAL_OK)
 8002856:	b918      	cbnz	r0, 8002860 <HAL_SD_ConfigWideBusOperation+0xb8>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8002858:	4601      	mov	r1, r0
 800285a:	6820      	ldr	r0, [r4, #0]
 800285c:	f001 f88e 	bl	800397c <SDMMC_CmdBusWidth>
      hsd->ErrorCode |= errorstate;
 8002860:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002862:	4308      	orrs	r0, r1
 8002864:	e7d0      	b.n	8002808 <HAL_SD_ConfigWideBusOperation+0x60>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8002866:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800286a:	e7f9      	b.n	8002860 <HAL_SD_ConfigWideBusOperation+0xb8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800286c:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002870:	e7f6      	b.n	8002860 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002872:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002874:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002878:	63a3      	str	r3, [r4, #56]	; 0x38
 800287a:	e7c6      	b.n	800280a <HAL_SD_ConfigWideBusOperation+0x62>
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800287c:	6863      	ldr	r3, [r4, #4]
 800287e:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8002880:	68a3      	ldr	r3, [r4, #8]
 8002882:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8002884:	68e3      	ldr	r3, [r4, #12]
 8002886:	9306      	str	r3, [sp, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8002888:	6963      	ldr	r3, [r4, #20]
 800288a:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800288c:	69a3      	ldr	r3, [r4, #24]
 800288e:	9309      	str	r3, [sp, #36]	; 0x24
    Init.BusWide             = WideMode;
 8002890:	9607      	str	r6, [sp, #28]
    SDIO_Init(hsd->Instance, Init);
 8002892:	ab0a      	add	r3, sp, #40	; 0x28
 8002894:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8002898:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800289c:	ab04      	add	r3, sp, #16
 800289e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028a0:	6820      	ldr	r0, [r4, #0]
 80028a2:	f000 fd7b 	bl	800339c <SDIO_Init>
  hsd->State = HAL_SD_STATE_READY;
 80028a6:	2301      	movs	r3, #1
 80028a8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return HAL_OK;
 80028ac:	4628      	mov	r0, r5
 80028ae:	e7b6      	b.n	800281e <HAL_SD_ConfigWideBusOperation+0x76>

080028b0 <HAL_SD_GetCardState>:
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80028b0:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80028b2:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80028b4:	0409      	lsls	r1, r1, #16
{
 80028b6:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80028b8:	6800      	ldr	r0, [r0, #0]
 80028ba:	f001 f82f 	bl	800391c <SDMMC_CmdSendStatus>
  if(errorstate != HAL_OK)
 80028be:	4601      	mov	r1, r0
 80028c0:	b928      	cbnz	r0, 80028ce <HAL_SD_GetCardState+0x1e>
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80028c2:	6820      	ldr	r0, [r4, #0]
 80028c4:	f000 fda9 	bl	800341a <SDIO_GetResponse>
  return cardstate;
 80028c8:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80028cc:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 80028ce:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80028d0:	4319      	orrs	r1, r3
 80028d2:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 80028d4:	2000      	movs	r0, #0
 80028d6:	e7f7      	b.n	80028c8 <HAL_SD_GetCardState+0x18>

080028d8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80028d8:	b538      	push	{r3, r4, r5, lr}
 80028da:	460d      	mov	r5, r1
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80028dc:	4604      	mov	r4, r0
 80028de:	b1c8      	cbz	r0, 8002914 <HAL_SDRAM_Init+0x3c>
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80028e0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80028e4:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028e8:	b91b      	cbnz	r3, 80028f2 <HAL_SDRAM_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80028ea:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80028ee:	f003 fb53 	bl	8005f98 <HAL_SDRAM_MspInit>
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80028f2:	2302      	movs	r3, #2
 80028f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80028f8:	1d21      	adds	r1, r4, #4
 80028fa:	6820      	ldr	r0, [r4, #0]
 80028fc:	f000 fc80 	bl	8003200 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8002900:	6862      	ldr	r2, [r4, #4]
 8002902:	6820      	ldr	r0, [r4, #0]
 8002904:	4629      	mov	r1, r5
 8002906:	f000 fcba 	bl	800327e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800290a:	2301      	movs	r3, #1
 800290c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8002910:	2000      	movs	r0, #0
 8002912:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8002914:	2001      	movs	r0, #1
}
 8002916:	bd38      	pop	{r3, r4, r5, pc}

08002918 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002918:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800291a:	2302      	movs	r3, #2
 800291c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8002920:	6813      	ldr	r3, [r2, #0]
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002928:	2301      	movs	r3, #1
 800292a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 800292e:	2000      	movs	r0, #0
 8002930:	4770      	bx	lr

08002932 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002932:	6803      	ldr	r3, [r0, #0]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	f042 0201 	orr.w	r2, r2, #1
 800293a:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	f042 0201 	orr.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002944:	2000      	movs	r0, #0
 8002946:	4770      	bx	lr

08002948 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
  uint32_t tmpsmcr = 0U;
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8002948:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800294c:	2b01      	cmp	r3, #1
{
 800294e:	b570      	push	{r4, r5, r6, lr}
 8002950:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002954:	d01c      	beq.n	8002990 <HAL_TIM_ConfigClockSource+0x48>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002956:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800295a:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 800295c:	2201      	movs	r2, #1
 800295e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  tmpsmcr = htim->Instance->SMCR;
 8002962:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002964:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002968:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800296c:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 800296e:	680a      	ldr	r2, [r1, #0]
 8002970:	2a40      	cmp	r2, #64	; 0x40
 8002972:	d079      	beq.n	8002a68 <HAL_TIM_ConfigClockSource+0x120>
 8002974:	d819      	bhi.n	80029aa <HAL_TIM_ConfigClockSource+0x62>
 8002976:	2a10      	cmp	r2, #16
 8002978:	f000 8093 	beq.w	8002aa2 <HAL_TIM_ConfigClockSource+0x15a>
 800297c:	d80a      	bhi.n	8002994 <HAL_TIM_ConfigClockSource+0x4c>
 800297e:	2a00      	cmp	r2, #0
 8002980:	f000 8089 	beq.w	8002a96 <HAL_TIM_ConfigClockSource+0x14e>
    break;
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 8002984:	2301      	movs	r3, #1
 8002986:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800298a:	2300      	movs	r3, #0
 800298c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002990:	4618      	mov	r0, r3
  
  return HAL_OK;
}
 8002992:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002994:	2a20      	cmp	r2, #32
 8002996:	f000 808a 	beq.w	8002aae <HAL_TIM_ConfigClockSource+0x166>
 800299a:	2a30      	cmp	r2, #48	; 0x30
 800299c:	d1f2      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800299e:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80029a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80029a4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80029a8:	e036      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80029aa:	2a70      	cmp	r2, #112	; 0x70
 80029ac:	d036      	beq.n	8002a1c <HAL_TIM_ConfigClockSource+0xd4>
 80029ae:	d81b      	bhi.n	80029e8 <HAL_TIM_ConfigClockSource+0xa0>
 80029b0:	2a50      	cmp	r2, #80	; 0x50
 80029b2:	d042      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0xf2>
 80029b4:	2a60      	cmp	r2, #96	; 0x60
 80029b6:	d1e5      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029b8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80029ba:	684d      	ldr	r5, [r1, #4]
 80029bc:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029be:	f024 0410 	bic.w	r4, r4, #16
 80029c2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029c4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80029c6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029c8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80029d0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029d4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80029d8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80029da:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80029dc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80029de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 80029e2:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 80029e6:	e017      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80029e8:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80029ec:	d011      	beq.n	8002a12 <HAL_TIM_ConfigClockSource+0xca>
 80029ee:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80029f2:	d1c7      	bne.n	8002984 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80029f4:	688a      	ldr	r2, [r1, #8]
 80029f6:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80029f8:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 80029fa:	68c9      	ldr	r1, [r1, #12]
 80029fc:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029fe:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002a02:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a06:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a08:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a10:	e002      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8002a18:	609a      	str	r2, [r3, #8]
 8002a1a:	e7b3      	b.n	8002984 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002a1c:	688a      	ldr	r2, [r1, #8]
 8002a1e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002a20:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002a22:	68c9      	ldr	r1, [r1, #12]
 8002a24:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a26:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002a2a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002a2e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002a30:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002a32:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a34:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002a38:	e7ee      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002a3a:	684c      	ldr	r4, [r1, #4]
 8002a3c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002a3e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a40:	6a1d      	ldr	r5, [r3, #32]
 8002a42:	f025 0501 	bic.w	r5, r5, #1
 8002a46:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002a48:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a4a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a4e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a52:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002a56:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8002a58:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a5a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002a5c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a5e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002a62:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002a66:	e7d7      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002a68:	684c      	ldr	r4, [r1, #4]
 8002a6a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002a6c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a6e:	6a1d      	ldr	r5, [r3, #32]
 8002a70:	f025 0501 	bic.w	r5, r5, #1
 8002a74:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002a76:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a78:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a7c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a80:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002a84:	4321      	orrs	r1, r4
  TIMx->CCMR1 = tmpccmr1;
 8002a86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a88:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002a8a:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002a90:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002a94:	e7c0      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002a96:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002a98:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002a9c:	f042 0207 	orr.w	r2, r2, #7
 8002aa0:	e7ba      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002aa2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002aa4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002aa8:	f042 0217 	orr.w	r2, r2, #23
 8002aac:	e7b4      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8002aae:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ab0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8002ab4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8002ab8:	e7ae      	b.n	8002a18 <HAL_TIM_ConfigClockSource+0xd0>

08002aba <HAL_TIM_OC_DelayElapsedCallback>:
 8002aba:	4770      	bx	lr

08002abc <HAL_TIM_IC_CaptureCallback>:
 8002abc:	4770      	bx	lr

08002abe <HAL_TIM_PWM_PulseFinishedCallback>:
 8002abe:	4770      	bx	lr

08002ac0 <HAL_TIM_TriggerCallback>:
 8002ac0:	4770      	bx	lr

08002ac2 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ac2:	6803      	ldr	r3, [r0, #0]
 8002ac4:	691a      	ldr	r2, [r3, #16]
 8002ac6:	0791      	lsls	r1, r2, #30
{
 8002ac8:	b510      	push	{r4, lr}
 8002aca:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002acc:	d50e      	bpl.n	8002aec <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	0792      	lsls	r2, r2, #30
 8002ad2:	d50b      	bpl.n	8002aec <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ad4:	f06f 0202 	mvn.w	r2, #2
 8002ad8:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ada:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002adc:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ade:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ae0:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ae2:	d077      	beq.n	8002bd4 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8002ae4:	f7ff ffea 	bl	8002abc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	691a      	ldr	r2, [r3, #16]
 8002af0:	0750      	lsls	r0, r2, #29
 8002af2:	d510      	bpl.n	8002b16 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002af4:	68da      	ldr	r2, [r3, #12]
 8002af6:	0751      	lsls	r1, r2, #29
 8002af8:	d50d      	bpl.n	8002b16 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002afa:	f06f 0204 	mvn.w	r2, #4
 8002afe:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b00:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b02:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b04:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b08:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002b0a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b0c:	d068      	beq.n	8002be0 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b0e:	f7ff ffd5 	bl	8002abc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b12:	2300      	movs	r3, #0
 8002b14:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b16:	6823      	ldr	r3, [r4, #0]
 8002b18:	691a      	ldr	r2, [r3, #16]
 8002b1a:	0712      	lsls	r2, r2, #28
 8002b1c:	d50f      	bpl.n	8002b3e <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002b1e:	68da      	ldr	r2, [r3, #12]
 8002b20:	0710      	lsls	r0, r2, #28
 8002b22:	d50c      	bpl.n	8002b3e <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002b24:	f06f 0208 	mvn.w	r2, #8
 8002b28:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b2a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b2c:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b2e:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b30:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002b32:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b34:	d05a      	beq.n	8002bec <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b36:	f7ff ffc1 	bl	8002abc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b3e:	6823      	ldr	r3, [r4, #0]
 8002b40:	691a      	ldr	r2, [r3, #16]
 8002b42:	06d2      	lsls	r2, r2, #27
 8002b44:	d510      	bpl.n	8002b68 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002b46:	68da      	ldr	r2, [r3, #12]
 8002b48:	06d0      	lsls	r0, r2, #27
 8002b4a:	d50d      	bpl.n	8002b68 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002b4c:	f06f 0210 	mvn.w	r2, #16
 8002b50:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b52:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b54:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b56:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b5a:	7622      	strb	r2, [r4, #24]
        HAL_TIM_IC_CaptureCallback(htim);
 8002b5c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b5e:	d04b      	beq.n	8002bf8 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b60:	f7ff ffac 	bl	8002abc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b64:	2300      	movs	r3, #0
 8002b66:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b68:	6823      	ldr	r3, [r4, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	07d1      	lsls	r1, r2, #31
 8002b6e:	d508      	bpl.n	8002b82 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002b70:	68da      	ldr	r2, [r3, #12]
 8002b72:	07d2      	lsls	r2, r2, #31
 8002b74:	d505      	bpl.n	8002b82 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b76:	f06f 0201 	mvn.w	r2, #1
 8002b7a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b7c:	4620      	mov	r0, r4
 8002b7e:	f002 fdef 	bl	8005760 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b82:	6823      	ldr	r3, [r4, #0]
 8002b84:	691a      	ldr	r2, [r3, #16]
 8002b86:	0610      	lsls	r0, r2, #24
 8002b88:	d508      	bpl.n	8002b9c <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002b8a:	68da      	ldr	r2, [r3, #12]
 8002b8c:	0611      	lsls	r1, r2, #24
 8002b8e:	d505      	bpl.n	8002b9c <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b94:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002b96:	4620      	mov	r0, r4
 8002b98:	f000 f8d7 	bl	8002d4a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b9c:	6823      	ldr	r3, [r4, #0]
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	0652      	lsls	r2, r2, #25
 8002ba2:	d508      	bpl.n	8002bb6 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	0650      	lsls	r0, r2, #25
 8002ba8:	d505      	bpl.n	8002bb6 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002baa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002bae:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f7ff ff85 	bl	8002ac0 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	691a      	ldr	r2, [r3, #16]
 8002bba:	0691      	lsls	r1, r2, #26
 8002bbc:	d522      	bpl.n	8002c04 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002bbe:	68da      	ldr	r2, [r3, #12]
 8002bc0:	0692      	lsls	r2, r2, #26
 8002bc2:	d51f      	bpl.n	8002c04 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bc4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002bc8:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bca:	611a      	str	r2, [r3, #16]
}
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002bd0:	f000 b8ba 	b.w	8002d48 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bd4:	f7ff ff71 	bl	8002aba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bd8:	4620      	mov	r0, r4
 8002bda:	f7ff ff70 	bl	8002abe <HAL_TIM_PWM_PulseFinishedCallback>
 8002bde:	e783      	b.n	8002ae8 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002be0:	f7ff ff6b 	bl	8002aba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002be4:	4620      	mov	r0, r4
 8002be6:	f7ff ff6a 	bl	8002abe <HAL_TIM_PWM_PulseFinishedCallback>
 8002bea:	e792      	b.n	8002b12 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bec:	f7ff ff65 	bl	8002aba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002bf0:	4620      	mov	r0, r4
 8002bf2:	f7ff ff64 	bl	8002abe <HAL_TIM_PWM_PulseFinishedCallback>
 8002bf6:	e7a0      	b.n	8002b3a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bf8:	f7ff ff5f 	bl	8002aba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bfc:	4620      	mov	r0, r4
 8002bfe:	f7ff ff5e 	bl	8002abe <HAL_TIM_PWM_PulseFinishedCallback>
 8002c02:	e7af      	b.n	8002b64 <HAL_TIM_IRQHandler+0xa2>
 8002c04:	bd10      	pop	{r4, pc}
	...

08002c08 <TIM_Base_SetConfig>:
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002c08:	4a2e      	ldr	r2, [pc, #184]	; (8002cc4 <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8002c0a:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8002c0c:	4290      	cmp	r0, r2
 8002c0e:	d012      	beq.n	8002c36 <TIM_Base_SetConfig+0x2e>
 8002c10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c14:	d00f      	beq.n	8002c36 <TIM_Base_SetConfig+0x2e>
 8002c16:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002c1a:	4290      	cmp	r0, r2
 8002c1c:	d00b      	beq.n	8002c36 <TIM_Base_SetConfig+0x2e>
 8002c1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c22:	4290      	cmp	r0, r2
 8002c24:	d007      	beq.n	8002c36 <TIM_Base_SetConfig+0x2e>
 8002c26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c2a:	4290      	cmp	r0, r2
 8002c2c:	d003      	beq.n	8002c36 <TIM_Base_SetConfig+0x2e>
 8002c2e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002c32:	4290      	cmp	r0, r2
 8002c34:	d11d      	bne.n	8002c72 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8002c36:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c3c:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002c3e:	4a21      	ldr	r2, [pc, #132]	; (8002cc4 <TIM_Base_SetConfig+0xbc>)
 8002c40:	4290      	cmp	r0, r2
 8002c42:	d104      	bne.n	8002c4e <TIM_Base_SetConfig+0x46>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c44:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	e028      	b.n	8002ca0 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002c4e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c52:	d0f7      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c54:	4a1c      	ldr	r2, [pc, #112]	; (8002cc8 <TIM_Base_SetConfig+0xc0>)
 8002c56:	4290      	cmp	r0, r2
 8002c58:	d0f4      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c5e:	4290      	cmp	r0, r2
 8002c60:	d0f0      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c66:	4290      	cmp	r0, r2
 8002c68:	d0ec      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c6a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002c6e:	4290      	cmp	r0, r2
 8002c70:	d0e8      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c72:	4a16      	ldr	r2, [pc, #88]	; (8002ccc <TIM_Base_SetConfig+0xc4>)
 8002c74:	4290      	cmp	r0, r2
 8002c76:	d0e5      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c7c:	4290      	cmp	r0, r2
 8002c7e:	d0e1      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c84:	4290      	cmp	r0, r2
 8002c86:	d0dd      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c88:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8002c8c:	4290      	cmp	r0, r2
 8002c8e:	d0d9      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c94:	4290      	cmp	r0, r2
 8002c96:	d0d5      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
 8002c98:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c9c:	4290      	cmp	r0, r2
 8002c9e:	d0d1      	beq.n	8002c44 <TIM_Base_SetConfig+0x3c>
  TIMx->CR1 = tmpcr1;
 8002ca0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ca2:	688b      	ldr	r3, [r1, #8]
 8002ca4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002ca6:	680b      	ldr	r3, [r1, #0]
 8002ca8:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <TIM_Base_SetConfig+0xbc>)
 8002cac:	4298      	cmp	r0, r3
 8002cae:	d006      	beq.n	8002cbe <TIM_Base_SetConfig+0xb6>
 8002cb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cb4:	4298      	cmp	r0, r3
 8002cb6:	d002      	beq.n	8002cbe <TIM_Base_SetConfig+0xb6>
  TIMx->EGR = TIM_EGR_UG;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	6143      	str	r3, [r0, #20]
}
 8002cbc:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002cbe:	690b      	ldr	r3, [r1, #16]
 8002cc0:	6303      	str	r3, [r0, #48]	; 0x30
 8002cc2:	e7f9      	b.n	8002cb8 <TIM_Base_SetConfig+0xb0>
 8002cc4:	40010000 	.word	0x40010000
 8002cc8:	40000400 	.word	0x40000400
 8002ccc:	40014000 	.word	0x40014000

08002cd0 <HAL_TIM_Base_Init>:
{ 
 8002cd0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002cd2:	4604      	mov	r4, r0
 8002cd4:	b1a0      	cbz	r0, 8002d00 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002cd6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002cda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cde:	b91b      	cbnz	r3, 8002ce8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002ce0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8002ce4:	f003 f8e6 	bl	8005eb4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002ce8:	2302      	movs	r3, #2
 8002cea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002cee:	6820      	ldr	r0, [r4, #0]
 8002cf0:	1d21      	adds	r1, r4, #4
 8002cf2:	f7ff ff89 	bl	8002c08 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d00:	2001      	movs	r0, #1
}
 8002d02:	bd10      	pop	{r4, pc}

08002d04 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8002d04:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002d08:	2b01      	cmp	r3, #1
{
 8002d0a:	b510      	push	{r4, lr}
 8002d0c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002d10:	d018      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 8002d12:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d16:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002d18:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d1a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d1c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002d1e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002d22:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8002d24:	685a      	ldr	r2, [r3, #4]
 8002d26:	4322      	orrs	r2, r4
 8002d28:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d30:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8002d3e:	2300      	movs	r3, #0
 8002d40:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 8002d44:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 8002d46:	bd10      	pop	{r4, pc}

08002d48 <HAL_TIMEx_CommutationCallback>:
 8002d48:	4770      	bx	lr

08002d4a <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d4a:	4770      	bx	lr

08002d4c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d4c:	6803      	ldr	r3, [r0, #0]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d54:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d56:	695a      	ldr	r2, [r3, #20]
 8002d58:	f022 0201 	bic.w	r2, r2, #1
 8002d5c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d5e:	2320      	movs	r3, #32
 8002d60:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002d64:	4770      	bx	lr
	...

08002d68 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002d6c:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002d6e:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8002d70:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d72:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002d74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002d78:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002d7a:	6133      	str	r3, [r6, #16]
{
 8002d7c:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d7e:	6883      	ldr	r3, [r0, #8]
 8002d80:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8002d82:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d84:	4303      	orrs	r3, r0
 8002d86:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002d88:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d8c:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002d8e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d92:	430b      	orrs	r3, r1
 8002d94:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8002d96:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002d98:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002d9a:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002da0:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002da2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8002da6:	6173      	str	r3, [r6, #20]
 8002da8:	4b7a      	ldr	r3, [pc, #488]	; (8002f94 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002daa:	d17c      	bne.n	8002ea6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002dac:	429e      	cmp	r6, r3
 8002dae:	d003      	beq.n	8002db8 <UART_SetConfig+0x50>
 8002db0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002db4:	429e      	cmp	r6, r3
 8002db6:	d144      	bne.n	8002e42 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002db8:	f7fe fd08 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002dbc:	2519      	movs	r5, #25
 8002dbe:	fb05 f300 	mul.w	r3, r5, r0
 8002dc2:	6860      	ldr	r0, [r4, #4]
 8002dc4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002dc8:	0040      	lsls	r0, r0, #1
 8002dca:	fbb3 f3f0 	udiv	r3, r3, r0
 8002dce:	fbb3 f3f9 	udiv	r3, r3, r9
 8002dd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dd6:	f7fe fcf9 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002dda:	6863      	ldr	r3, [r4, #4]
 8002ddc:	4368      	muls	r0, r5
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	fbb0 f7f3 	udiv	r7, r0, r3
 8002de4:	f7fe fcf2 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002de8:	6863      	ldr	r3, [r4, #4]
 8002dea:	4368      	muls	r0, r5
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df2:	fbb3 f3f9 	udiv	r3, r3, r9
 8002df6:	fb09 7313 	mls	r3, r9, r3, r7
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	3332      	adds	r3, #50	; 0x32
 8002dfe:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002e08:	f7fe fce0 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002e0c:	6862      	ldr	r2, [r4, #4]
 8002e0e:	4368      	muls	r0, r5
 8002e10:	0052      	lsls	r2, r2, #1
 8002e12:	fbb0 faf2 	udiv	sl, r0, r2
 8002e16:	f7fe fcd9 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002e1a:	6863      	ldr	r3, [r4, #4]
 8002e1c:	4368      	muls	r0, r5
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e24:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e28:	fb09 a313 	mls	r3, r9, r3, sl
 8002e2c:	00db      	lsls	r3, r3, #3
 8002e2e:	3332      	adds	r3, #50	; 0x32
 8002e30:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002e3a:	443b      	add	r3, r7
 8002e3c:	60b3      	str	r3, [r6, #8]
 8002e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002e42:	f7fe fcb3 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002e46:	2519      	movs	r5, #25
 8002e48:	fb05 f300 	mul.w	r3, r5, r0
 8002e4c:	6860      	ldr	r0, [r4, #4]
 8002e4e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002e52:	0040      	lsls	r0, r0, #1
 8002e54:	fbb3 f3f0 	udiv	r3, r3, r0
 8002e58:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002e60:	f7fe fca4 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002e64:	6863      	ldr	r3, [r4, #4]
 8002e66:	4368      	muls	r0, r5
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	fbb0 f7f3 	udiv	r7, r0, r3
 8002e6e:	f7fe fc9d 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002e72:	6863      	ldr	r3, [r4, #4]
 8002e74:	4368      	muls	r0, r5
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e80:	fb09 7313 	mls	r3, r9, r3, r7
 8002e84:	00db      	lsls	r3, r3, #3
 8002e86:	3332      	adds	r3, #50	; 0x32
 8002e88:	fbb3 f3f9 	udiv	r3, r3, r9
 8002e8c:	005b      	lsls	r3, r3, #1
 8002e8e:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002e92:	f7fe fc8b 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002e96:	6862      	ldr	r2, [r4, #4]
 8002e98:	4368      	muls	r0, r5
 8002e9a:	0052      	lsls	r2, r2, #1
 8002e9c:	fbb0 faf2 	udiv	sl, r0, r2
 8002ea0:	f7fe fc84 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002ea4:	e7b9      	b.n	8002e1a <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ea6:	429e      	cmp	r6, r3
 8002ea8:	d002      	beq.n	8002eb0 <UART_SetConfig+0x148>
 8002eaa:	4b3b      	ldr	r3, [pc, #236]	; (8002f98 <UART_SetConfig+0x230>)
 8002eac:	429e      	cmp	r6, r3
 8002eae:	d140      	bne.n	8002f32 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002eb0:	f7fe fc8c 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002eb4:	6867      	ldr	r7, [r4, #4]
 8002eb6:	2519      	movs	r5, #25
 8002eb8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002ebc:	fb05 f300 	mul.w	r3, r5, r0
 8002ec0:	00bf      	lsls	r7, r7, #2
 8002ec2:	fbb3 f3f7 	udiv	r3, r3, r7
 8002ec6:	fbb3 f3f9 	udiv	r3, r3, r9
 8002eca:	011f      	lsls	r7, r3, #4
 8002ecc:	f7fe fc7e 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002ed0:	6863      	ldr	r3, [r4, #4]
 8002ed2:	4368      	muls	r0, r5
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	fbb0 f8f3 	udiv	r8, r0, r3
 8002eda:	f7fe fc77 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002ede:	6863      	ldr	r3, [r4, #4]
 8002ee0:	4368      	muls	r0, r5
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ee8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002eec:	fb09 8313 	mls	r3, r9, r3, r8
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	3332      	adds	r3, #50	; 0x32
 8002ef4:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ef8:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002efc:	f7fe fc66 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
 8002f00:	6862      	ldr	r2, [r4, #4]
 8002f02:	4368      	muls	r0, r5
 8002f04:	0092      	lsls	r2, r2, #2
 8002f06:	fbb0 faf2 	udiv	sl, r0, r2
 8002f0a:	f7fe fc5f 	bl	80017cc <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f0e:	6863      	ldr	r3, [r4, #4]
 8002f10:	4368      	muls	r0, r5
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f18:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f1c:	fb09 a313 	mls	r3, r9, r3, sl
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	3332      	adds	r3, #50	; 0x32
 8002f24:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f28:	f003 030f 	and.w	r3, r3, #15
 8002f2c:	ea43 0308 	orr.w	r3, r3, r8
 8002f30:	e783      	b.n	8002e3a <UART_SetConfig+0xd2>
 8002f32:	f7fe fc3b 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002f36:	6867      	ldr	r7, [r4, #4]
 8002f38:	2519      	movs	r5, #25
 8002f3a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f3e:	fb05 f300 	mul.w	r3, r5, r0
 8002f42:	00bf      	lsls	r7, r7, #2
 8002f44:	fbb3 f3f7 	udiv	r3, r3, r7
 8002f48:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f4c:	011f      	lsls	r7, r3, #4
 8002f4e:	f7fe fc2d 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002f52:	6863      	ldr	r3, [r4, #4]
 8002f54:	4368      	muls	r0, r5
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	fbb0 f8f3 	udiv	r8, r0, r3
 8002f5c:	f7fe fc26 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002f60:	6863      	ldr	r3, [r4, #4]
 8002f62:	4368      	muls	r0, r5
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f6a:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f6e:	fb09 8313 	mls	r3, r9, r3, r8
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	3332      	adds	r3, #50	; 0x32
 8002f76:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f7a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002f7e:	f7fe fc15 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002f82:	6862      	ldr	r2, [r4, #4]
 8002f84:	4368      	muls	r0, r5
 8002f86:	0092      	lsls	r2, r2, #2
 8002f88:	fbb0 faf2 	udiv	sl, r0, r2
 8002f8c:	f7fe fc0e 	bl	80017ac <HAL_RCC_GetPCLK1Freq>
 8002f90:	e7bd      	b.n	8002f0e <UART_SetConfig+0x1a6>
 8002f92:	bf00      	nop
 8002f94:	40011000 	.word	0x40011000
 8002f98:	40011400 	.word	0x40011400

08002f9c <HAL_UART_Init>:
{
 8002f9c:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	b340      	cbz	r0, 8002ff4 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002fa2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002fa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002faa:	b91b      	cbnz	r3, 8002fb4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002fac:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002fb0:	f002 ffb2 	bl	8005f18 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002fb4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002fb6:	2324      	movs	r3, #36	; 0x24
 8002fb8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002fbc:	68d3      	ldr	r3, [r2, #12]
 8002fbe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002fc2:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002fc4:	4620      	mov	r0, r4
 8002fc6:	f7ff fecf 	bl	8002d68 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	691a      	ldr	r2, [r3, #16]
 8002fce:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fd2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fd4:	695a      	ldr	r2, [r3, #20]
 8002fd6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fda:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002fdc:	68da      	ldr	r2, [r3, #12]
 8002fde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002fe2:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe4:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8002fe6:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe8:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002fea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002fee:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002ff2:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002ff4:	2001      	movs	r0, #1
}
 8002ff6:	bd10      	pop	{r4, pc}

08002ff8 <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 8002ff8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002ffc:	2b20      	cmp	r3, #32
 8002ffe:	d118      	bne.n	8003032 <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL ) || (Size == 0)) 
 8003000:	b1a9      	cbz	r1, 800302e <HAL_UART_Transmit_IT+0x36>
 8003002:	b1a2      	cbz	r2, 800302e <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 8003004:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003008:	2b01      	cmp	r3, #1
 800300a:	d012      	beq.n	8003032 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 800300c:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 800300e:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 8003010:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003012:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003014:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003016:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003018:	2221      	movs	r2, #33	; 0x21
 800301a:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800301e:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 8003020:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003024:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003028:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 800302a:	4618      	mov	r0, r3
 800302c:	4770      	bx	lr
      return HAL_ERROR;
 800302e:	2001      	movs	r0, #1
 8003030:	4770      	bx	lr
    return HAL_BUSY;   
 8003032:	2002      	movs	r0, #2
}
 8003034:	4770      	bx	lr

08003036 <HAL_UART_TxCpltCallback>:
 8003036:	4770      	bx	lr

08003038 <HAL_UART_RxCpltCallback>:
 8003038:	4770      	bx	lr

0800303a <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800303a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800303e:	2b22      	cmp	r3, #34	; 0x22
{
 8003040:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003042:	d132      	bne.n	80030aa <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003044:	6883      	ldr	r3, [r0, #8]
 8003046:	6901      	ldr	r1, [r0, #16]
 8003048:	6802      	ldr	r2, [r0, #0]
 800304a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800304e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003050:	d11f      	bne.n	8003092 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003052:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003054:	b9c9      	cbnz	r1, 800308a <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003056:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800305a:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800305e:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8003060:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8003062:	3c01      	subs	r4, #1
 8003064:	b2a4      	uxth	r4, r4
 8003066:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003068:	b96c      	cbnz	r4, 8003086 <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800306a:	6803      	ldr	r3, [r0, #0]
 800306c:	68da      	ldr	r2, [r3, #12]
 800306e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003072:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	f022 0201 	bic.w	r2, r2, #1
 800307a:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800307c:	2320      	movs	r3, #32
 800307e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003082:	f7ff ffd9 	bl	8003038 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8003086:	2000      	movs	r0, #0
}
 8003088:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800308a:	b2d2      	uxtb	r2, r2
 800308c:	f823 2b01 	strh.w	r2, [r3], #1
 8003090:	e7e5      	b.n	800305e <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003092:	b921      	cbnz	r1, 800309e <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003094:	1c59      	adds	r1, r3, #1
 8003096:	6852      	ldr	r2, [r2, #4]
 8003098:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800309a:	701a      	strb	r2, [r3, #0]
 800309c:	e7e0      	b.n	8003060 <UART_Receive_IT+0x26>
 800309e:	6852      	ldr	r2, [r2, #4]
 80030a0:	1c59      	adds	r1, r3, #1
 80030a2:	6281      	str	r1, [r0, #40]	; 0x28
 80030a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80030a8:	e7f7      	b.n	800309a <UART_Receive_IT+0x60>
    return HAL_BUSY;
 80030aa:	2002      	movs	r0, #2
 80030ac:	bd10      	pop	{r4, pc}

080030ae <HAL_UART_ErrorCallback>:
 80030ae:	4770      	bx	lr

080030b0 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030b0:	6803      	ldr	r3, [r0, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030b4:	68d9      	ldr	r1, [r3, #12]
{
 80030b6:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 80030b8:	0716      	lsls	r6, r2, #28
{
 80030ba:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030bc:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80030be:	d107      	bne.n	80030d0 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80030c0:	0696      	lsls	r6, r2, #26
 80030c2:	d55a      	bpl.n	800317a <HAL_UART_IRQHandler+0xca>
 80030c4:	068d      	lsls	r5, r1, #26
 80030c6:	d558      	bpl.n	800317a <HAL_UART_IRQHandler+0xca>
}
 80030c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80030cc:	f7ff bfb5 	b.w	800303a <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80030d0:	f015 0501 	ands.w	r5, r5, #1
 80030d4:	d102      	bne.n	80030dc <HAL_UART_IRQHandler+0x2c>
 80030d6:	f411 7f90 	tst.w	r1, #288	; 0x120
 80030da:	d04e      	beq.n	800317a <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80030dc:	07d3      	lsls	r3, r2, #31
 80030de:	d505      	bpl.n	80030ec <HAL_UART_IRQHandler+0x3c>
 80030e0:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80030e2:	bf42      	ittt	mi
 80030e4:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80030e6:	f043 0301 	orrmi.w	r3, r3, #1
 80030ea:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030ec:	0750      	lsls	r0, r2, #29
 80030ee:	d504      	bpl.n	80030fa <HAL_UART_IRQHandler+0x4a>
 80030f0:	b11d      	cbz	r5, 80030fa <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80030f2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80030f4:	f043 0302 	orr.w	r3, r3, #2
 80030f8:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80030fa:	0793      	lsls	r3, r2, #30
 80030fc:	d504      	bpl.n	8003108 <HAL_UART_IRQHandler+0x58>
 80030fe:	b11d      	cbz	r5, 8003108 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003100:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003102:	f043 0304 	orr.w	r3, r3, #4
 8003106:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003108:	0716      	lsls	r6, r2, #28
 800310a:	d504      	bpl.n	8003116 <HAL_UART_IRQHandler+0x66>
 800310c:	b11d      	cbz	r5, 8003116 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800310e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003110:	f043 0308 	orr.w	r3, r3, #8
 8003114:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003116:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003118:	2b00      	cmp	r3, #0
 800311a:	d066      	beq.n	80031ea <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800311c:	0695      	lsls	r5, r2, #26
 800311e:	d504      	bpl.n	800312a <HAL_UART_IRQHandler+0x7a>
 8003120:	0688      	lsls	r0, r1, #26
 8003122:	d502      	bpl.n	800312a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003124:	4620      	mov	r0, r4
 8003126:	f7ff ff88 	bl	800303a <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800312a:	6823      	ldr	r3, [r4, #0]
 800312c:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800312e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003130:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8003132:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003134:	d402      	bmi.n	800313c <HAL_UART_IRQHandler+0x8c>
 8003136:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800313a:	d01a      	beq.n	8003172 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800313c:	f7ff fe06 	bl	8002d4c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003140:	6823      	ldr	r3, [r4, #0]
 8003142:	695a      	ldr	r2, [r3, #20]
 8003144:	0652      	lsls	r2, r2, #25
 8003146:	d510      	bpl.n	800316a <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003148:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800314a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800314c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003150:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8003152:	b150      	cbz	r0, 800316a <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <HAL_UART_IRQHandler+0x13c>)
 8003156:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003158:	f7fe f8d8 	bl	800130c <HAL_DMA_Abort_IT>
 800315c:	2800      	cmp	r0, #0
 800315e:	d044      	beq.n	80031ea <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003160:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003162:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003166:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003168:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 800316a:	4620      	mov	r0, r4
 800316c:	f7ff ff9f 	bl	80030ae <HAL_UART_ErrorCallback>
 8003170:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003172:	f7ff ff9c 	bl	80030ae <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003176:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003178:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800317a:	0616      	lsls	r6, r2, #24
 800317c:	d527      	bpl.n	80031ce <HAL_UART_IRQHandler+0x11e>
 800317e:	060d      	lsls	r5, r1, #24
 8003180:	d525      	bpl.n	80031ce <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003182:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003186:	2a21      	cmp	r2, #33	; 0x21
 8003188:	d12f      	bne.n	80031ea <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800318a:	68a2      	ldr	r2, [r4, #8]
 800318c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003190:	6a22      	ldr	r2, [r4, #32]
 8003192:	d117      	bne.n	80031c4 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003194:	8811      	ldrh	r1, [r2, #0]
 8003196:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800319a:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800319c:	6921      	ldr	r1, [r4, #16]
 800319e:	b979      	cbnz	r1, 80031c0 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80031a0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80031a2:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80031a4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80031a6:	3a01      	subs	r2, #1
 80031a8:	b292      	uxth	r2, r2
 80031aa:	84e2      	strh	r2, [r4, #38]	; 0x26
 80031ac:	b9ea      	cbnz	r2, 80031ea <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80031ae:	68da      	ldr	r2, [r3, #12]
 80031b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031b4:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80031bc:	60da      	str	r2, [r3, #12]
 80031be:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80031c0:	3201      	adds	r2, #1
 80031c2:	e7ee      	b.n	80031a2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80031c4:	1c51      	adds	r1, r2, #1
 80031c6:	6221      	str	r1, [r4, #32]
 80031c8:	7812      	ldrb	r2, [r2, #0]
 80031ca:	605a      	str	r2, [r3, #4]
 80031cc:	e7ea      	b.n	80031a4 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031ce:	0650      	lsls	r0, r2, #25
 80031d0:	d50b      	bpl.n	80031ea <HAL_UART_IRQHandler+0x13a>
 80031d2:	064a      	lsls	r2, r1, #25
 80031d4:	d509      	bpl.n	80031ea <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031d6:	68da      	ldr	r2, [r3, #12]
 80031d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031dc:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80031de:	2320      	movs	r3, #32
 80031e0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80031e4:	4620      	mov	r0, r4
 80031e6:	f7ff ff26 	bl	8003036 <HAL_UART_TxCpltCallback>
 80031ea:	bd70      	pop	{r4, r5, r6, pc}
 80031ec:	080031f1 	.word	0x080031f1

080031f0 <UART_DMAAbortOnError>:
{
 80031f0:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031f2:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80031f4:	2300      	movs	r3, #0
 80031f6:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80031f8:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80031fa:	f7ff ff58 	bl	80030ae <HAL_UART_ErrorCallback>
 80031fe:	bd08      	pop	{r3, pc}

08003200 <FMC_SDRAM_Init>:
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8003200:	680b      	ldr	r3, [r1, #0]
 8003202:	684a      	ldr	r2, [r1, #4]
 8003204:	f8d1 c010 	ldr.w	ip, [r1, #16]
 8003208:	2b01      	cmp	r3, #1
{
 800320a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800320e:	6803      	ldr	r3, [r0, #0]
 8003210:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8003214:	f8d1 800c 	ldr.w	r8, [r1, #12]
 8003218:	694d      	ldr	r5, [r1, #20]
 800321a:	698c      	ldr	r4, [r1, #24]
 800321c:	f8d1 e01c 	ldr.w	lr, [r1, #28]
 8003220:	6a0f      	ldr	r7, [r1, #32]
 8003222:	6a4e      	ldr	r6, [r1, #36]	; 0x24
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8003224:	d014      	beq.n	8003250 <FMC_SDRAM_Init+0x50>
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003226:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800322a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800322e:	431a      	orrs	r2, r3
 8003230:	ea42 0209 	orr.w	r2, r2, r9
 8003234:	ea42 0208 	orr.w	r2, r2, r8
 8003238:	ea42 030c 	orr.w	r3, r2, ip
 800323c:	432b      	orrs	r3, r5
 800323e:	4323      	orrs	r3, r4
 8003240:	ea43 030e 	orr.w	r3, r3, lr
 8003244:	433b      	orrs	r3, r7
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003246:	4333      	orrs	r3, r6
                                               Init->WriteProtection    |\
                                               Init->SDClockPeriod      |\
                                               Init->ReadBurst          |\
                                               Init->ReadPipeDelay
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003248:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 800324a:	2000      	movs	r0, #0
 800324c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8003250:	6841      	ldr	r1, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8003252:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8003256:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800325a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800325e:	430a      	orrs	r2, r1
 8003260:	ea43 030e 	orr.w	r3, r3, lr
 8003264:	ea42 0209 	orr.w	r2, r2, r9
 8003268:	433b      	orrs	r3, r7
 800326a:	ea42 0208 	orr.w	r2, r2, r8
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 800326e:	431e      	orrs	r6, r3
 8003270:	ea42 030c 	orr.w	r3, r2, ip
 8003274:	432b      	orrs	r3, r5
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8003276:	4323      	orrs	r3, r4
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8003278:	6006      	str	r6, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 800327a:	6043      	str	r3, [r0, #4]
 800327c:	e7e5      	b.n	800324a <FMC_SDRAM_Init+0x4a>

0800327e <FMC_SDRAM_Timing_Init>:
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 800327e:	2a01      	cmp	r2, #1
{
 8003280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003282:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8003286:	688f      	ldr	r7, [r1, #8]
 8003288:	690d      	ldr	r5, [r1, #16]
 800328a:	694e      	ldr	r6, [r1, #20]
 800328c:	e891 4008 	ldmia.w	r1, {r3, lr}
 8003290:	6989      	ldr	r1, [r1, #24]
  if (Bank != FMC_SDRAM_BANK2) 
 8003292:	d01b      	beq.n	80032cc <FMC_SDRAM_Timing_Init+0x4e>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8003294:	6882      	ldr	r2, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8003296:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 800329a:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 800329e:	3b01      	subs	r3, #1
 80032a0:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 80032a4:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 80032a6:	1e7b      	subs	r3, r7, #1
 80032a8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 80032ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 80032b0:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 80032b4:	3d01      	subs	r5, #1
 80032b6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RPDelay)-1U) << 20U)             |\
 80032ba:	3e01      	subs	r6, #1
 80032bc:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
                       (((Timing->RCDDelay)-1U) << 24U));
 80032c0:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 80032c2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80032c6:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 80032c8:	2000      	movs	r0, #0
 80032ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80032cc:	6884      	ldr	r4, [r0, #8]
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80032ce:	68c2      	ldr	r2, [r0, #12]
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80032d0:	f10e 3eff 	add.w	lr, lr, #4294967295
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80032d4:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80032d8:	3b01      	subs	r3, #1
 80032da:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
 80032de:	431a      	orrs	r2, r3
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80032e0:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80032e4:	1e7b      	subs	r3, r7, #1
 80032e6:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80032ea:	f10c 3cff 	add.w	ip, ip, #4294967295
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 80032ee:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80032f2:	1e6b      	subs	r3, r5, #1
 80032f4:	ea44 340c 	orr.w	r4, r4, ip, lsl #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80032f8:	3e01      	subs	r6, #1
 80032fa:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80032fe:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8003300:	ea44 5606 	orr.w	r6, r4, r6, lsl #20
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8003304:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8003308:	6086      	str	r6, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 800330a:	60c3      	str	r3, [r0, #12]
 800330c:	e7dc      	b.n	80032c8 <FMC_SDRAM_Timing_Init+0x4a>
	...

08003310 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003310:	4b11      	ldr	r3, [pc, #68]	; (8003358 <SDMMC_GetCmdResp2+0x48>)
 8003312:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	fbb3 f2f2 	udiv	r2, r3, r2
 800331c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003320:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003322:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003326:	d314      	bcc.n	8003352 <SDMMC_GetCmdResp2+0x42>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003328:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800332a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800332e:	d0f8      	beq.n	8003322 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003330:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003332:	075b      	lsls	r3, r3, #29
 8003334:	d503      	bpl.n	800333e <SDMMC_GetCmdResp2+0x2e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003336:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003338:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 800333a:	4618      	mov	r0, r3
 800333c:	4770      	bx	lr
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800333e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003340:	f013 0301 	ands.w	r3, r3, #1
 8003344:	d001      	beq.n	800334a <SDMMC_GetCmdResp2+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003346:	2301      	movs	r3, #1
 8003348:	e7f6      	b.n	8003338 <SDMMC_GetCmdResp2+0x28>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800334a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800334e:	6382      	str	r2, [r0, #56]	; 0x38
 8003350:	e7f3      	b.n	800333a <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003352:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003356:	e7f0      	b.n	800333a <SDMMC_GetCmdResp2+0x2a>
 8003358:	20000068 	.word	0x20000068

0800335c <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800335c:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <SDMMC_GetCmdResp3+0x3c>)
 800335e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	fbb3 f2f2 	udiv	r2, r3, r2
 8003368:	f241 3388 	movw	r3, #5000	; 0x1388
 800336c:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 800336e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003372:	d30e      	bcc.n	8003392 <SDMMC_GetCmdResp3+0x36>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003374:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003376:	f012 0f45 	tst.w	r2, #69	; 0x45
 800337a:	d0f8      	beq.n	800336e <SDMMC_GetCmdResp3+0x12>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800337c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800337e:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003382:	bf15      	itete	ne
 8003384:	2304      	movne	r3, #4
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003386:	f240 52ff 	movweq	r2, #1535	; 0x5ff
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800338a:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 800338c:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800338e:	4618      	mov	r0, r3
 8003390:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003392:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003396:	4770      	bx	lr
 8003398:	20000068 	.word	0x20000068

0800339c <SDIO_Init>:
{
 800339c:	b084      	sub	sp, #16
 800339e:	b510      	push	{r4, lr}
 80033a0:	ac03      	add	r4, sp, #12
 80033a2:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 80033a6:	9904      	ldr	r1, [sp, #16]
 80033a8:	9b03      	ldr	r3, [sp, #12]
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80033aa:	6842      	ldr	r2, [r0, #4]
  tmpreg |= (Init.ClockEdge           |\
 80033ac:	430b      	orrs	r3, r1
             Init.ClockBypass         |\
 80033ae:	9905      	ldr	r1, [sp, #20]
 80033b0:	430b      	orrs	r3, r1
             Init.ClockPowerSave      |\
 80033b2:	9906      	ldr	r1, [sp, #24]
 80033b4:	430b      	orrs	r3, r1
             Init.BusWide             |\
 80033b6:	9907      	ldr	r1, [sp, #28]
 80033b8:	430b      	orrs	r3, r1
             Init.HardwareFlowControl |\
 80033ba:	9908      	ldr	r1, [sp, #32]
}
 80033bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80033c0:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
             Init.HardwareFlowControl |\
 80033c4:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80033c6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80033ca:	4313      	orrs	r3, r2
 80033cc:	6043      	str	r3, [r0, #4]
}
 80033ce:	b004      	add	sp, #16
 80033d0:	2000      	movs	r0, #0
 80033d2:	4770      	bx	lr

080033d4 <SDIO_ReadFIFO>:
 80033d4:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 80033d8:	4770      	bx	lr

080033da <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 80033da:	680b      	ldr	r3, [r1, #0]
 80033dc:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 80033e0:	2000      	movs	r0, #0
 80033e2:	4770      	bx	lr

080033e4 <SDIO_PowerState_ON>:
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80033e4:	2303      	movs	r3, #3
 80033e6:	6003      	str	r3, [r0, #0]
}
 80033e8:	2000      	movs	r0, #0
 80033ea:	4770      	bx	lr

080033ec <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80033ec:	6800      	ldr	r0, [r0, #0]
}
 80033ee:	f000 0003 	and.w	r0, r0, #3
 80033f2:	4770      	bx	lr

080033f4 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 80033f4:	680b      	ldr	r3, [r1, #0]
{
 80033f6:	b510      	push	{r4, lr}
  SDIOx->ARG = Command->Argument;
 80033f8:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80033fa:	688c      	ldr	r4, [r1, #8]
 80033fc:	684b      	ldr	r3, [r1, #4]
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80033fe:	68c2      	ldr	r2, [r0, #12]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8003400:	4323      	orrs	r3, r4
                       Command->Response         |\
 8003402:	68cc      	ldr	r4, [r1, #12]
                       Command->WaitForInterrupt |\
 8003404:	6909      	ldr	r1, [r1, #16]
                       Command->Response         |\
 8003406:	4323      	orrs	r3, r4
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8003408:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
                       Command->WaitForInterrupt |\
 800340c:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800340e:	f022 020f 	bic.w	r2, r2, #15
 8003412:	4313      	orrs	r3, r2
 8003414:	60c3      	str	r3, [r0, #12]
}
 8003416:	2000      	movs	r0, #0
 8003418:	bd10      	pop	{r4, pc}

0800341a <SDIO_GetResponse>:
{
 800341a:	b082      	sub	sp, #8
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 800341c:	3014      	adds	r0, #20
 800341e:	4401      	add	r1, r0
  __IO uint32_t tmp = 0U;
 8003420:	2300      	movs	r3, #0
 8003422:	9301      	str	r3, [sp, #4]
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8003424:	9101      	str	r1, [sp, #4]
  return (*(__IO uint32_t *) tmp);
 8003426:	9b01      	ldr	r3, [sp, #4]
 8003428:	6818      	ldr	r0, [r3, #0]
}  
 800342a:	b002      	add	sp, #8
 800342c:	4770      	bx	lr
	...

08003430 <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003430:	4b45      	ldr	r3, [pc, #276]	; (8003548 <SDMMC_GetCmdResp1+0x118>)
{
 8003432:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 800343a:	fbb3 f3f4 	udiv	r3, r3, r4
 800343e:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003440:	2a00      	cmp	r2, #0
 8003442:	d04a      	beq.n	80034da <SDMMC_GetCmdResp1+0xaa>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003444:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003446:	f013 0f45 	tst.w	r3, #69	; 0x45
 800344a:	f102 32ff 	add.w	r2, r2, #4294967295
 800344e:	d0f7      	beq.n	8003440 <SDMMC_GetCmdResp1+0x10>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003450:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003452:	075c      	lsls	r4, r3, #29
 8003454:	d503      	bpl.n	800345e <SDMMC_GetCmdResp1+0x2e>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8003456:	2304      	movs	r3, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003458:	6383      	str	r3, [r0, #56]	; 0x38
}
 800345a:	4618      	mov	r0, r3
 800345c:	bd10      	pop	{r4, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800345e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003460:	f013 0301 	ands.w	r3, r3, #1
 8003464:	d001      	beq.n	800346a <SDMMC_GetCmdResp1+0x3a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8003466:	2301      	movs	r3, #1
 8003468:	e7f6      	b.n	8003458 <SDMMC_GetCmdResp1+0x28>
  return (uint8_t)(SDIOx->RESPCMD);
 800346a:	6902      	ldr	r2, [r0, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	4291      	cmp	r1, r2
 8003470:	d136      	bne.n	80034e0 <SDMMC_GetCmdResp1+0xb0>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003472:	f240 52ff 	movw	r2, #1535	; 0x5ff
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003476:	4619      	mov	r1, r3
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003478:	6382      	str	r2, [r0, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800347a:	f7ff ffce 	bl	800341a <SDIO_GetResponse>
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800347e:	4b33      	ldr	r3, [pc, #204]	; (800354c <SDMMC_GetCmdResp1+0x11c>)
 8003480:	4003      	ands	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0e9      	beq.n	800345a <SDMMC_GetCmdResp1+0x2a>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003486:	2800      	cmp	r0, #0
 8003488:	db2c      	blt.n	80034e4 <SDMMC_GetCmdResp1+0xb4>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800348a:	0042      	lsls	r2, r0, #1
 800348c:	d42d      	bmi.n	80034ea <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800348e:	0084      	lsls	r4, r0, #2
 8003490:	d42d      	bmi.n	80034ee <SDMMC_GetCmdResp1+0xbe>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8003492:	00c1      	lsls	r1, r0, #3
 8003494:	d42d      	bmi.n	80034f2 <SDMMC_GetCmdResp1+0xc2>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8003496:	0102      	lsls	r2, r0, #4
 8003498:	d42e      	bmi.n	80034f8 <SDMMC_GetCmdResp1+0xc8>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800349a:	0144      	lsls	r4, r0, #5
 800349c:	d42f      	bmi.n	80034fe <SDMMC_GetCmdResp1+0xce>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800349e:	01c1      	lsls	r1, r0, #7
 80034a0:	d430      	bmi.n	8003504 <SDMMC_GetCmdResp1+0xd4>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80034a2:	0202      	lsls	r2, r0, #8
 80034a4:	d431      	bmi.n	800350a <SDMMC_GetCmdResp1+0xda>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80034a6:	0244      	lsls	r4, r0, #9
 80034a8:	d432      	bmi.n	8003510 <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80034aa:	0281      	lsls	r1, r0, #10
 80034ac:	d433      	bmi.n	8003516 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80034ae:	02c2      	lsls	r2, r0, #11
 80034b0:	d434      	bmi.n	800351c <SDMMC_GetCmdResp1+0xec>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80034b2:	0344      	lsls	r4, r0, #13
 80034b4:	d435      	bmi.n	8003522 <SDMMC_GetCmdResp1+0xf2>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80034b6:	0381      	lsls	r1, r0, #14
 80034b8:	d436      	bmi.n	8003528 <SDMMC_GetCmdResp1+0xf8>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80034ba:	03c2      	lsls	r2, r0, #15
 80034bc:	d437      	bmi.n	800352e <SDMMC_GetCmdResp1+0xfe>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80034be:	0404      	lsls	r4, r0, #16
 80034c0:	d438      	bmi.n	8003534 <SDMMC_GetCmdResp1+0x104>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80034c2:	0441      	lsls	r1, r0, #17
 80034c4:	d439      	bmi.n	800353a <SDMMC_GetCmdResp1+0x10a>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80034c6:	0482      	lsls	r2, r0, #18
 80034c8:	d43a      	bmi.n	8003540 <SDMMC_GetCmdResp1+0x110>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80034ca:	f010 0f08 	tst.w	r0, #8
 80034ce:	bf14      	ite	ne
 80034d0:	f44f 0300 	movne.w	r3, #8388608	; 0x800000
 80034d4:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
 80034d8:	e7bf      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80034da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80034de:	e7bc      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e7ba      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80034e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034e8:	e7b7      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80034ea:	2340      	movs	r3, #64	; 0x40
 80034ec:	e7b5      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80034ee:	2380      	movs	r3, #128	; 0x80
 80034f0:	e7b3      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80034f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034f6:	e7b0      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80034f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80034fc:	e7ad      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80034fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003502:	e7aa      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8003504:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003508:	e7a7      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_COM_CRC_FAILED;
 800350a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800350e:	e7a4      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003510:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003514:	e7a1      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8003516:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800351a:	e79e      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CC_ERR;
 800351c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003520:	e79b      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8003522:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003526:	e798      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003528:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800352c:	e795      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800352e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003532:	e792      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003534:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003538:	e78f      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800353a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800353e:	e78c      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
    return SDMMC_ERROR_ERASE_RESET;
 8003540:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003544:	e789      	b.n	800345a <SDMMC_GetCmdResp1+0x2a>
 8003546:	bf00      	nop
 8003548:	20000068 	.word	0x20000068
 800354c:	fdffe008 	.word	0xfdffe008

08003550 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8003550:	680b      	ldr	r3, [r1, #0]
{
 8003552:	b510      	push	{r4, lr}
  SDIOx->DTIMER = Data->DataTimeOut;
 8003554:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8003556:	684b      	ldr	r3, [r1, #4]
 8003558:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800355a:	68cc      	ldr	r4, [r1, #12]
 800355c:	688b      	ldr	r3, [r1, #8]
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800355e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8003560:	4323      	orrs	r3, r4
                       Data->TransferDir   |\
 8003562:	690c      	ldr	r4, [r1, #16]
                       Data->TransferMode  |\
 8003564:	6949      	ldr	r1, [r1, #20]
                       Data->TransferDir   |\
 8003566:	4323      	orrs	r3, r4
                       Data->TransferMode  |\
 8003568:	430b      	orrs	r3, r1
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800356a:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 800356e:	4313      	orrs	r3, r2
 8003570:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8003572:	2000      	movs	r0, #0
 8003574:	bd10      	pop	{r4, pc}

08003576 <SDMMC_CmdBlockLength>:
{
 8003576:	b530      	push	{r4, r5, lr}
 8003578:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800357a:	2340      	movs	r3, #64	; 0x40
 800357c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800357e:	2300      	movs	r3, #0
{
 8003580:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8003582:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003584:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003586:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003588:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800358a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800358e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8003590:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003592:	f7ff ff2f 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8003596:	f241 3288 	movw	r2, #5000	; 0x1388
 800359a:	4621      	mov	r1, r4
 800359c:	4628      	mov	r0, r5
 800359e:	f7ff ff47 	bl	8003430 <SDMMC_GetCmdResp1>
}
 80035a2:	b007      	add	sp, #28
 80035a4:	bd30      	pop	{r4, r5, pc}

080035a6 <SDMMC_CmdReadSingleBlock>:
{
 80035a6:	b530      	push	{r4, r5, lr}
 80035a8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80035aa:	2340      	movs	r3, #64	; 0x40
 80035ac:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80035ae:	2300      	movs	r3, #0
{
 80035b0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80035b2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80035b4:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80035b6:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80035b8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80035ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035be:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80035c0:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80035c2:	f7ff ff17 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80035c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ca:	4621      	mov	r1, r4
 80035cc:	4628      	mov	r0, r5
 80035ce:	f7ff ff2f 	bl	8003430 <SDMMC_GetCmdResp1>
}
 80035d2:	b007      	add	sp, #28
 80035d4:	bd30      	pop	{r4, r5, pc}

080035d6 <SDMMC_CmdReadMultiBlock>:
{
 80035d6:	b530      	push	{r4, r5, lr}
 80035d8:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80035da:	2340      	movs	r3, #64	; 0x40
 80035dc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80035de:	2300      	movs	r3, #0
{
 80035e0:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80035e2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80035e4:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80035e6:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80035e8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80035ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035ee:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80035f0:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80035f2:	f7ff feff 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80035f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035fa:	4621      	mov	r1, r4
 80035fc:	4628      	mov	r0, r5
 80035fe:	f7ff ff17 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003602:	b007      	add	sp, #28
 8003604:	bd30      	pop	{r4, r5, pc}

08003606 <SDMMC_CmdWriteSingleBlock>:
{
 8003606:	b530      	push	{r4, r5, lr}
 8003608:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800360a:	2340      	movs	r3, #64	; 0x40
 800360c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800360e:	2300      	movs	r3, #0
{
 8003610:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003612:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003614:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003616:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003618:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800361a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800361e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8003620:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003622:	f7ff fee7 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8003626:	f241 3288 	movw	r2, #5000	; 0x1388
 800362a:	4621      	mov	r1, r4
 800362c:	4628      	mov	r0, r5
 800362e:	f7ff feff 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003632:	b007      	add	sp, #28
 8003634:	bd30      	pop	{r4, r5, pc}

08003636 <SDMMC_CmdWriteMultiBlock>:
{
 8003636:	b530      	push	{r4, r5, lr}
 8003638:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800363a:	2340      	movs	r3, #64	; 0x40
 800363c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800363e:	2300      	movs	r3, #0
{
 8003640:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8003642:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003644:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003646:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003648:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800364a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800364e:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8003650:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003652:	f7ff fecf 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8003656:	f241 3288 	movw	r2, #5000	; 0x1388
 800365a:	4621      	mov	r1, r4
 800365c:	4628      	mov	r0, r5
 800365e:	f7ff fee7 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003662:	b007      	add	sp, #28
 8003664:	bd30      	pop	{r4, r5, pc}
	...

08003668 <SDMMC_CmdStopTransfer>:
{
 8003668:	b530      	push	{r4, r5, lr}
 800366a:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 800366c:	2300      	movs	r3, #0
{
 800366e:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 8003670:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003672:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003674:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003676:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003678:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800367a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800367e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003680:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003682:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003684:	f7ff feb6 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8003688:	4a03      	ldr	r2, [pc, #12]	; (8003698 <SDMMC_CmdStopTransfer+0x30>)
 800368a:	4621      	mov	r1, r4
 800368c:	4628      	mov	r0, r5
 800368e:	f7ff fecf 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003692:	b007      	add	sp, #28
 8003694:	bd30      	pop	{r4, r5, pc}
 8003696:	bf00      	nop
 8003698:	05f5e100 	.word	0x05f5e100

0800369c <SDMMC_CmdSelDesel>:
{
 800369c:	b530      	push	{r4, r5, lr}
 800369e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80036a0:	2340      	movs	r3, #64	; 0x40
 80036a2:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80036a4:	2300      	movs	r3, #0
{
 80036a6:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80036a8:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80036aa:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80036ac:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80036ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80036b2:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80036b4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80036b6:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80036b8:	f7ff fe9c 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80036bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c0:	4621      	mov	r1, r4
 80036c2:	4628      	mov	r0, r5
 80036c4:	f7ff feb4 	bl	8003430 <SDMMC_GetCmdResp1>
}
 80036c8:	b007      	add	sp, #28
 80036ca:	bd30      	pop	{r4, r5, pc}

080036cc <SDMMC_CmdGoIdleState>:
{
 80036cc:	b510      	push	{r4, lr}
 80036ce:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80036d4:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80036d6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80036d8:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80036da:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80036dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036e0:	9305      	str	r3, [sp, #20]
{
 80036e2:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80036e4:	f7ff fe86 	bl	80033f4 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80036e8:	4b0b      	ldr	r3, [pc, #44]	; (8003718 <SDMMC_CmdGoIdleState+0x4c>)
 80036ea:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	fbb3 f2f2 	udiv	r2, r3, r2
 80036f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80036f8:	4353      	muls	r3, r2
    if (count-- == 0U)
 80036fa:	f113 33ff 	adds.w	r3, r3, #4294967295
 80036fe:	d308      	bcc.n	8003712 <SDMMC_CmdGoIdleState+0x46>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8003700:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003702:	0612      	lsls	r2, r2, #24
 8003704:	d5f9      	bpl.n	80036fa <SDMMC_CmdGoIdleState+0x2e>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8003706:	f240 53ff 	movw	r3, #1535	; 0x5ff
 800370a:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800370c:	2000      	movs	r0, #0
}
 800370e:	b006      	add	sp, #24
 8003710:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003712:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8003716:	e7fa      	b.n	800370e <SDMMC_CmdGoIdleState+0x42>
 8003718:	20000068 	.word	0x20000068

0800371c <SDMMC_CmdOperCond>:
{
 800371c:	b510      	push	{r4, lr}
 800371e:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8003720:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8003724:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8003726:	2308      	movs	r3, #8
 8003728:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800372a:	2340      	movs	r3, #64	; 0x40
 800372c:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800372e:	2300      	movs	r3, #0
 8003730:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003732:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003734:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003738:	9305      	str	r3, [sp, #20]
{
 800373a:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800373c:	f7ff fe5a 	bl	80033f4 <SDIO_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003740:	4b11      	ldr	r3, [pc, #68]	; (8003788 <SDMMC_CmdOperCond+0x6c>)
 8003742:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	fbb3 f2f2 	udiv	r2, r3, r2
 800374c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003750:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003752:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003756:	d314      	bcc.n	8003782 <SDMMC_CmdOperCond+0x66>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8003758:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800375a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800375e:	d0f8      	beq.n	8003752 <SDMMC_CmdOperCond+0x36>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003760:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003762:	f012 0204 	ands.w	r2, r2, #4
 8003766:	d004      	beq.n	8003772 <SDMMC_CmdOperCond+0x56>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8003768:	2340      	movs	r3, #64	; 0x40
 800376a:	63a3      	str	r3, [r4, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800376c:	2004      	movs	r0, #4
}
 800376e:	b006      	add	sp, #24
 8003770:	bd10      	pop	{r4, pc}
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8003772:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003774:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8003778:	d0f9      	beq.n	800376e <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800377a:	2340      	movs	r3, #64	; 0x40
 800377c:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800377e:	4610      	mov	r0, r2
 8003780:	e7f5      	b.n	800376e <SDMMC_CmdOperCond+0x52>
      return SDMMC_ERROR_TIMEOUT;
 8003782:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003786:	e7f2      	b.n	800376e <SDMMC_CmdOperCond+0x52>
 8003788:	20000068 	.word	0x20000068

0800378c <SDMMC_CmdAppCommand>:
{
 800378c:	b530      	push	{r4, r5, lr}
 800378e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003790:	2340      	movs	r3, #64	; 0x40
 8003792:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003794:	2300      	movs	r3, #0
{
 8003796:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003798:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800379a:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800379c:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800379e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80037a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037a4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80037a6:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80037a8:	f7ff fe24 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80037ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b0:	4621      	mov	r1, r4
 80037b2:	4628      	mov	r0, r5
 80037b4:	f7ff fe3c 	bl	8003430 <SDMMC_GetCmdResp1>
}
 80037b8:	b007      	add	sp, #28
 80037ba:	bd30      	pop	{r4, r5, pc}

080037bc <SDMMC_CmdAppOperCommand>:
{
 80037bc:	b510      	push	{r4, lr}
 80037be:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80037c0:	2329      	movs	r3, #41	; 0x29
 80037c2:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80037c4:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80037c8:	2340      	movs	r3, #64	; 0x40
 80037ca:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80037cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80037d0:	2300      	movs	r3, #0
{
 80037d2:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80037d4:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80037d6:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80037d8:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80037da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037de:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80037e0:	f7ff fe08 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80037e4:	4620      	mov	r0, r4
 80037e6:	f7ff fdb9 	bl	800335c <SDMMC_GetCmdResp3>
}
 80037ea:	b006      	add	sp, #24
 80037ec:	bd10      	pop	{r4, pc}

080037ee <SDMMC_CmdSendSCR>:
{
 80037ee:	b530      	push	{r4, r5, lr}
 80037f0:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 80037f2:	2300      	movs	r3, #0
{
 80037f4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0U;
 80037f6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80037f8:	2433      	movs	r4, #51	; 0x33
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80037fa:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80037fc:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80037fe:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003800:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003804:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003806:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8003808:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800380a:	f7ff fdf3 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4621      	mov	r1, r4
 8003814:	4628      	mov	r0, r5
 8003816:	f7ff fe0b 	bl	8003430 <SDMMC_GetCmdResp1>
}
 800381a:	b007      	add	sp, #28
 800381c:	bd30      	pop	{r4, r5, pc}

0800381e <SDMMC_CmdSendCID>:
{
 800381e:	b510      	push	{r4, lr}
 8003820:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0U;
 8003822:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8003824:	2202      	movs	r2, #2
{
 8003826:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8003828:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800382a:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800382c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800382e:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003830:	f44f 6380 	mov.w	r3, #1024	; 0x400
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003834:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003836:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003838:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800383a:	f7ff fddb 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800383e:	4620      	mov	r0, r4
 8003840:	f7ff fd66 	bl	8003310 <SDMMC_GetCmdResp2>
}
 8003844:	b006      	add	sp, #24
 8003846:	bd10      	pop	{r4, pc}

08003848 <SDMMC_CmdSendCSD>:
{
 8003848:	b510      	push	{r4, lr}
 800384a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800384c:	2309      	movs	r3, #9
 800384e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8003850:	23c0      	movs	r3, #192	; 0xc0
 8003852:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003854:	2300      	movs	r3, #0
{
 8003856:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003858:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800385a:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800385c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800385e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003862:	9305      	str	r3, [sp, #20]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003864:	f7ff fdc6 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003868:	4620      	mov	r0, r4
 800386a:	f7ff fd51 	bl	8003310 <SDMMC_GetCmdResp2>
}
 800386e:	b006      	add	sp, #24
 8003870:	bd10      	pop	{r4, pc}
	...

08003874 <SDMMC_CmdSetRelAdd>:
{
 8003874:	b530      	push	{r4, r5, lr}
 8003876:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0U;
 8003878:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800387a:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0U;
 800387c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800387e:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003880:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003882:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003884:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8003888:	460d      	mov	r5, r1
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800388a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800388c:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800388e:	9305      	str	r3, [sp, #20]
{
 8003890:	4604      	mov	r4, r0
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003892:	f7ff fdaf 	bl	80033f4 <SDIO_SendCommand>
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003896:	4b20      	ldr	r3, [pc, #128]	; (8003918 <SDMMC_CmdSetRelAdd+0xa4>)
 8003898:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	fbb3 f2f2 	udiv	r2, r3, r2
 80038a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80038a6:	4353      	muls	r3, r2
    if (count-- == 0U)
 80038a8:	f113 33ff 	adds.w	r3, r3, #4294967295
 80038ac:	d32b      	bcc.n	8003906 <SDMMC_CmdSetRelAdd+0x92>
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80038ae:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80038b0:	f012 0f45 	tst.w	r2, #69	; 0x45
 80038b4:	d0f8      	beq.n	80038a8 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80038b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80038b8:	075a      	lsls	r2, r3, #29
 80038ba:	d503      	bpl.n	80038c4 <SDMMC_CmdSetRelAdd+0x50>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80038bc:	2004      	movs	r0, #4
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80038be:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80038c0:	b007      	add	sp, #28
 80038c2:	bd30      	pop	{r4, r5, pc}
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80038c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038c6:	f011 0101 	ands.w	r1, r1, #1
 80038ca:	d001      	beq.n	80038d0 <SDMMC_CmdSetRelAdd+0x5c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80038cc:	2001      	movs	r0, #1
 80038ce:	e7f6      	b.n	80038be <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDIOx->RESPCMD);
 80038d0:	6923      	ldr	r3, [r4, #16]
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b03      	cmp	r3, #3
 80038d6:	d119      	bne.n	800390c <SDMMC_CmdSetRelAdd+0x98>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80038d8:	f240 53ff 	movw	r3, #1535	; 0x5ff
 80038dc:	63a3      	str	r3, [r4, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80038de:	4620      	mov	r0, r4
 80038e0:	f7ff fd9b 	bl	800341a <SDIO_GetResponse>
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80038e4:	f410 4360 	ands.w	r3, r0, #57344	; 0xe000
 80038e8:	d103      	bne.n	80038f2 <SDMMC_CmdSetRelAdd+0x7e>
    *pRCA = (uint16_t) (response_r1 >> 16);
 80038ea:	0c00      	lsrs	r0, r0, #16
 80038ec:	8028      	strh	r0, [r5, #0]
    return SDMMC_ERROR_NONE;
 80038ee:	4618      	mov	r0, r3
 80038f0:	e7e6      	b.n	80038c0 <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80038f2:	0443      	lsls	r3, r0, #17
 80038f4:	d40c      	bmi.n	8003910 <SDMMC_CmdSetRelAdd+0x9c>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80038f6:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80038fa:	bf14      	ite	ne
 80038fc:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8003900:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8003904:	e7dc      	b.n	80038c0 <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8003906:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800390a:	e7d9      	b.n	80038c0 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800390c:	2001      	movs	r0, #1
 800390e:	e7d7      	b.n	80038c0 <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003910:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003914:	e7d4      	b.n	80038c0 <SDMMC_CmdSetRelAdd+0x4c>
 8003916:	bf00      	nop
 8003918:	20000068 	.word	0x20000068

0800391c <SDMMC_CmdSendStatus>:
{
 800391c:	b530      	push	{r4, r5, lr}
 800391e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003920:	2340      	movs	r3, #64	; 0x40
 8003922:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003924:	2300      	movs	r3, #0
{
 8003926:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8003928:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800392a:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800392c:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800392e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003930:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003934:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8003936:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003938:	f7ff fd5c 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800393c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003940:	4621      	mov	r1, r4
 8003942:	4628      	mov	r0, r5
 8003944:	f7ff fd74 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003948:	b007      	add	sp, #28
 800394a:	bd30      	pop	{r4, r5, pc}

0800394c <SDMMC_CmdSwitch>:
{
 800394c:	b530      	push	{r4, r5, lr}
 800394e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003950:	2340      	movs	r3, #64	; 0x40
 8003952:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003954:	2300      	movs	r3, #0
{
 8003956:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8003958:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 800395a:	2406      	movs	r4, #6
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800395c:	9304      	str	r3, [sp, #16]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800395e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003960:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003964:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8003966:	9402      	str	r4, [sp, #8]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003968:	f7ff fd44 	bl	80033f4 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_HS_SWITCH, SDIO_CMDTIMEOUT);
 800396c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003970:	4621      	mov	r1, r4
 8003972:	4628      	mov	r0, r5
 8003974:	f7ff fd5c 	bl	8003430 <SDMMC_GetCmdResp1>
}
 8003978:	b007      	add	sp, #28
 800397a:	bd30      	pop	{r4, r5, pc}

0800397c <SDMMC_CmdBusWidth>:
 800397c:	f7ff bfe6 	b.w	800394c <SDMMC_CmdSwitch>

08003980 <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003980:	4b03      	ldr	r3, [pc, #12]	; (8003990 <disk_status+0x10>)
 8003982:	181a      	adds	r2, r3, r0
 8003984:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8003988:	7a10      	ldrb	r0, [r2, #8]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	4718      	bx	r3
 8003990:	20000114 	.word	0x20000114

08003994 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8003994:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <disk_initialize+0x1c>)
 8003996:	5c1a      	ldrb	r2, [r3, r0]
 8003998:	b942      	cbnz	r2, 80039ac <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 800399a:	2201      	movs	r2, #1
 800399c:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800399e:	181a      	adds	r2, r3, r0
 80039a0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80039a4:	7a10      	ldrb	r0, [r2, #8]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4718      	bx	r3
  }
  return stat;
}
 80039ac:	2000      	movs	r0, #0
 80039ae:	4770      	bx	lr
 80039b0:	20000114 	.word	0x20000114

080039b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80039b4:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80039b6:	4c05      	ldr	r4, [pc, #20]	; (80039cc <disk_read+0x18>)
 80039b8:	1825      	adds	r5, r4, r0
 80039ba:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80039be:	6860      	ldr	r0, [r4, #4]
 80039c0:	6884      	ldr	r4, [r0, #8]
 80039c2:	7a28      	ldrb	r0, [r5, #8]
 80039c4:	46a4      	mov	ip, r4
  return res;
}
 80039c6:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80039c8:	4760      	bx	ip
 80039ca:	bf00      	nop
 80039cc:	20000114 	.word	0x20000114

080039d0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80039d0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80039d2:	4c05      	ldr	r4, [pc, #20]	; (80039e8 <disk_write+0x18>)
 80039d4:	1825      	adds	r5, r4, r0
 80039d6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 80039da:	6860      	ldr	r0, [r4, #4]
 80039dc:	68c4      	ldr	r4, [r0, #12]
 80039de:	7a28      	ldrb	r0, [r5, #8]
 80039e0:	46a4      	mov	ip, r4
  return res;
}
 80039e2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80039e4:	4760      	bx	ip
 80039e6:	bf00      	nop
 80039e8:	20000114 	.word	0x20000114

080039ec <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80039ec:	4b05      	ldr	r3, [pc, #20]	; (8003a04 <disk_ioctl+0x18>)
{
 80039ee:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80039f0:	181c      	adds	r4, r3, r0
 80039f2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80039f6:	7a20      	ldrb	r0, [r4, #8]
 80039f8:	685b      	ldr	r3, [r3, #4]
  return res;
}
 80039fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80039fe:	691b      	ldr	r3, [r3, #16]
 8003a00:	4718      	bx	r3
 8003a02:	bf00      	nop
 8003a04:	20000114 	.word	0x20000114

08003a08 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8003a08:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8003a0a:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8003a0c:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8003a0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8003a12:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003a16:	4770      	bx	lr

08003a18 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8003a18:	0a0b      	lsrs	r3, r1, #8
 8003a1a:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003a1c:	7043      	strb	r3, [r0, #1]
 8003a1e:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003a20:	0e09      	lsrs	r1, r1, #24
 8003a22:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8003a24:	70c1      	strb	r1, [r0, #3]
 8003a26:	4770      	bx	lr

08003a28 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003a28:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8003a2a:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8003a2e:	4290      	cmp	r0, r2
 8003a30:	d1fb      	bne.n	8003a2a <mem_set+0x2>
}
 8003a32:	4770      	bx	lr

08003a34 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003a34:	4b15      	ldr	r3, [pc, #84]	; (8003a8c <chk_lock+0x58>)
 8003a36:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003a38:	2500      	movs	r5, #0
 8003a3a:	462a      	mov	r2, r5
 8003a3c:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 8003a3e:	681e      	ldr	r6, [r3, #0]
 8003a40:	b1a6      	cbz	r6, 8003a6c <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8003a42:	6807      	ldr	r7, [r0, #0]
 8003a44:	42be      	cmp	r6, r7
 8003a46:	d112      	bne.n	8003a6e <chk_lock+0x3a>
 8003a48:	685f      	ldr	r7, [r3, #4]
 8003a4a:	6886      	ldr	r6, [r0, #8]
 8003a4c:	42b7      	cmp	r7, r6
 8003a4e:	d10e      	bne.n	8003a6e <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8003a50:	689f      	ldr	r7, [r3, #8]
 8003a52:	6946      	ldr	r6, [r0, #20]
 8003a54:	42b7      	cmp	r7, r6
 8003a56:	d10a      	bne.n	8003a6e <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003a58:	b9b1      	cbnz	r1, 8003a88 <chk_lock+0x54>
 8003a5a:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8003a5e:	8993      	ldrh	r3, [r2, #12]
 8003a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a64:	bf14      	ite	ne
 8003a66:	2000      	movne	r0, #0
 8003a68:	2010      	moveq	r0, #16
 8003a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8003a6c:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003a6e:	3201      	adds	r2, #1
 8003a70:	2a02      	cmp	r2, #2
 8003a72:	f103 0310 	add.w	r3, r3, #16
 8003a76:	d1e2      	bne.n	8003a3e <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003a78:	b10d      	cbz	r5, 8003a7e <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003a7e:	2902      	cmp	r1, #2
 8003a80:	bf0c      	ite	eq
 8003a82:	2000      	moveq	r0, #0
 8003a84:	2012      	movne	r0, #18
 8003a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003a88:	2010      	movs	r0, #16
 8003a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a8c:	200000f0 	.word	0x200000f0

08003a90 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003a90:	4a1c      	ldr	r2, [pc, #112]	; (8003b04 <inc_lock+0x74>)
 8003a92:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8003a94:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003a96:	2300      	movs	r3, #0
 8003a98:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8003a9a:	6814      	ldr	r4, [r2, #0]
 8003a9c:	42ac      	cmp	r4, r5
 8003a9e:	d107      	bne.n	8003ab0 <inc_lock+0x20>
 8003aa0:	6857      	ldr	r7, [r2, #4]
 8003aa2:	6884      	ldr	r4, [r0, #8]
 8003aa4:	42a7      	cmp	r7, r4
 8003aa6:	d103      	bne.n	8003ab0 <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8003aa8:	6897      	ldr	r7, [r2, #8]
 8003aaa:	6944      	ldr	r4, [r0, #20]
 8003aac:	42a7      	cmp	r7, r4
 8003aae:	d01d      	beq.n	8003aec <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	f102 0210 	add.w	r2, r2, #16
 8003ab8:	d1ef      	bne.n	8003a9a <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003aba:	6833      	ldr	r3, [r6, #0]
 8003abc:	b113      	cbz	r3, 8003ac4 <inc_lock+0x34>
 8003abe:	6933      	ldr	r3, [r6, #16]
 8003ac0:	b9eb      	cbnz	r3, 8003afe <inc_lock+0x6e>
 8003ac2:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8003ac4:	011c      	lsls	r4, r3, #4
 8003ac6:	1932      	adds	r2, r6, r4
 8003ac8:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 8003aca:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 8003acc:	6940      	ldr	r0, [r0, #20]
 8003ace:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8003ad0:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 8003ad2:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8003ad4:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8003ad6:	b979      	cbnz	r1, 8003af8 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003ad8:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8003adc:	8992      	ldrh	r2, [r2, #12]
 8003ade:	3201      	adds	r2, #1
 8003ae0:	b292      	uxth	r2, r2
 8003ae2:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8003ae6:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003ae8:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 8003aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8003aec:	2900      	cmp	r1, #0
 8003aee:	d0f3      	beq.n	8003ad8 <inc_lock+0x48>
 8003af0:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8003af4:	8992      	ldrh	r2, [r2, #12]
 8003af6:	b912      	cbnz	r2, 8003afe <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8003af8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003afc:	e7f1      	b.n	8003ae2 <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8003afe:	2000      	movs	r0, #0
 8003b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b02:	bf00      	nop
 8003b04:	200000f0 	.word	0x200000f0

08003b08 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8003b08:	3801      	subs	r0, #1
 8003b0a:	2801      	cmp	r0, #1
 8003b0c:	d80e      	bhi.n	8003b2c <dec_lock+0x24>
		n = Files[i].ctr;
 8003b0e:	4a09      	ldr	r2, [pc, #36]	; (8003b34 <dec_lock+0x2c>)
 8003b10:	0103      	lsls	r3, r0, #4
 8003b12:	18d1      	adds	r1, r2, r3
 8003b14:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8003b16:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8003b1a:	b280      	uxth	r0, r0
 8003b1c:	b108      	cbz	r0, 8003b22 <dec_lock+0x1a>
 8003b1e:	1e48      	subs	r0, r1, #1
 8003b20:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 8003b22:	18d1      	adds	r1, r2, r3
 8003b24:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8003b26:	b918      	cbnz	r0, 8003b30 <dec_lock+0x28>
 8003b28:	50d0      	str	r0, [r2, r3]
 8003b2a:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8003b2c:	2002      	movs	r0, #2
 8003b2e:	4770      	bx	lr
		res = FR_OK;
 8003b30:	2000      	movs	r0, #0
	}
	return res;
}
 8003b32:	4770      	bx	lr
 8003b34:	200000f0 	.word	0x200000f0

08003b38 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003b38:	69c3      	ldr	r3, [r0, #28]
	clst -= 2;
 8003b3a:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003b3c:	3b02      	subs	r3, #2
 8003b3e:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 8003b40:	bf3d      	ittte	cc
 8003b42:	8943      	ldrhcc	r3, [r0, #10]
 8003b44:	6b00      	ldrcc	r0, [r0, #48]	; 0x30
 8003b46:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003b4a:	2000      	movcs	r0, #0
}
 8003b4c:	4770      	bx	lr

08003b4e <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003b4e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 8003b50:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 8003b52:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003b54:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8003b56:	89a3      	ldrh	r3, [r4, #12]
 8003b58:	fbb1 f1f3 	udiv	r1, r1, r3
 8003b5c:	8963      	ldrh	r3, [r4, #10]
 8003b5e:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003b62:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8003b64:	b130      	cbz	r0, 8003b74 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8003b66:	4281      	cmp	r1, r0
 8003b68:	d302      	bcc.n	8003b70 <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8003b6a:	1a09      	subs	r1, r1, r0
 8003b6c:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8003b6e:	e7f8      	b.n	8003b62 <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 8003b70:	6850      	ldr	r0, [r2, #4]
 8003b72:	4408      	add	r0, r1
}
 8003b74:	bd10      	pop	{r4, pc}

08003b76 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8003b76:	4602      	mov	r2, r0
 8003b78:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
 8003b7c:	2000      	movs	r0, #0
	UINT n = 11;

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8003b7e:	01c3      	lsls	r3, r0, #7
 8003b80:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
 8003b84:	f812 0b01 	ldrb.w	r0, [r2], #1
 8003b88:	fa50 f383 	uxtab	r3, r0, r3
	} while (--n);
 8003b8c:	428a      	cmp	r2, r1
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8003b8e:	b2d8      	uxtb	r0, r3
	} while (--n);
 8003b90:	d1f5      	bne.n	8003b7e <sum_sfn+0x8>
	return sum;
}
 8003b92:	4770      	bx	lr

08003b94 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003b94:	6802      	ldr	r2, [r0, #0]
{
 8003b96:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8003b98:	b152      	cbz	r2, 8003bb0 <get_ldnumber+0x1c>
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003b9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ba2:	2c1f      	cmp	r4, #31
 8003ba4:	d90c      	bls.n	8003bc0 <get_ldnumber+0x2c>
 8003ba6:	2c3a      	cmp	r4, #58	; 0x3a
 8003ba8:	d1f8      	bne.n	8003b9c <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8003baa:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003bac:	428b      	cmp	r3, r1
 8003bae:	d002      	beq.n	8003bb6 <get_ldnumber+0x22>
	int vol = -1;
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8003bb4:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003bb6:	7812      	ldrb	r2, [r2, #0]
 8003bb8:	2a30      	cmp	r2, #48	; 0x30
 8003bba:	d1f9      	bne.n	8003bb0 <get_ldnumber+0x1c>
					*path = ++tt;
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 8003bc0:	2000      	movs	r0, #0
 8003bc2:	bd10      	pop	{r4, pc}

08003bc4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8003bc4:	b538      	push	{r3, r4, r5, lr}
 8003bc6:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003bc8:	4604      	mov	r4, r0
 8003bca:	b918      	cbnz	r0, 8003bd4 <validate+0x10>
		*fs = 0;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 8003bd0:	2009      	movs	r0, #9
 8003bd2:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 8003bd4:	6803      	ldr	r3, [r0, #0]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f8      	beq.n	8003bcc <validate+0x8>
 8003bda:	781a      	ldrb	r2, [r3, #0]
 8003bdc:	2a00      	cmp	r2, #0
 8003bde:	d0f5      	beq.n	8003bcc <validate+0x8>
 8003be0:	88d9      	ldrh	r1, [r3, #6]
 8003be2:	8882      	ldrh	r2, [r0, #4]
 8003be4:	4291      	cmp	r1, r2
 8003be6:	d1f1      	bne.n	8003bcc <validate+0x8>
 8003be8:	7858      	ldrb	r0, [r3, #1]
 8003bea:	f7ff fec9 	bl	8003980 <disk_status>
 8003bee:	f010 0001 	ands.w	r0, r0, #1
 8003bf2:	d1eb      	bne.n	8003bcc <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 8003bf4:	6823      	ldr	r3, [r4, #0]
 8003bf6:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 8003bf8:	bd38      	pop	{r3, r4, r5, pc}

08003bfa <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003bfa:	3801      	subs	r0, #1
 8003bfc:	440a      	add	r2, r1
			*d++ = *s++;
 8003bfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c02:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 8003c06:	4291      	cmp	r1, r2
 8003c08:	d1f9      	bne.n	8003bfe <mem_cpy.part.0+0x4>
}
 8003c0a:	4770      	bx	lr

08003c0c <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 8003c0c:	7eca      	ldrb	r2, [r1, #27]
 8003c0e:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 8003c10:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 8003c12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8003c16:	bf01      	itttt	eq
 8003c18:	7d48      	ldrbeq	r0, [r1, #21]
 8003c1a:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8003c1c:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 8003c20:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	4770      	bx	lr

08003c28 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8003c28:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8003c2c:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 8003c2e:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 8003c30:	7803      	ldrb	r3, [r0, #0]
 8003c32:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8003c34:	bf01      	itttt	eq
 8003c36:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003c38:	750a      	strbeq	r2, [r1, #20]
 8003c3a:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 8003c3c:	754a      	strbeq	r2, [r1, #21]
 8003c3e:	4770      	bx	lr

08003c40 <sync_window.part.3>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8003c42:	6b45      	ldr	r5, [r0, #52]	; 0x34
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003c44:	f100 0738 	add.w	r7, r0, #56	; 0x38
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003c48:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	462a      	mov	r2, r5
 8003c4e:	4639      	mov	r1, r7
 8003c50:	7840      	ldrb	r0, [r0, #1]
 8003c52:	f7ff febd 	bl	80039d0 <disk_write>
 8003c56:	b9a0      	cbnz	r0, 8003c82 <sync_window.part.3+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003c58:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003c5a:	6a22      	ldr	r2, [r4, #32]
			fs->wflag = 0;
 8003c5c:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003c5e:	1aeb      	subs	r3, r5, r3
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d301      	bcc.n	8003c68 <sync_window.part.3+0x28>
	FRESULT res = FR_OK;
 8003c64:	2000      	movs	r0, #0
 8003c66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003c68:	78a6      	ldrb	r6, [r4, #2]
 8003c6a:	2e01      	cmp	r6, #1
 8003c6c:	d9fa      	bls.n	8003c64 <sync_window.part.3+0x24>
					wsect += fs->fsize;
 8003c6e:	6a23      	ldr	r3, [r4, #32]
					disk_write(fs->drv, fs->win, wsect, 1);
 8003c70:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8003c72:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8003c74:	462a      	mov	r2, r5
 8003c76:	2301      	movs	r3, #1
 8003c78:	4639      	mov	r1, r7
 8003c7a:	f7ff fea9 	bl	80039d0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003c7e:	3e01      	subs	r6, #1
 8003c80:	e7f3      	b.n	8003c6a <sync_window.part.3+0x2a>
			res = FR_DISK_ERR;
 8003c82:	2001      	movs	r0, #1
}
 8003c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c86 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003c86:	78c3      	ldrb	r3, [r0, #3]
 8003c88:	b10b      	cbz	r3, 8003c8e <sync_window+0x8>
 8003c8a:	f7ff bfd9 	b.w	8003c40 <sync_window.part.3>
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	4770      	bx	lr

08003c92 <sync_fs>:
{
 8003c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c94:	4604      	mov	r4, r0
	res = sync_window(fs);
 8003c96:	f7ff fff6 	bl	8003c86 <sync_window>
 8003c9a:	4605      	mov	r5, r0
	if (res == FR_OK) {
 8003c9c:	2800      	cmp	r0, #0
 8003c9e:	d141      	bne.n	8003d24 <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8003ca0:	7823      	ldrb	r3, [r4, #0]
 8003ca2:	2b03      	cmp	r3, #3
 8003ca4:	d136      	bne.n	8003d14 <sync_fs+0x82>
 8003ca6:	7927      	ldrb	r7, [r4, #4]
 8003ca8:	2f01      	cmp	r7, #1
 8003caa:	d133      	bne.n	8003d14 <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 8003cac:	f104 0638 	add.w	r6, r4, #56	; 0x38
 8003cb0:	4601      	mov	r1, r0
 8003cb2:	89a2      	ldrh	r2, [r4, #12]
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	f7ff feb7 	bl	8003a28 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8003cba:	2355      	movs	r3, #85	; 0x55
 8003cbc:	f884 3236 	strb.w	r3, [r4, #566]	; 0x236
	*ptr++ = (BYTE)val;
 8003cc0:	23aa      	movs	r3, #170	; 0xaa
 8003cc2:	f884 3237 	strb.w	r3, [r4, #567]	; 0x237
	*ptr++ = (BYTE)val; val >>= 8;
 8003cc6:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 8003cc8:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 8003cca:	2172      	movs	r1, #114	; 0x72
 8003ccc:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
	*ptr++ = (BYTE)val; val >>= 8;
 8003cd0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
	*ptr++ = (BYTE)val; val >>= 8;
 8003cd4:	2361      	movs	r3, #97	; 0x61
 8003cd6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	*ptr++ = (BYTE)val;
 8003cda:	f884 203b 	strb.w	r2, [r4, #59]	; 0x3b
	*ptr++ = (BYTE)val; val >>= 8;
 8003cde:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
	*ptr++ = (BYTE)val;
 8003ce2:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
	*ptr++ = (BYTE)val; val >>= 8;
 8003ce6:	f884 121c 	strb.w	r1, [r4, #540]	; 0x21c
	*ptr++ = (BYTE)val; val >>= 8;
 8003cea:	f884 121d 	strb.w	r1, [r4, #541]	; 0x21d
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8003cee:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8003cf2:	69a1      	ldr	r1, [r4, #24]
 8003cf4:	f7ff fe90 	bl	8003a18 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8003cf8:	6961      	ldr	r1, [r4, #20]
 8003cfa:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8003cfe:	f7ff fe8b 	bl	8003a18 <st_dword>
			fs->winsect = fs->volbase + 1;
 8003d02:	6a62      	ldr	r2, [r4, #36]	; 0x24
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003d04:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 8003d06:	3201      	adds	r2, #1
 8003d08:	6362      	str	r2, [r4, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8003d0a:	463b      	mov	r3, r7
 8003d0c:	4631      	mov	r1, r6
 8003d0e:	f7ff fe5f 	bl	80039d0 <disk_write>
			fs->fsi_flag = 0;
 8003d12:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8003d14:	2200      	movs	r2, #0
 8003d16:	4611      	mov	r1, r2
 8003d18:	7860      	ldrb	r0, [r4, #1]
 8003d1a:	f7ff fe67 	bl	80039ec <disk_ioctl>
 8003d1e:	3000      	adds	r0, #0
 8003d20:	bf18      	it	ne
 8003d22:	2001      	movne	r0, #1
}
 8003d24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003d26 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003d26:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d28:	428b      	cmp	r3, r1
{
 8003d2a:	b570      	push	{r4, r5, r6, lr}
 8003d2c:	4606      	mov	r6, r0
 8003d2e:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003d30:	d012      	beq.n	8003d58 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8003d32:	f7ff ffa8 	bl	8003c86 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003d36:	4604      	mov	r4, r0
 8003d38:	b960      	cbnz	r0, 8003d54 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8003d3a:	462a      	mov	r2, r5
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	f106 0138 	add.w	r1, r6, #56	; 0x38
 8003d42:	7870      	ldrb	r0, [r6, #1]
 8003d44:	f7ff fe36 	bl	80039b4 <disk_read>
 8003d48:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8003d4a:	bf1c      	itt	ne
 8003d4c:	f04f 35ff 	movne.w	r5, #4294967295
 8003d50:	2401      	movne	r4, #1
			fs->winsect = sector;
 8003d52:	6375      	str	r5, [r6, #52]	; 0x34
}
 8003d54:	4620      	mov	r0, r4
 8003d56:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8003d58:	2400      	movs	r4, #0
 8003d5a:	e7fb      	b.n	8003d54 <move_window+0x2e>

08003d5c <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003d5c:	2300      	movs	r3, #0
{
 8003d5e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003d60:	70c3      	strb	r3, [r0, #3]
 8003d62:	f04f 33ff 	mov.w	r3, #4294967295
 8003d66:	6343      	str	r3, [r0, #52]	; 0x34
{
 8003d68:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003d6a:	f7ff ffdc 	bl	8003d26 <move_window>
 8003d6e:	bb30      	cbnz	r0, 8003dbe <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8003d70:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8003d74:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
 8003d78:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003d7c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d11e      	bne.n	8003dc2 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003d84:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8003d88:	2be9      	cmp	r3, #233	; 0xe9
 8003d8a:	d005      	beq.n	8003d98 <check_fs+0x3c>
 8003d8c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003d8e:	4a10      	ldr	r2, [pc, #64]	; (8003dd0 <check_fs+0x74>)
 8003d90:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d116      	bne.n	8003dc6 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003d98:	f104 006e 	add.w	r0, r4, #110	; 0x6e
 8003d9c:	f7ff fe34 	bl	8003a08 <ld_dword>
 8003da0:	4b0c      	ldr	r3, [pc, #48]	; (8003dd4 <check_fs+0x78>)
 8003da2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003da6:	4298      	cmp	r0, r3
 8003da8:	d00f      	beq.n	8003dca <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003daa:	f104 008a 	add.w	r0, r4, #138	; 0x8a
 8003dae:	f7ff fe2b 	bl	8003a08 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003db2:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <check_fs+0x7c>)
 8003db4:	4298      	cmp	r0, r3
 8003db6:	bf14      	ite	ne
 8003db8:	2002      	movne	r0, #2
 8003dba:	2000      	moveq	r0, #0
 8003dbc:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003dbe:	2004      	movs	r0, #4
 8003dc0:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003dc2:	2003      	movs	r0, #3
 8003dc4:	bd10      	pop	{r4, pc}
	return 2;
 8003dc6:	2002      	movs	r0, #2
 8003dc8:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003dca:	2000      	movs	r0, #0
}
 8003dcc:	bd10      	pop	{r4, pc}
 8003dce:	bf00      	nop
 8003dd0:	009000eb 	.word	0x009000eb
 8003dd4:	00544146 	.word	0x00544146
 8003dd8:	33544146 	.word	0x33544146

08003ddc <find_volume>:
{
 8003ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 8003de0:	2300      	movs	r3, #0
{
 8003de2:	b085      	sub	sp, #20
	*rfs = 0;
 8003de4:	600b      	str	r3, [r1, #0]
{
 8003de6:	460f      	mov	r7, r1
 8003de8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 8003dea:	f7ff fed3 	bl	8003b94 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003dee:	1e06      	subs	r6, r0, #0
 8003df0:	f2c0 815e 	blt.w	80040b0 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003df4:	4bb2      	ldr	r3, [pc, #712]	; (80040c0 <find_volume+0x2e4>)
 8003df6:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003dfa:	2c00      	cmp	r4, #0
 8003dfc:	f000 815a 	beq.w	80040b4 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 8003e00:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003e02:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003e04:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003e08:	b173      	cbz	r3, 8003e28 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8003e0a:	7860      	ldrb	r0, [r4, #1]
 8003e0c:	f7ff fdb8 	bl	8003980 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003e10:	07c1      	lsls	r1, r0, #31
 8003e12:	d409      	bmi.n	8003e28 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8003e14:	2d00      	cmp	r5, #0
 8003e16:	f000 814f 	beq.w	80040b8 <find_volume+0x2dc>
 8003e1a:	f010 0004 	ands.w	r0, r0, #4
 8003e1e:	d000      	beq.n	8003e22 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8003e20:	200a      	movs	r0, #10
}
 8003e22:	b005      	add	sp, #20
 8003e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8003e28:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003e2a:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 8003e2c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003e2e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003e30:	f7ff fdb0 	bl	8003994 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003e34:	07c2      	lsls	r2, r0, #31
 8003e36:	f100 8141 	bmi.w	80040bc <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8003e3a:	b10d      	cbz	r5, 8003e40 <find_volume+0x64>
 8003e3c:	0743      	lsls	r3, r0, #29
 8003e3e:	d4ef      	bmi.n	8003e20 <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8003e40:	f104 020c 	add.w	r2, r4, #12
 8003e44:	2102      	movs	r1, #2
 8003e46:	7860      	ldrb	r0, [r4, #1]
 8003e48:	f7ff fdd0 	bl	80039ec <disk_ioctl>
 8003e4c:	b108      	cbz	r0, 8003e52 <find_volume+0x76>
 8003e4e:	2001      	movs	r0, #1
 8003e50:	e7e7      	b.n	8003e22 <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8003e52:	89a3      	ldrh	r3, [r4, #12]
 8003e54:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8003e58:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 8003e5c:	d8f7      	bhi.n	8003e4e <find_volume+0x72>
 8003e5e:	1e5e      	subs	r6, r3, #1
 8003e60:	401e      	ands	r6, r3
 8003e62:	d1f4      	bne.n	8003e4e <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8003e64:	4631      	mov	r1, r6
 8003e66:	4620      	mov	r0, r4
 8003e68:	f7ff ff78 	bl	8003d5c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8003e6c:	2802      	cmp	r0, #2
 8003e6e:	f040 8101 	bne.w	8004074 <find_volume+0x298>
 8003e72:	f504 71ff 	add.w	r1, r4, #510	; 0x1fe
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8003e76:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 8003e7a:	b110      	cbz	r0, 8003e82 <find_volume+0xa6>
 8003e7c:	4608      	mov	r0, r1
 8003e7e:	f7ff fdc3 	bl	8003a08 <ld_dword>
 8003e82:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003e86:	3601      	adds	r6, #1
 8003e88:	2e04      	cmp	r6, #4
 8003e8a:	f101 0110 	add.w	r1, r1, #16
 8003e8e:	d1f2      	bne.n	8003e76 <find_volume+0x9a>
 8003e90:	2500      	movs	r5, #0
			bsect = br[i];
 8003e92:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003e96:	2e00      	cmp	r6, #0
 8003e98:	f000 80e4 	beq.w	8004064 <find_volume+0x288>
 8003e9c:	4631      	mov	r1, r6
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	f7ff ff5c 	bl	8003d5c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003ea4:	2801      	cmp	r0, #1
 8003ea6:	f200 80de 	bhi.w	8004066 <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 8003eaa:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8003eae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003eb2:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 8003eb6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003eba:	4598      	cmp	r8, r3
 8003ebc:	f040 80e0 	bne.w	8004080 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003ec0:	f894 304f 	ldrb.w	r3, [r4, #79]	; 0x4f
 8003ec4:	f894 104e 	ldrb.w	r1, [r4, #78]	; 0x4e
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8003ec8:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 8003ecc:	d104      	bne.n	8003ed8 <find_volume+0xfc>
 8003ece:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ed2:	f7ff fd99 	bl	8003a08 <ld_dword>
 8003ed6:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003ed8:	f894 7048 	ldrb.w	r7, [r4, #72]	; 0x48
		fs->fsize = fasize;
 8003edc:	6221      	str	r1, [r4, #32]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003ede:	1e7b      	subs	r3, r7, #1
 8003ee0:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003ee2:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003ee4:	f200 80cc 	bhi.w	8004080 <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003ee8:	f894 9045 	ldrb.w	r9, [r4, #69]	; 0x45
 8003eec:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003ef0:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003ef2:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	f000 80c3 	beq.w	8004080 <find_volume+0x2a4>
 8003efa:	f109 33ff 	add.w	r3, r9, #4294967295
 8003efe:	ea13 0f09 	tst.w	r3, r9
 8003f02:	f040 80bd 	bne.w	8004080 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003f06:	f894 304a 	ldrb.w	r3, [r4, #74]	; 0x4a
 8003f0a:	f894 a049 	ldrb.w	sl, [r4, #73]	; 0x49
 8003f0e:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003f12:	ea4f 1358 	mov.w	r3, r8, lsr #5
 8003f16:	fbba fbf3 	udiv	fp, sl, r3
 8003f1a:	fb03 a31b 	mls	r3, r3, fp, sl
 8003f1e:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003f20:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f040 80ab 	bne.w	8004080 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 8003f2a:	f894 504c 	ldrb.w	r5, [r4, #76]	; 0x4c
 8003f2e:	f894 004b 	ldrb.w	r0, [r4, #75]	; 0x4b
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003f32:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 8003f36:	d103      	bne.n	8003f40 <find_volume+0x164>
 8003f38:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003f3c:	f7ff fd64 	bl	8003a08 <ld_dword>
	rv = rv << 8 | ptr[0];
 8003f40:	f894 3047 	ldrb.w	r3, [r4, #71]	; 0x47
 8003f44:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8003f48:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8003f4c:	f000 8098 	beq.w	8004080 <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003f50:	fa12 f38b 	uxtah	r3, r2, fp
 8003f54:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003f56:	4298      	cmp	r0, r3
 8003f58:	f0c0 8092 	bcc.w	8004080 <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8003f5c:	1ac5      	subs	r5, r0, r3
 8003f5e:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003f62:	2d00      	cmp	r5, #0
 8003f64:	f000 808c 	beq.w	8004080 <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003f68:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8003f6c:	4285      	cmp	r5, r0
 8003f6e:	f200 8089 	bhi.w	8004084 <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003f72:	f640 79f5 	movw	r9, #4085	; 0xff5
 8003f76:	454d      	cmp	r5, r9
 8003f78:	bf8c      	ite	hi
 8003f7a:	f04f 0902 	movhi.w	r9, #2
 8003f7e:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003f82:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003f84:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8003f86:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 8003f88:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003f8c:	61e5      	str	r5, [r4, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8003f8e:	6266      	str	r6, [r4, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003f90:	62a2      	str	r2, [r4, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8003f92:	6323      	str	r3, [r4, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8003f94:	d179      	bne.n	800408a <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8003f96:	f894 2063 	ldrb.w	r2, [r4, #99]	; 0x63
 8003f9a:	f894 3062 	ldrb.w	r3, [r4, #98]	; 0x62
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8003f9e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8003fa2:	d16d      	bne.n	8004080 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003fa4:	f1ba 0f00 	cmp.w	sl, #0
 8003fa8:	d16a      	bne.n	8004080 <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003faa:	f104 0064 	add.w	r0, r4, #100	; 0x64
 8003fae:	f7ff fd2b 	bl	8003a08 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003fb2:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003fb4:	62e0      	str	r0, [r4, #44]	; 0x2c
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8003fb6:	f108 33ff 	add.w	r3, r8, #4294967295
 8003fba:	441d      	add	r5, r3
 8003fbc:	fbb5 f8f8 	udiv	r8, r5, r8
 8003fc0:	4541      	cmp	r1, r8
 8003fc2:	d35d      	bcc.n	8004080 <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8003fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc8:	61a3      	str	r3, [r4, #24]
 8003fca:	6163      	str	r3, [r4, #20]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003fcc:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 8003fd0:	f04f 0380 	mov.w	r3, #128	; 0x80
 8003fd4:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8003fd6:	d12f      	bne.n	8004038 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8003fd8:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
 8003fdc:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8003fe0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	d127      	bne.n	8004038 <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 8003fe8:	1c71      	adds	r1, r6, #1
 8003fea:	4620      	mov	r0, r4
 8003fec:	f7ff fe9b 	bl	8003d26 <move_window>
 8003ff0:	bb10      	cbnz	r0, 8004038 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 8003ff2:	f894 2237 	ldrb.w	r2, [r4, #567]	; 0x237
 8003ff6:	f894 3236 	ldrb.w	r3, [r4, #566]	; 0x236
			fs->fsi_flag = 0;
 8003ffa:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 8003ffc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004000:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8004004:	4293      	cmp	r3, r2
 8004006:	d117      	bne.n	8004038 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8004008:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800400c:	f7ff fcfc 	bl	8003a08 <ld_dword>
 8004010:	4b2c      	ldr	r3, [pc, #176]	; (80040c4 <find_volume+0x2e8>)
 8004012:	4298      	cmp	r0, r3
 8004014:	d110      	bne.n	8004038 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8004016:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 800401a:	f7ff fcf5 	bl	8003a08 <ld_dword>
 800401e:	4b2a      	ldr	r3, [pc, #168]	; (80040c8 <find_volume+0x2ec>)
 8004020:	4298      	cmp	r0, r3
 8004022:	d109      	bne.n	8004038 <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8004024:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8004028:	f7ff fcee 	bl	8003a08 <ld_dword>
 800402c:	61a0      	str	r0, [r4, #24]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800402e:	f504 7009 	add.w	r0, r4, #548	; 0x224
 8004032:	f7ff fce9 	bl	8003a08 <ld_dword>
 8004036:	6160      	str	r0, [r4, #20]
	fs->id = ++Fsid;		/* File system mount ID */
 8004038:	4a24      	ldr	r2, [pc, #144]	; (80040cc <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800403a:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 800403e:	8813      	ldrh	r3, [r2, #0]
 8004040:	3301      	adds	r3, #1
 8004042:	b29b      	uxth	r3, r3
 8004044:	8013      	strh	r3, [r2, #0]
 8004046:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004048:	4b21      	ldr	r3, [pc, #132]	; (80040d0 <find_volume+0x2f4>)
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	4294      	cmp	r4, r2
 800404e:	bf04      	itt	eq
 8004050:	2200      	moveq	r2, #0
 8004052:	601a      	streq	r2, [r3, #0]
 8004054:	691a      	ldr	r2, [r3, #16]
 8004056:	4294      	cmp	r4, r2
 8004058:	f04f 0000 	mov.w	r0, #0
 800405c:	f47f aee1 	bne.w	8003e22 <find_volume+0x46>
 8004060:	6118      	str	r0, [r3, #16]
 8004062:	e6de      	b.n	8003e22 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8004064:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8004066:	3501      	adds	r5, #1
 8004068:	2d04      	cmp	r5, #4
 800406a:	f47f af12 	bne.w	8003e92 <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800406e:	2804      	cmp	r0, #4
 8004070:	d106      	bne.n	8004080 <find_volume+0x2a4>
 8004072:	e6ec      	b.n	8003e4e <find_volume+0x72>
 8004074:	2804      	cmp	r0, #4
 8004076:	f43f aeea 	beq.w	8003e4e <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800407a:	2801      	cmp	r0, #1
 800407c:	f67f af15 	bls.w	8003eaa <find_volume+0xce>
 8004080:	200d      	movs	r0, #13
 8004082:	e6ce      	b.n	8003e22 <find_volume+0x46>
		fmt = FS_FAT32;
 8004084:	f04f 0903 	mov.w	r9, #3
 8004088:	e77b      	b.n	8003f82 <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800408a:	f1ba 0f00 	cmp.w	sl, #0
 800408e:	d0f7      	beq.n	8004080 <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8004090:	f1b9 0f02 	cmp.w	r9, #2
 8004094:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8004098:	bf18      	it	ne
 800409a:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800409c:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800409e:	bf18      	it	ne
 80040a0:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80040a4:	62e2      	str	r2, [r4, #44]	; 0x2c
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80040a6:	bf0c      	ite	eq
 80040a8:	4605      	moveq	r5, r0
 80040aa:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 80040ae:	e782      	b.n	8003fb6 <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 80040b0:	200b      	movs	r0, #11
 80040b2:	e6b6      	b.n	8003e22 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80040b4:	200c      	movs	r0, #12
 80040b6:	e6b4      	b.n	8003e22 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 80040b8:	4628      	mov	r0, r5
 80040ba:	e6b2      	b.n	8003e22 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80040bc:	2003      	movs	r0, #3
 80040be:	e6b0      	b.n	8003e22 <find_volume+0x46>
 80040c0:	200000ec 	.word	0x200000ec
 80040c4:	41615252 	.word	0x41615252
 80040c8:	61417272 	.word	0x61417272
 80040cc:	20000110 	.word	0x20000110
 80040d0:	200000f0 	.word	0x200000f0

080040d4 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80040d4:	2901      	cmp	r1, #1
{
 80040d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040da:	4604      	mov	r4, r0
 80040dc:	460d      	mov	r5, r1
 80040de:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80040e0:	f240 808a 	bls.w	80041f8 <put_fat+0x124>
 80040e4:	69c3      	ldr	r3, [r0, #28]
 80040e6:	4299      	cmp	r1, r3
 80040e8:	f080 8086 	bcs.w	80041f8 <put_fat+0x124>
		switch (fs->fs_type) {
 80040ec:	7803      	ldrb	r3, [r0, #0]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d049      	beq.n	8004186 <put_fat+0xb2>
 80040f2:	2b03      	cmp	r3, #3
 80040f4:	d060      	beq.n	80041b8 <put_fat+0xe4>
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d17e      	bne.n	80041f8 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 80040fa:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80040fe:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004100:	8983      	ldrh	r3, [r0, #12]
 8004102:	fbba f3f3 	udiv	r3, sl, r3
 8004106:	4419      	add	r1, r3
 8004108:	f7ff fe0d 	bl	8003d26 <move_window>
 800410c:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 800410e:	bb78      	cbnz	r0, 8004170 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 8004110:	89a3      	ldrh	r3, [r4, #12]
 8004112:	fbba f2f3 	udiv	r2, sl, r3
 8004116:	f104 0838 	add.w	r8, r4, #56	; 0x38
 800411a:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800411e:	f015 0501 	ands.w	r5, r5, #1
 8004122:	bf1f      	itttt	ne
 8004124:	f818 3002 	ldrbne.w	r3, [r8, r2]
 8004128:	f003 010f 	andne.w	r1, r3, #15
 800412c:	013b      	lslne	r3, r7, #4
 800412e:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8004132:	bf14      	ite	ne
 8004134:	430b      	orrne	r3, r1
 8004136:	b2fb      	uxtbeq	r3, r7
 8004138:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800413c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
			fs->wflag = 1;
 800413e:	2301      	movs	r3, #1
 8004140:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 8004142:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004146:	89a3      	ldrh	r3, [r4, #12]
 8004148:	fbb9 f3f3 	udiv	r3, r9, r3
 800414c:	4620      	mov	r0, r4
 800414e:	4419      	add	r1, r3
 8004150:	f7ff fde9 	bl	8003d26 <move_window>
			if (res != FR_OK) break;
 8004154:	4606      	mov	r6, r0
 8004156:	b958      	cbnz	r0, 8004170 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 8004158:	89a3      	ldrh	r3, [r4, #12]
 800415a:	fbb9 f2f3 	udiv	r2, r9, r3
 800415e:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004162:	b145      	cbz	r5, 8004176 <put_fat+0xa2>
 8004164:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8004168:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 800416c:	2301      	movs	r3, #1
 800416e:	70e3      	strb	r3, [r4, #3]
}
 8004170:	4630      	mov	r0, r6
 8004172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8004176:	f818 3002 	ldrb.w	r3, [r8, r2]
 800417a:	f3c7 2703 	ubfx	r7, r7, #8, #4
 800417e:	f023 030f 	bic.w	r3, r3, #15
 8004182:	431f      	orrs	r7, r3
 8004184:	e7f0      	b.n	8004168 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004186:	8983      	ldrh	r3, [r0, #12]
 8004188:	085b      	lsrs	r3, r3, #1
 800418a:	fbb1 f3f3 	udiv	r3, r1, r3
 800418e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004190:	4419      	add	r1, r3
 8004192:	f7ff fdc8 	bl	8003d26 <move_window>
			if (res != FR_OK) break;
 8004196:	4606      	mov	r6, r0
 8004198:	2800      	cmp	r0, #0
 800419a:	d1e9      	bne.n	8004170 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800419c:	89a1      	ldrh	r1, [r4, #12]
 800419e:	006d      	lsls	r5, r5, #1
 80041a0:	f104 0238 	add.w	r2, r4, #56	; 0x38
 80041a4:	fbb5 f3f1 	udiv	r3, r5, r1
 80041a8:	fb01 5513 	mls	r5, r1, r3, r5
 80041ac:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 80041ae:	5557      	strb	r7, [r2, r5]
 80041b0:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 80041b4:	705f      	strb	r7, [r3, #1]
 80041b6:	e7d9      	b.n	800416c <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80041b8:	8983      	ldrh	r3, [r0, #12]
 80041ba:	089b      	lsrs	r3, r3, #2
 80041bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80041c0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80041c2:	4419      	add	r1, r3
 80041c4:	f7ff fdaf 	bl	8003d26 <move_window>
			if (res != FR_OK) break;
 80041c8:	4606      	mov	r6, r0
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d1d0      	bne.n	8004170 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80041ce:	89a1      	ldrh	r1, [r4, #12]
 80041d0:	00ad      	lsls	r5, r5, #2
 80041d2:	f104 0338 	add.w	r3, r4, #56	; 0x38
 80041d6:	fbb5 f2f1 	udiv	r2, r5, r1
 80041da:	fb01 5512 	mls	r5, r1, r2, r5
 80041de:	441d      	add	r5, r3
 80041e0:	4628      	mov	r0, r5
 80041e2:	f7ff fc11 	bl	8003a08 <ld_dword>
 80041e6:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80041ea:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80041ee:	4339      	orrs	r1, r7
 80041f0:	4628      	mov	r0, r5
 80041f2:	f7ff fc11 	bl	8003a18 <st_dword>
 80041f6:	e7b9      	b.n	800416c <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 80041f8:	2602      	movs	r6, #2
 80041fa:	e7b9      	b.n	8004170 <put_fat+0x9c>

080041fc <get_fat.isra.7>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80041fc:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80041fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004200:	4604      	mov	r4, r0
 8004202:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8004204:	d968      	bls.n	80042d8 <get_fat.isra.7+0xdc>
 8004206:	69c3      	ldr	r3, [r0, #28]
 8004208:	4299      	cmp	r1, r3
 800420a:	d265      	bcs.n	80042d8 <get_fat.isra.7+0xdc>
		switch (fs->fs_type) {
 800420c:	7803      	ldrb	r3, [r0, #0]
 800420e:	2b02      	cmp	r3, #2
 8004210:	d032      	beq.n	8004278 <get_fat.isra.7+0x7c>
 8004212:	2b03      	cmp	r3, #3
 8004214:	d048      	beq.n	80042a8 <get_fat.isra.7+0xac>
 8004216:	2b01      	cmp	r3, #1
 8004218:	d15e      	bne.n	80042d8 <get_fat.isra.7+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 800421a:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800421e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004220:	8983      	ldrh	r3, [r0, #12]
 8004222:	fbb5 f3f3 	udiv	r3, r5, r3
 8004226:	4419      	add	r1, r3
 8004228:	f7ff fd7d 	bl	8003d26 <move_window>
 800422c:	b110      	cbz	r0, 8004234 <get_fat.isra.7+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800422e:	f04f 30ff 	mov.w	r0, #4294967295
 8004232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8004234:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004236:	6aa3      	ldr	r3, [r4, #40]	; 0x28
			wc = fs->win[bc++ % SS(fs)];
 8004238:	fbb5 f2f1 	udiv	r2, r5, r1
 800423c:	fb01 5212 	mls	r2, r1, r2, r5
 8004240:	4422      	add	r2, r4
 8004242:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004244:	4620      	mov	r0, r4
 8004246:	fbb7 f1f1 	udiv	r1, r7, r1
 800424a:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 800424c:	f892 5038 	ldrb.w	r5, [r2, #56]	; 0x38
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004250:	f7ff fd69 	bl	8003d26 <move_window>
 8004254:	2800      	cmp	r0, #0
 8004256:	d1ea      	bne.n	800422e <get_fat.isra.7+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8004258:	89a2      	ldrh	r2, [r4, #12]
 800425a:	fbb7 f3f2 	udiv	r3, r7, r2
 800425e:	fb02 7313 	mls	r3, r2, r3, r7
 8004262:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004264:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8004266:	f894 0038 	ldrb.w	r0, [r4, #56]	; 0x38
 800426a:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800426e:	bf4c      	ite	mi
 8004270:	0900      	lsrmi	r0, r0, #4
 8004272:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8004276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8004278:	8983      	ldrh	r3, [r0, #12]
 800427a:	085b      	lsrs	r3, r3, #1
 800427c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004280:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004282:	4419      	add	r1, r3
 8004284:	f7ff fd4f 	bl	8003d26 <move_window>
 8004288:	2800      	cmp	r0, #0
 800428a:	d1d0      	bne.n	800422e <get_fat.isra.7+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800428c:	89a1      	ldrh	r1, [r4, #12]
 800428e:	0076      	lsls	r6, r6, #1
 8004290:	f104 0238 	add.w	r2, r4, #56	; 0x38
 8004294:	fbb6 f3f1 	udiv	r3, r6, r1
 8004298:	fb01 6613 	mls	r6, r1, r3, r6
 800429c:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 800429e:	5d90      	ldrb	r0, [r2, r6]
 80042a0:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80042a2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80042a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80042a8:	8983      	ldrh	r3, [r0, #12]
 80042aa:	089b      	lsrs	r3, r3, #2
 80042ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80042b0:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80042b2:	4419      	add	r1, r3
 80042b4:	f7ff fd37 	bl	8003d26 <move_window>
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d1b8      	bne.n	800422e <get_fat.isra.7+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80042bc:	89a2      	ldrh	r2, [r4, #12]
 80042be:	00b6      	lsls	r6, r6, #2
 80042c0:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80042c4:	fbb6 f3f2 	udiv	r3, r6, r2
 80042c8:	fb02 6613 	mls	r6, r2, r3, r6
 80042cc:	4430      	add	r0, r6
 80042ce:	f7ff fb9b 	bl	8003a08 <ld_dword>
 80042d2:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80042d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80042d8:	2001      	movs	r0, #1
}
 80042da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080042dc <dir_sdi>:
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80042dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
{
 80042e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e2:	4605      	mov	r5, r0
 80042e4:	460e      	mov	r6, r1
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80042e6:	d301      	bcc.n	80042ec <dir_sdi+0x10>
		return FR_INT_ERR;
 80042e8:	2002      	movs	r0, #2
 80042ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80042ec:	06ca      	lsls	r2, r1, #27
 80042ee:	d1fb      	bne.n	80042e8 <dir_sdi+0xc>
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80042f0:	6882      	ldr	r2, [r0, #8]
	FATFS *fs = dp->obj.fs;
 80042f2:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80042f4:	6169      	str	r1, [r5, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80042f6:	b9d2      	cbnz	r2, 800432e <dir_sdi+0x52>
 80042f8:	7823      	ldrb	r3, [r4, #0]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d901      	bls.n	8004302 <dir_sdi+0x26>
		clst = fs->dirbase;
 80042fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004300:	b9b3      	cbnz	r3, 8004330 <dir_sdi+0x54>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8004302:	8923      	ldrh	r3, [r4, #8]
 8004304:	ebb3 1f56 	cmp.w	r3, r6, lsr #5
 8004308:	d9ee      	bls.n	80042e8 <dir_sdi+0xc>
		dp->sect = fs->dirbase;
 800430a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800430c:	61eb      	str	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 800430e:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8004310:	69ea      	ldr	r2, [r5, #28]
 8004312:	2a00      	cmp	r2, #0
 8004314:	d0e8      	beq.n	80042e8 <dir_sdi+0xc>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004316:	89a1      	ldrh	r1, [r4, #12]
 8004318:	fbb6 f3f1 	udiv	r3, r6, r1
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800431c:	3438      	adds	r4, #56	; 0x38
 800431e:	fb01 6613 	mls	r6, r1, r3, r6
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004322:	441a      	add	r2, r3
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004324:	4434      	add	r4, r6
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8004326:	61ea      	str	r2, [r5, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8004328:	622c      	str	r4, [r5, #32]
	return FR_OK;
 800432a:	2000      	movs	r0, #0
 800432c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800432e:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004330:	8962      	ldrh	r2, [r4, #10]
 8004332:	89a7      	ldrh	r7, [r4, #12]
 8004334:	4357      	muls	r7, r2
		while (ofs >= csz) {				/* Follow cluster chain */
 8004336:	461a      	mov	r2, r3
 8004338:	42be      	cmp	r6, r7
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800433a:	4611      	mov	r1, r2
		while (ofs >= csz) {				/* Follow cluster chain */
 800433c:	d204      	bcs.n	8004348 <dir_sdi+0x6c>
		dp->sect = clust2sect(fs, clst);
 800433e:	4620      	mov	r0, r4
 8004340:	f7ff fbfa 	bl	8003b38 <clust2sect>
 8004344:	61e8      	str	r0, [r5, #28]
 8004346:	e7e2      	b.n	800430e <dir_sdi+0x32>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004348:	6828      	ldr	r0, [r5, #0]
 800434a:	f7ff ff57 	bl	80041fc <get_fat.isra.7>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800434e:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004350:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004352:	d006      	beq.n	8004362 <dir_sdi+0x86>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8004354:	2801      	cmp	r0, #1
 8004356:	d9c7      	bls.n	80042e8 <dir_sdi+0xc>
 8004358:	69e3      	ldr	r3, [r4, #28]
 800435a:	4298      	cmp	r0, r3
 800435c:	d2c4      	bcs.n	80042e8 <dir_sdi+0xc>
			ofs -= csz;
 800435e:	1bf6      	subs	r6, r6, r7
 8004360:	e7ea      	b.n	8004338 <dir_sdi+0x5c>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004362:	2001      	movs	r0, #1
}
 8004364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004366 <create_chain>:
{
 8004366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800436a:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 800436c:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 800436e:	460f      	mov	r7, r1
 8004370:	b971      	cbnz	r1, 8004390 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8004372:	696e      	ldr	r6, [r5, #20]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8004374:	b1f6      	cbz	r6, 80043b4 <create_chain+0x4e>
 8004376:	69eb      	ldr	r3, [r5, #28]
 8004378:	429e      	cmp	r6, r3
 800437a:	bf28      	it	cs
 800437c:	2601      	movcs	r6, #1
 800437e:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004380:	69eb      	ldr	r3, [r5, #28]
			ncl++;							/* Next cluster */
 8004382:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8004384:	429c      	cmp	r4, r3
 8004386:	d318      	bcc.n	80043ba <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 8004388:	2e01      	cmp	r6, #1
 800438a:	d815      	bhi.n	80043b8 <create_chain+0x52>
 800438c:	2400      	movs	r4, #0
 800438e:	e009      	b.n	80043a4 <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004390:	4628      	mov	r0, r5
 8004392:	f7ff ff33 	bl	80041fc <get_fat.isra.7>
		if (cs < 2) return 1;				/* Invalid FAT value */
 8004396:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8004398:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 800439a:	d937      	bls.n	800440c <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800439c:	1c43      	adds	r3, r0, #1
 800439e:	d104      	bne.n	80043aa <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80043a0:	f04f 34ff 	mov.w	r4, #4294967295
}
 80043a4:	4620      	mov	r0, r4
 80043a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80043aa:	69eb      	ldr	r3, [r5, #28]
 80043ac:	4298      	cmp	r0, r3
 80043ae:	d3f9      	bcc.n	80043a4 <create_chain+0x3e>
 80043b0:	463e      	mov	r6, r7
 80043b2:	e7e4      	b.n	800437e <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80043b4:	2601      	movs	r6, #1
 80043b6:	e7e2      	b.n	800437e <create_chain+0x18>
				ncl = 2;
 80043b8:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80043ba:	4621      	mov	r1, r4
 80043bc:	f8d8 0000 	ldr.w	r0, [r8]
 80043c0:	f7ff ff1c 	bl	80041fc <get_fat.isra.7>
			if (cs == 0) break;				/* Found a free cluster */
 80043c4:	b130      	cbz	r0, 80043d4 <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80043c6:	2801      	cmp	r0, #1
 80043c8:	d020      	beq.n	800440c <create_chain+0xa6>
 80043ca:	3001      	adds	r0, #1
 80043cc:	d0e8      	beq.n	80043a0 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 80043ce:	42b4      	cmp	r4, r6
 80043d0:	d1d6      	bne.n	8004380 <create_chain+0x1a>
 80043d2:	e7db      	b.n	800438c <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 80043d4:	f04f 32ff 	mov.w	r2, #4294967295
 80043d8:	4621      	mov	r1, r4
 80043da:	4628      	mov	r0, r5
 80043dc:	f7ff fe7a 	bl	80040d4 <put_fat>
		if (res == FR_OK && clst != 0) {
 80043e0:	b990      	cbnz	r0, 8004408 <create_chain+0xa2>
 80043e2:	b957      	cbnz	r7, 80043fa <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80043e4:	69ea      	ldr	r2, [r5, #28]
 80043e6:	69ab      	ldr	r3, [r5, #24]
		fs->last_clst = ncl;
 80043e8:	616c      	str	r4, [r5, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80043ea:	3a02      	subs	r2, #2
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d90f      	bls.n	8004410 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 80043f0:	792b      	ldrb	r3, [r5, #4]
 80043f2:	f043 0301 	orr.w	r3, r3, #1
 80043f6:	712b      	strb	r3, [r5, #4]
 80043f8:	e7d4      	b.n	80043a4 <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 80043fa:	4622      	mov	r2, r4
 80043fc:	4639      	mov	r1, r7
 80043fe:	4628      	mov	r0, r5
 8004400:	f7ff fe68 	bl	80040d4 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8004404:	2800      	cmp	r0, #0
 8004406:	d0ed      	beq.n	80043e4 <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8004408:	2801      	cmp	r0, #1
 800440a:	d0c9      	beq.n	80043a0 <create_chain+0x3a>
 800440c:	2401      	movs	r4, #1
 800440e:	e7c9      	b.n	80043a4 <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004410:	3b01      	subs	r3, #1
 8004412:	61ab      	str	r3, [r5, #24]
 8004414:	e7ec      	b.n	80043f0 <create_chain+0x8a>

08004416 <remove_chain>:
{
 8004416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004418:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800441a:	2d01      	cmp	r5, #1
{
 800441c:	4607      	mov	r7, r0
 800441e:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004420:	d801      	bhi.n	8004426 <remove_chain+0x10>
 8004422:	2002      	movs	r0, #2
 8004424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 8004426:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8004428:	69e3      	ldr	r3, [r4, #28]
 800442a:	429d      	cmp	r5, r3
 800442c:	d2f9      	bcs.n	8004422 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800442e:	b12a      	cbz	r2, 800443c <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8004430:	f04f 32ff 	mov.w	r2, #4294967295
 8004434:	4620      	mov	r0, r4
 8004436:	f7ff fe4d 	bl	80040d4 <put_fat>
		if (res != FR_OK) return res;
 800443a:	bb08      	cbnz	r0, 8004480 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800443c:	4629      	mov	r1, r5
 800443e:	6838      	ldr	r0, [r7, #0]
 8004440:	f7ff fedc 	bl	80041fc <get_fat.isra.7>
		if (nxt == 0) break;				/* Empty cluster? */
 8004444:	4606      	mov	r6, r0
 8004446:	b908      	cbnz	r0, 800444c <remove_chain+0x36>
	return FR_OK;
 8004448:	2000      	movs	r0, #0
 800444a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800444c:	2801      	cmp	r0, #1
 800444e:	d0e8      	beq.n	8004422 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004450:	1c43      	adds	r3, r0, #1
 8004452:	d014      	beq.n	800447e <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8004454:	2200      	movs	r2, #0
 8004456:	4629      	mov	r1, r5
 8004458:	4620      	mov	r0, r4
 800445a:	f7ff fe3b 	bl	80040d4 <put_fat>
			if (res != FR_OK) return res;
 800445e:	b978      	cbnz	r0, 8004480 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8004460:	69e2      	ldr	r2, [r4, #28]
 8004462:	69a3      	ldr	r3, [r4, #24]
 8004464:	1e91      	subs	r1, r2, #2
 8004466:	428b      	cmp	r3, r1
 8004468:	d205      	bcs.n	8004476 <remove_chain+0x60>
			fs->free_clst++;
 800446a:	3301      	adds	r3, #1
 800446c:	61a3      	str	r3, [r4, #24]
			fs->fsi_flag |= 1;
 800446e:	7923      	ldrb	r3, [r4, #4]
 8004470:	f043 0301 	orr.w	r3, r3, #1
 8004474:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004476:	4296      	cmp	r6, r2
 8004478:	4635      	mov	r5, r6
 800447a:	d3df      	bcc.n	800443c <remove_chain+0x26>
 800447c:	e7e4      	b.n	8004448 <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800447e:	2001      	movs	r0, #1
}
 8004480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004482 <dir_next>:
{
 8004482:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004486:	69c3      	ldr	r3, [r0, #28]
{
 8004488:	4605      	mov	r5, r0
 800448a:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800448c:	b1b3      	cbz	r3, 80044bc <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800448e:	6947      	ldr	r7, [r0, #20]
 8004490:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004492:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 8004496:	d211      	bcs.n	80044bc <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 8004498:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800449a:	89a2      	ldrh	r2, [r4, #12]
 800449c:	fbb7 f0f2 	udiv	r0, r7, r2
 80044a0:	fb02 7210 	mls	r2, r2, r0, r7
 80044a4:	2a00      	cmp	r2, #0
 80044a6:	d14f      	bne.n	8004548 <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 80044a8:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 80044aa:	3301      	adds	r3, #1
 80044ac:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 80044ae:	b941      	cbnz	r1, 80044c2 <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80044b0:	8923      	ldrh	r3, [r4, #8]
 80044b2:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 80044b6:	d847      	bhi.n	8004548 <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 80044b8:	2300      	movs	r3, #0
 80044ba:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80044bc:	2004      	movs	r0, #4
 80044be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80044c2:	8963      	ldrh	r3, [r4, #10]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	4203      	tst	r3, r0
 80044c8:	d13e      	bne.n	8004548 <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80044ca:	4620      	mov	r0, r4
 80044cc:	f7ff fe96 	bl	80041fc <get_fat.isra.7>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80044d0:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80044d2:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80044d4:	d802      	bhi.n	80044dc <dir_next+0x5a>
 80044d6:	2002      	movs	r0, #2
 80044d8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80044dc:	1c42      	adds	r2, r0, #1
 80044de:	d102      	bne.n	80044e6 <dir_next+0x64>
 80044e0:	2001      	movs	r0, #1
 80044e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80044e6:	69e3      	ldr	r3, [r4, #28]
 80044e8:	4298      	cmp	r0, r3
 80044ea:	d327      	bcc.n	800453c <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 80044ec:	f1b8 0f00 	cmp.w	r8, #0
 80044f0:	d0e2      	beq.n	80044b8 <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80044f2:	69a9      	ldr	r1, [r5, #24]
 80044f4:	4628      	mov	r0, r5
 80044f6:	f7ff ff36 	bl	8004366 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80044fa:	4606      	mov	r6, r0
 80044fc:	2800      	cmp	r0, #0
 80044fe:	d03d      	beq.n	800457c <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004500:	2801      	cmp	r0, #1
 8004502:	d0e8      	beq.n	80044d6 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004504:	1c43      	adds	r3, r0, #1
 8004506:	d0eb      	beq.n	80044e0 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004508:	4620      	mov	r0, r4
 800450a:	f7ff fbbc 	bl	8003c86 <sync_window>
 800450e:	4680      	mov	r8, r0
 8004510:	2800      	cmp	r0, #0
 8004512:	d1e5      	bne.n	80044e0 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8004514:	4601      	mov	r1, r0
 8004516:	89a2      	ldrh	r2, [r4, #12]
 8004518:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800451c:	f7ff fa84 	bl	8003a28 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004520:	4631      	mov	r1, r6
 8004522:	4620      	mov	r0, r4
 8004524:	f7ff fb08 	bl	8003b38 <clust2sect>
						fs->wflag = 1;
 8004528:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800452c:	6360      	str	r0, [r4, #52]	; 0x34
 800452e:	8963      	ldrh	r3, [r4, #10]
 8004530:	4598      	cmp	r8, r3
 8004532:	d316      	bcc.n	8004562 <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 8004534:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004536:	eba3 0308 	sub.w	r3, r3, r8
 800453a:	6363      	str	r3, [r4, #52]	; 0x34
				dp->clust = clst;		/* Initialize data for new cluster */
 800453c:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 800453e:	4631      	mov	r1, r6
 8004540:	4620      	mov	r0, r4
 8004542:	f7ff faf9 	bl	8003b38 <clust2sect>
 8004546:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004548:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 800454a:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800454c:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8004550:	fbb7 f2f1 	udiv	r2, r7, r1
 8004554:	fb01 7712 	mls	r7, r1, r2, r7
 8004558:	441f      	add	r7, r3
 800455a:	622f      	str	r7, [r5, #32]
	return FR_OK;
 800455c:	2000      	movs	r0, #0
 800455e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 8004562:	f884 9003 	strb.w	r9, [r4, #3]
 8004566:	4620      	mov	r0, r4
 8004568:	f7ff fb6a 	bl	8003c40 <sync_window.part.3>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800456c:	2800      	cmp	r0, #0
 800456e:	d1b7      	bne.n	80044e0 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004570:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004572:	3301      	adds	r3, #1
 8004574:	f108 0801 	add.w	r8, r8, #1
 8004578:	6363      	str	r3, [r4, #52]	; 0x34
 800457a:	e7d8      	b.n	800452e <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800457c:	2007      	movs	r0, #7
}
 800457e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08004584 <dir_find>:
{
 8004584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004588:	2100      	movs	r1, #0
{
 800458a:	b085      	sub	sp, #20
 800458c:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 800458e:	f8d0 a000 	ldr.w	sl, [r0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004592:	f7ff fea3 	bl	80042dc <dir_sdi>
	if (res != FR_OK) return res;
 8004596:	4680      	mov	r8, r0
 8004598:	2800      	cmp	r0, #0
 800459a:	f040 809e 	bne.w	80046da <dir_find+0x156>
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800459e:	f04f 33ff 	mov.w	r3, #4294967295
 80045a2:	f04f 09ff 	mov.w	r9, #255	; 0xff
 80045a6:	632b      	str	r3, [r5, #48]	; 0x30
 80045a8:	464e      	mov	r6, r9
		res = move_window(fs, dp->sect);
 80045aa:	69e9      	ldr	r1, [r5, #28]
 80045ac:	4650      	mov	r0, sl
 80045ae:	f7ff fbba 	bl	8003d26 <move_window>
		if (res != FR_OK) break;
 80045b2:	4680      	mov	r8, r0
 80045b4:	2800      	cmp	r0, #0
 80045b6:	f040 8090 	bne.w	80046da <dir_find+0x156>
		c = dp->dir[DIR_Name];
 80045ba:	6a2c      	ldr	r4, [r5, #32]
 80045bc:	7827      	ldrb	r7, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80045be:	2f00      	cmp	r7, #0
 80045c0:	f000 8091 	beq.w	80046e6 <dir_find+0x162>
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80045c4:	7ae2      	ldrb	r2, [r4, #11]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80045c6:	2fe5      	cmp	r7, #229	; 0xe5
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80045c8:	f002 033f 	and.w	r3, r2, #63	; 0x3f
 80045cc:	71ab      	strb	r3, [r5, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80045ce:	d003      	beq.n	80045d8 <dir_find+0x54>
 80045d0:	0712      	lsls	r2, r2, #28
 80045d2:	d505      	bpl.n	80045e0 <dir_find+0x5c>
 80045d4:	2b0f      	cmp	r3, #15
 80045d6:	d005      	beq.n	80045e4 <dir_find+0x60>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80045d8:	f04f 33ff 	mov.w	r3, #4294967295
 80045dc:	632b      	str	r3, [r5, #48]	; 0x30
 80045de:	e057      	b.n	8004690 <dir_find+0x10c>
			if (a == AM_LFN) {			/* An LFN entry is found */
 80045e0:	2b0f      	cmp	r3, #15
 80045e2:	d15e      	bne.n	80046a2 <dir_find+0x11e>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80045e4:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 80045e8:	0658      	lsls	r0, r3, #25
 80045ea:	d452      	bmi.n	8004692 <dir_find+0x10e>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80045ec:	0679      	lsls	r1, r7, #25
 80045ee:	d547      	bpl.n	8004680 <dir_find+0xfc>
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80045f0:	696a      	ldr	r2, [r5, #20]
						sum = dp->dir[LDIR_Chksum];
 80045f2:	7b63      	ldrb	r3, [r4, #13]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80045f4:	632a      	str	r2, [r5, #48]	; 0x30
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80045f6:	f007 07bf 	and.w	r7, r7, #191	; 0xbf
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80045fa:	f894 900d 	ldrb.w	r9, [r4, #13]
 80045fe:	4599      	cmp	r9, r3
 8004600:	d16f      	bne.n	80046e2 <dir_find+0x15e>
	rv = rv << 8 | ptr[0];
 8004602:	7ee3      	ldrb	r3, [r4, #27]
 8004604:	7ea6      	ldrb	r6, [r4, #26]
 8004606:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800460a:	b236      	sxth	r6, r6
 800460c:	2e00      	cmp	r6, #0
 800460e:	d13f      	bne.n	8004690 <dir_find+0x10c>
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8004610:	f894 8000 	ldrb.w	r8, [r4]
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8004614:	f8da b010 	ldr.w	fp, [sl, #16]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8004618:	f008 083f 	and.w	r8, r8, #63	; 0x3f
 800461c:	f108 33ff 	add.w	r3, r8, #4294967295
 8004620:	f04f 080d 	mov.w	r8, #13
 8004624:	fb08 f803 	mul.w	r8, r8, r3
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004628:	2101      	movs	r1, #1
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800462a:	4b30      	ldr	r3, [pc, #192]	; (80046ec <dir_find+0x168>)
 800462c:	5cf2      	ldrb	r2, [r6, r3]
 800462e:	18a3      	adds	r3, r4, r2
	rv = rv << 8 | ptr[0];
 8004630:	7858      	ldrb	r0, [r3, #1]
 8004632:	5ca3      	ldrb	r3, [r4, r2]
 8004634:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		if (wc) {
 8004638:	b331      	cbz	r1, 8004688 <dir_find+0x104>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800463a:	f1b8 0ffe 	cmp.w	r8, #254	; 0xfe
 800463e:	d827      	bhi.n	8004690 <dir_find+0x10c>
 8004640:	4618      	mov	r0, r3
 8004642:	9303      	str	r3, [sp, #12]
 8004644:	f000 fe56 	bl	80052f4 <ff_wtoupper>
 8004648:	f108 0201 	add.w	r2, r8, #1
 800464c:	9002      	str	r0, [sp, #8]
 800464e:	f83b 0018 	ldrh.w	r0, [fp, r8, lsl #1]
 8004652:	9201      	str	r2, [sp, #4]
 8004654:	f000 fe4e 	bl	80052f4 <ff_wtoupper>
 8004658:	9902      	ldr	r1, [sp, #8]
 800465a:	4281      	cmp	r1, r0
 800465c:	d118      	bne.n	8004690 <dir_find+0x10c>
	rv = rv << 8 | ptr[0];
 800465e:	9b03      	ldr	r3, [sp, #12]
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8004660:	9a01      	ldr	r2, [sp, #4]
	rv = rv << 8 | ptr[0];
 8004662:	4619      	mov	r1, r3
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8004664:	4690      	mov	r8, r2
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8004666:	3601      	adds	r6, #1
 8004668:	2e0d      	cmp	r6, #13
 800466a:	d1de      	bne.n	800462a <dir_find+0xa6>
	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800466c:	7823      	ldrb	r3, [r4, #0]
 800466e:	065a      	lsls	r2, r3, #25
 8004670:	d503      	bpl.n	800467a <dir_find+0xf6>
 8004672:	b111      	cbz	r1, 800467a <dir_find+0xf6>
 8004674:	f83b 3018 	ldrh.w	r3, [fp, r8, lsl #1]
 8004678:	b953      	cbnz	r3, 8004690 <dir_find+0x10c>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800467a:	3f01      	subs	r7, #1
 800467c:	b2fe      	uxtb	r6, r7
 800467e:	e008      	b.n	8004692 <dir_find+0x10e>
 8004680:	42be      	cmp	r6, r7
 8004682:	d105      	bne.n	8004690 <dir_find+0x10c>
 8004684:	464b      	mov	r3, r9
 8004686:	e7b8      	b.n	80045fa <dir_find+0x76>
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8004688:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800468c:	4293      	cmp	r3, r2
 800468e:	d0ea      	beq.n	8004666 <dir_find+0xe2>
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8004690:	26ff      	movs	r6, #255	; 0xff
		res = dir_next(dp, 0);	/* Next entry */
 8004692:	2100      	movs	r1, #0
 8004694:	4628      	mov	r0, r5
 8004696:	f7ff fef4 	bl	8004482 <dir_next>
	} while (res == FR_OK);
 800469a:	4680      	mov	r8, r0
 800469c:	2800      	cmp	r0, #0
 800469e:	d084      	beq.n	80045aa <dir_find+0x26>
 80046a0:	e01b      	b.n	80046da <dir_find+0x156>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80046a2:	b926      	cbnz	r6, 80046ae <dir_find+0x12a>
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff fa66 	bl	8003b76 <sum_sfn>
 80046aa:	4581      	cmp	r9, r0
 80046ac:	d015      	beq.n	80046da <dir_find+0x156>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80046ae:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 80046b2:	07db      	lsls	r3, r3, #31
 80046b4:	d490      	bmi.n	80045d8 <dir_find+0x54>
 80046b6:	f104 010b 	add.w	r1, r4, #11
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80046ba:	f105 0224 	add.w	r2, r5, #36	; 0x24
		r = *d++ - *s++;
 80046be:	f814 3b01 	ldrb.w	r3, [r4], #1
 80046c2:	f812 0b01 	ldrb.w	r0, [r2], #1
	} while (--cnt && r == 0);
 80046c6:	428c      	cmp	r4, r1
		r = *d++ - *s++;
 80046c8:	eba3 0300 	sub.w	r3, r3, r0
	} while (--cnt && r == 0);
 80046cc:	d002      	beq.n	80046d4 <dir_find+0x150>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d0f5      	beq.n	80046be <dir_find+0x13a>
 80046d2:	e781      	b.n	80045d8 <dir_find+0x54>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f47f af7f 	bne.w	80045d8 <dir_find+0x54>
}
 80046da:	4640      	mov	r0, r8
 80046dc:	b005      	add	sp, #20
 80046de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046e2:	4699      	mov	r9, r3
 80046e4:	e7d4      	b.n	8004690 <dir_find+0x10c>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80046e6:	f04f 0804 	mov.w	r8, #4
 80046ea:	e7f6      	b.n	80046da <dir_find+0x156>
 80046ec:	08007cd0 	.word	0x08007cd0

080046f0 <dir_register>:
{
 80046f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80046f4:	f890 402f 	ldrb.w	r4, [r0, #47]	; 0x2f
 80046f8:	f014 04a0 	ands.w	r4, r4, #160	; 0xa0
{
 80046fc:	b089      	sub	sp, #36	; 0x24
 80046fe:	4605      	mov	r5, r0
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8004700:	f040 8084 	bne.w	800480c <dir_register+0x11c>
	FATFS *fs = dp->obj.fs;
 8004704:	6806      	ldr	r6, [r0, #0]
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8004706:	6932      	ldr	r2, [r6, #16]
 8004708:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d155      	bne.n	80047bc <dir_register+0xcc>
	mem_cpy(sn, dp->fn, 12);
 8004710:	f105 0724 	add.w	r7, r5, #36	; 0x24
 8004714:	220c      	movs	r2, #12
 8004716:	4639      	mov	r1, r7
 8004718:	a805      	add	r0, sp, #20
 800471a:	f7ff fa6e 	bl	8003bfa <mem_cpy.part.0>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800471e:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8004722:	07db      	lsls	r3, r3, #31
 8004724:	d57b      	bpl.n	800481e <dir_register+0x12e>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8004726:	2340      	movs	r3, #64	; 0x40
				if (sr & 0x10000) sr ^= 0x11021;
 8004728:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8004958 <dir_register+0x268>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800472c:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8004730:	f04f 0901 	mov.w	r9, #1
 8004734:	220b      	movs	r2, #11
 8004736:	a905      	add	r1, sp, #20
 8004738:	4638      	mov	r0, r7
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800473a:	f8d6 a010 	ldr.w	sl, [r6, #16]
 800473e:	f7ff fa5c 	bl	8003bfa <mem_cpy.part.0>
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8004742:	f1b9 0f05 	cmp.w	r9, #5
 8004746:	d84e      	bhi.n	80047e6 <dir_register+0xf6>
 8004748:	464b      	mov	r3, r9
		while (*lfn) {	/* Create a CRC */
 800474a:	2207      	movs	r2, #7
		c = (BYTE)((seq % 16) + '0');
 800474c:	f003 000f 	and.w	r0, r3, #15
 8004750:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
 8004754:	2939      	cmp	r1, #57	; 0x39
 8004756:	bf88      	it	hi
 8004758:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
 800475c:	3a01      	subs	r2, #1
 800475e:	a803      	add	r0, sp, #12
 8004760:	4410      	add	r0, r2
	} while (seq);
 8004762:	091b      	lsrs	r3, r3, #4
		ns[i--] = c;
 8004764:	7041      	strb	r1, [r0, #1]
	} while (seq);
 8004766:	d1f1      	bne.n	800474c <dir_register+0x5c>
	ns[i] = '~';
 8004768:	a908      	add	r1, sp, #32
 800476a:	4411      	add	r1, r2
 800476c:	207e      	movs	r0, #126	; 0x7e
 800476e:	f801 0c14 	strb.w	r0, [r1, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8004772:	429a      	cmp	r2, r3
 8004774:	d03d      	beq.n	80047f2 <dir_register+0x102>
 8004776:	5cf9      	ldrb	r1, [r7, r3]
 8004778:	2920      	cmp	r1, #32
 800477a:	d138      	bne.n	80047ee <dir_register+0xfe>
 800477c:	443b      	add	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800477e:	2a07      	cmp	r2, #7
 8004780:	bf9b      	ittet	ls
 8004782:	a908      	addls	r1, sp, #32
 8004784:	1889      	addls	r1, r1, r2
 8004786:	2120      	movhi	r1, #32
 8004788:	f811 1c14 	ldrbls.w	r1, [r1, #-20]
 800478c:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
 8004790:	eba3 0107 	sub.w	r1, r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8004794:	bf98      	it	ls
 8004796:	3201      	addls	r2, #1
	} while (j < 8);
 8004798:	2907      	cmp	r1, #7
 800479a:	d9f0      	bls.n	800477e <dir_register+0x8e>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800479c:	4628      	mov	r0, r5
 800479e:	f7ff fef1 	bl	8004584 <dir_find>
 80047a2:	4682      	mov	sl, r0
			if (res != FR_OK) break;
 80047a4:	bba8      	cbnz	r0, 8004812 <dir_register+0x122>
		for (n = 1; n < 100; n++) {
 80047a6:	f109 0901 	add.w	r9, r9, #1
 80047aa:	f1b9 0f64 	cmp.w	r9, #100	; 0x64
 80047ae:	d1c1      	bne.n	8004734 <dir_register+0x44>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 80047b0:	f04f 0a07 	mov.w	sl, #7
}
 80047b4:	4650      	mov	r0, sl
 80047b6:	b009      	add	sp, #36	; 0x24
 80047b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80047bc:	3401      	adds	r4, #1
 80047be:	e7a3      	b.n	8004708 <dir_register+0x18>
		while (*lfn) {	/* Create a CRC */
 80047c0:	2010      	movs	r0, #16
				sr = (sr << 1) + (wc & 1);
 80047c2:	f002 0e01 	and.w	lr, r2, #1
 80047c6:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
				if (sr & 0x10000) sr ^= 0x11021;
 80047ca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80047ce:	bf18      	it	ne
 80047d0:	ea83 0308 	eorne.w	r3, r3, r8
			for (i = 0; i < 16; i++) {
 80047d4:	3801      	subs	r0, #1
				wc >>= 1;
 80047d6:	ea4f 0252 	mov.w	r2, r2, lsr #1
			for (i = 0; i < 16; i++) {
 80047da:	d1f2      	bne.n	80047c2 <dir_register+0xd2>
		while (*lfn) {	/* Create a CRC */
 80047dc:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 80047e0:	2a00      	cmp	r2, #0
 80047e2:	d1ed      	bne.n	80047c0 <dir_register+0xd0>
 80047e4:	e7b1      	b.n	800474a <dir_register+0x5a>
 80047e6:	f1aa 0102 	sub.w	r1, sl, #2
	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80047ea:	464b      	mov	r3, r9
 80047ec:	e7f6      	b.n	80047dc <dir_register+0xec>
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80047ee:	3301      	adds	r3, #1
 80047f0:	e7bf      	b.n	8004772 <dir_register+0x82>
 80047f2:	4613      	mov	r3, r2
 80047f4:	e7c2      	b.n	800477c <dir_register+0x8c>
				n = 0;					/* Not a blank entry. Restart to search */
 80047f6:	4680      	mov	r8, r0
			res = dir_next(dp, 1);
 80047f8:	2101      	movs	r1, #1
 80047fa:	4628      	mov	r0, r5
 80047fc:	f7ff fe41 	bl	8004482 <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8004800:	4682      	mov	sl, r0
 8004802:	b310      	cbz	r0, 800484a <dir_register+0x15a>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8004804:	f1ba 0f04 	cmp.w	sl, #4
 8004808:	d0d2      	beq.n	80047b0 <dir_register+0xc0>
 800480a:	e7d3      	b.n	80047b4 <dir_register+0xc4>
	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800480c:	f04f 0a06 	mov.w	sl, #6
 8004810:	e7d0      	b.n	80047b4 <dir_register+0xc4>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8004812:	2804      	cmp	r0, #4
 8004814:	d1ce      	bne.n	80047b4 <dir_register+0xc4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8004816:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800481a:	f885 302f 	strb.w	r3, [r5, #47]	; 0x2f
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800481e:	f89d 301f 	ldrb.w	r3, [sp, #31]
	FATFS *fs = dp->obj.fs;
 8004822:	f8d5 9000 	ldr.w	r9, [r5]
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8004826:	079b      	lsls	r3, r3, #30
 8004828:	bf48      	it	mi
 800482a:	340c      	addmi	r4, #12
	res = dir_sdi(dp, 0);
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	4628      	mov	r0, r5
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8004832:	bf49      	itett	mi
 8004834:	230d      	movmi	r3, #13
 8004836:	2401      	movpl	r4, #1
 8004838:	fbb4 f4f3 	udivmi	r4, r4, r3
 800483c:	3401      	addmi	r4, #1
	res = dir_sdi(dp, 0);
 800483e:	f7ff fd4d 	bl	80042dc <dir_sdi>
	if (res == FR_OK) {
 8004842:	4682      	mov	sl, r0
 8004844:	2800      	cmp	r0, #0
 8004846:	d1dd      	bne.n	8004804 <dir_register+0x114>
 8004848:	4680      	mov	r8, r0
			res = move_window(fs, dp->sect);
 800484a:	69e9      	ldr	r1, [r5, #28]
 800484c:	4648      	mov	r0, r9
 800484e:	f7ff fa6a 	bl	8003d26 <move_window>
			if (res != FR_OK) break;
 8004852:	4682      	mov	sl, r0
 8004854:	2800      	cmp	r0, #0
 8004856:	d1d5      	bne.n	8004804 <dir_register+0x114>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8004858:	6a2b      	ldr	r3, [r5, #32]
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2be5      	cmp	r3, #229	; 0xe5
 800485e:	d001      	beq.n	8004864 <dir_register+0x174>
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1c8      	bne.n	80047f6 <dir_register+0x106>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8004864:	f108 0801 	add.w	r8, r8, #1
 8004868:	4544      	cmp	r4, r8
 800486a:	d1c5      	bne.n	80047f8 <dir_register+0x108>
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800486c:	3c01      	subs	r4, #1
 800486e:	d056      	beq.n	800491e <dir_register+0x22e>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8004870:	6969      	ldr	r1, [r5, #20]
 8004872:	4628      	mov	r0, r5
 8004874:	eba1 1144 	sub.w	r1, r1, r4, lsl #5
 8004878:	f7ff fd30 	bl	80042dc <dir_sdi>
		if (res == FR_OK) {
 800487c:	4682      	mov	sl, r0
 800487e:	2800      	cmp	r0, #0
 8004880:	d198      	bne.n	80047b4 <dir_register+0xc4>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8004882:	4638      	mov	r0, r7
 8004884:	f7ff f977 	bl	8003b76 <sum_sfn>
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8004888:	f64f 79ff 	movw	r9, #65535	; 0xffff
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800488c:	4680      	mov	r8, r0
				res = move_window(fs, dp->sect);
 800488e:	69e9      	ldr	r1, [r5, #28]
 8004890:	4630      	mov	r0, r6
 8004892:	f7ff fa48 	bl	8003d26 <move_window>
 8004896:	4682      	mov	sl, r0
				if (res != FR_OK) break;
 8004898:	2800      	cmp	r0, #0
 800489a:	d18b      	bne.n	80047b4 <dir_register+0xc4>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800489c:	6a2b      	ldr	r3, [r5, #32]
 800489e:	f8d6 c010 	ldr.w	ip, [r6, #16]
	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80048a2:	f883 800d 	strb.w	r8, [r3, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80048a6:	220f      	movs	r2, #15
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80048a8:	b2e1      	uxtb	r1, r4
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80048aa:	f04f 0e0d 	mov.w	lr, #13
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80048ae:	72da      	strb	r2, [r3, #11]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80048b0:	1e4a      	subs	r2, r1, #1
 80048b2:	fb0e f202 	mul.w	r2, lr, r2
	dir[LDIR_Type] = 0;
 80048b6:	7318      	strb	r0, [r3, #12]
	*ptr++ = (BYTE)val; val >>= 8;
 80048b8:	7698      	strb	r0, [r3, #26]
	*ptr++ = (BYTE)val;
 80048ba:	76d8      	strb	r0, [r3, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80048bc:	9201      	str	r2, [sp, #4]
	s = wc = 0;
 80048be:	4686      	mov	lr, r0
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 80048c0:	4548      	cmp	r0, r9
 80048c2:	bf1f      	itttt	ne
 80048c4:	9a01      	ldrne	r2, [sp, #4]
 80048c6:	f83c 0012 	ldrhne.w	r0, [ip, r2, lsl #1]
 80048ca:	3201      	addne	r2, #1
 80048cc:	9201      	strne	r2, [sp, #4]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80048ce:	4a21      	ldr	r2, [pc, #132]	; (8004954 <dir_register+0x264>)
 80048d0:	f81e a002 	ldrb.w	sl, [lr, r2]
	} while (++s < 13);
 80048d4:	f10e 0e01 	add.w	lr, lr, #1
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80048d8:	eb03 0b0a 	add.w	fp, r3, sl
	*ptr++ = (BYTE)val; val >>= 8;
 80048dc:	f803 000a 	strb.w	r0, [r3, sl]
 80048e0:	ea4f 2a10 	mov.w	sl, r0, lsr #8
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80048e4:	2800      	cmp	r0, #0
 80048e6:	bf08      	it	eq
 80048e8:	4648      	moveq	r0, r9
	} while (++s < 13);
 80048ea:	f1be 0f0d 	cmp.w	lr, #13
	*ptr++ = (BYTE)val;
 80048ee:	f88b a001 	strb.w	sl, [fp, #1]
	} while (++s < 13);
 80048f2:	d1e5      	bne.n	80048c0 <dir_register+0x1d0>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80048f4:	4548      	cmp	r0, r9
 80048f6:	d003      	beq.n	8004900 <dir_register+0x210>
 80048f8:	9a01      	ldr	r2, [sp, #4]
 80048fa:	f83c 2012 	ldrh.w	r2, [ip, r2, lsl #1]
 80048fe:	b90a      	cbnz	r2, 8004904 <dir_register+0x214>
 8004900:	f041 0140 	orr.w	r1, r1, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8004904:	7019      	strb	r1, [r3, #0]
				fs->wflag = 1;
 8004906:	2301      	movs	r3, #1
 8004908:	70f3      	strb	r3, [r6, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800490a:	2100      	movs	r1, #0
 800490c:	4628      	mov	r0, r5
 800490e:	f7ff fdb8 	bl	8004482 <dir_next>
			} while (res == FR_OK && --nent);
 8004912:	4682      	mov	sl, r0
 8004914:	2800      	cmp	r0, #0
 8004916:	f47f af4d 	bne.w	80047b4 <dir_register+0xc4>
 800491a:	3c01      	subs	r4, #1
 800491c:	d1b7      	bne.n	800488e <dir_register+0x19e>
		res = move_window(fs, dp->sect);
 800491e:	69e9      	ldr	r1, [r5, #28]
 8004920:	4630      	mov	r0, r6
 8004922:	f7ff fa00 	bl	8003d26 <move_window>
		if (res == FR_OK) {
 8004926:	4682      	mov	sl, r0
 8004928:	2800      	cmp	r0, #0
 800492a:	f47f af43 	bne.w	80047b4 <dir_register+0xc4>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800492e:	2220      	movs	r2, #32
 8004930:	4651      	mov	r1, sl
 8004932:	6a28      	ldr	r0, [r5, #32]
 8004934:	f7ff f878 	bl	8003a28 <mem_set>
 8004938:	220b      	movs	r2, #11
 800493a:	4639      	mov	r1, r7
 800493c:	6a28      	ldr	r0, [r5, #32]
 800493e:	f7ff f95c 	bl	8003bfa <mem_cpy.part.0>
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8004942:	f895 302f 	ldrb.w	r3, [r5, #47]	; 0x2f
 8004946:	6a2a      	ldr	r2, [r5, #32]
 8004948:	f003 0318 	and.w	r3, r3, #24
 800494c:	7313      	strb	r3, [r2, #12]
			fs->wflag = 1;
 800494e:	2301      	movs	r3, #1
 8004950:	70f3      	strb	r3, [r6, #3]
 8004952:	e72f      	b.n	80047b4 <dir_register+0xc4>
 8004954:	08007cd0 	.word	0x08007cd0
 8004958:	00011021 	.word	0x00011021

0800495c <follow_path>:
{
 800495c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	FATFS *fs = obj->fs;
 8004960:	6803      	ldr	r3, [r0, #0]
 8004962:	9300      	str	r3, [sp, #0]
{
 8004964:	4607      	mov	r7, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8004966:	780b      	ldrb	r3, [r1, #0]
 8004968:	2b2f      	cmp	r3, #47	; 0x2f
 800496a:	4688      	mov	r8, r1
 800496c:	f101 0101 	add.w	r1, r1, #1
 8004970:	d0f9      	beq.n	8004966 <follow_path+0xa>
 8004972:	2b5c      	cmp	r3, #92	; 0x5c
 8004974:	d0f7      	beq.n	8004966 <follow_path+0xa>
		obj->sclust = 0;					/* Start from root directory */
 8004976:	2100      	movs	r1, #0
 8004978:	60b9      	str	r1, [r7, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800497a:	f898 3000 	ldrb.w	r3, [r8]
 800497e:	2b1f      	cmp	r3, #31
 8004980:	d87b      	bhi.n	8004a7a <follow_path+0x11e>
		dp->fn[NSFLAG] = NS_NONAME;
 8004982:	2380      	movs	r3, #128	; 0x80
		res = dir_sdi(dp, 0);
 8004984:	4638      	mov	r0, r7
		dp->fn[NSFLAG] = NS_NONAME;
 8004986:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
}
 800498a:	b003      	add	sp, #12
 800498c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		res = dir_sdi(dp, 0);
 8004990:	f7ff bca4 	b.w	80042dc <dir_sdi>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8004994:	285c      	cmp	r0, #92	; 0x5c
 8004996:	f000 8081 	beq.w	8004a9c <follow_path+0x140>
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800499a:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
 800499e:	d00b      	beq.n	80049b8 <follow_path+0x5c>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80049a0:	2101      	movs	r1, #1
 80049a2:	f000 fc89 	bl	80052b8 <ff_convert>
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80049a6:	b138      	cbz	r0, 80049b8 <follow_path+0x5c>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80049a8:	287f      	cmp	r0, #127	; 0x7f
 80049aa:	d807      	bhi.n	80049bc <follow_path+0x60>
 80049ac:	4987      	ldr	r1, [pc, #540]	; (8004bcc <follow_path+0x270>)
	while (*str && *str != chr) str++;
 80049ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80049b2:	b11a      	cbz	r2, 80049bc <follow_path+0x60>
 80049b4:	4290      	cmp	r0, r2
 80049b6:	d1fa      	bne.n	80049ae <follow_path+0x52>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80049b8:	2006      	movs	r0, #6
 80049ba:	e0f6      	b.n	8004baa <follow_path+0x24e>
		lfn[di++] = w;					/* Store the Unicode character */
 80049bc:	f825 0f02 	strh.w	r0, [r5, #2]!
 80049c0:	4626      	mov	r6, r4
 80049c2:	e062      	b.n	8004a8a <follow_path+0x12e>
		w = lfn[di - 1];
 80049c4:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
		if (w != ' ' && w != '.') break;
 80049c8:	2920      	cmp	r1, #32
 80049ca:	d001      	beq.n	80049d0 <follow_path+0x74>
 80049cc:	292e      	cmp	r1, #46	; 0x2e
 80049ce:	d178      	bne.n	8004ac2 <follow_path+0x166>
		di--;
 80049d0:	3e01      	subs	r6, #1
 80049d2:	e074      	b.n	8004abe <follow_path+0x162>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 80049d4:	3101      	adds	r1, #1
 80049d6:	e084      	b.n	8004ae2 <follow_path+0x186>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80049d8:	45d1      	cmp	r9, sl
 80049da:	f080 80ac 	bcs.w	8004b36 <follow_path+0x1da>
 80049de:	42b2      	cmp	r2, r6
 80049e0:	d111      	bne.n	8004a06 <follow_path+0xaa>
			if (ni == 11) {				/* Long extension */
 80049e2:	f1ba 0f0b 	cmp.w	sl, #11
 80049e6:	d106      	bne.n	80049f6 <follow_path+0x9a>
 80049e8:	e0a9      	b.n	8004b3e <follow_path+0x1e2>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80049ea:	42b2      	cmp	r2, r6
 80049ec:	d003      	beq.n	80049f6 <follow_path+0x9a>
 80049ee:	f044 0403 	orr.w	r4, r4, #3
			if (si > di) break;			/* No extension */
 80049f2:	f200 80a8 	bhi.w	8004b46 <follow_path+0x1ea>
			b <<= 2; continue;
 80049f6:	00ad      	lsls	r5, r5, #2
 80049f8:	b2ed      	uxtb	r5, r5
 80049fa:	4632      	mov	r2, r6
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80049fc:	f04f 0a0b 	mov.w	sl, #11
 8004a00:	f04f 0908 	mov.w	r9, #8
 8004a04:	e090      	b.n	8004b28 <follow_path+0x1cc>
		if (w >= 0x80) {				/* Non ASCII character */
 8004a06:	287f      	cmp	r0, #127	; 0x7f
 8004a08:	d90d      	bls.n	8004a26 <follow_path+0xca>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8004a0a:	2100      	movs	r1, #0
 8004a0c:	9201      	str	r2, [sp, #4]
 8004a0e:	f000 fc53 	bl	80052b8 <ff_convert>
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8004a12:	9a01      	ldr	r2, [sp, #4]
 8004a14:	b118      	cbz	r0, 8004a1e <follow_path+0xc2>
 8004a16:	4b6e      	ldr	r3, [pc, #440]	; (8004bd0 <follow_path+0x274>)
 8004a18:	4418      	add	r0, r3
 8004a1a:	f810 0c80 	ldrb.w	r0, [r0, #-128]
 8004a1e:	b280      	uxth	r0, r0
			cf |= NS_LFN;				/* Force create LFN entry */
 8004a20:	f044 0402 	orr.w	r4, r4, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8004a24:	b138      	cbz	r0, 8004a36 <follow_path+0xda>
 8004a26:	4b6b      	ldr	r3, [pc, #428]	; (8004bd4 <follow_path+0x278>)
	while (*str && *str != chr) str++;
 8004a28:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8004a2c:	2900      	cmp	r1, #0
 8004a2e:	f000 80bf 	beq.w	8004bb0 <follow_path+0x254>
 8004a32:	4281      	cmp	r1, r0
 8004a34:	d1f8      	bne.n	8004a28 <follow_path+0xcc>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8004a36:	f044 0403 	orr.w	r4, r4, #3
 8004a3a:	205f      	movs	r0, #95	; 0x5f
		dp->fn[i++] = (BYTE)w;
 8004a3c:	eb07 0109 	add.w	r1, r7, r9
 8004a40:	f109 0901 	add.w	r9, r9, #1
 8004a44:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
 8004a48:	e06e      	b.n	8004b28 <follow_path+0x1cc>
					b |= 2;
 8004a4a:	f045 0502 	orr.w	r5, r5, #2
 8004a4e:	e7f5      	b.n	8004a3c <follow_path+0xe0>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004a50:	075a      	lsls	r2, r3, #29
 8004a52:	f100 80aa 	bmi.w	8004baa <follow_path+0x24e>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8004a56:	79bb      	ldrb	r3, [r7, #6]
 8004a58:	06db      	lsls	r3, r3, #27
 8004a5a:	d567      	bpl.n	8004b2c <follow_path+0x1d0>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8004a5c:	9b00      	ldr	r3, [sp, #0]
 8004a5e:	6978      	ldr	r0, [r7, #20]
 8004a60:	899a      	ldrh	r2, [r3, #12]
 8004a62:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004a66:	fbb0 f3f2 	udiv	r3, r0, r2
 8004a6a:	fb02 0313 	mls	r3, r2, r3, r0
 8004a6e:	4419      	add	r1, r3
 8004a70:	9b00      	ldr	r3, [sp, #0]
 8004a72:	7818      	ldrb	r0, [r3, #0]
 8004a74:	f7ff f8ca 	bl	8003c0c <ld_clust.isra.1>
 8004a78:	60b8      	str	r0, [r7, #8]
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8004a80:	f108 39ff 	add.w	r9, r8, #4294967295
 8004a84:	f1ab 0502 	sub.w	r5, fp, #2
 8004a88:	2600      	movs	r6, #0
		w = p[si++];					/* Get a character */
 8004a8a:	f819 0f01 	ldrb.w	r0, [r9, #1]!
		if (w < ' ') break;				/* Break if end of the path name */
 8004a8e:	281f      	cmp	r0, #31
		w = p[si++];					/* Get a character */
 8004a90:	f106 0401 	add.w	r4, r6, #1
		if (w < ' ') break;				/* Break if end of the path name */
 8004a94:	d90c      	bls.n	8004ab0 <follow_path+0x154>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8004a96:	282f      	cmp	r0, #47	; 0x2f
 8004a98:	f47f af7c 	bne.w	8004994 <follow_path+0x38>
 8004a9c:	eb08 0204 	add.w	r2, r8, r4
 8004aa0:	eba2 0408 	sub.w	r4, r2, r8
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8004aa4:	f812 1b01 	ldrb.w	r1, [r2], #1
 8004aa8:	292f      	cmp	r1, #47	; 0x2f
 8004aaa:	d0f9      	beq.n	8004aa0 <follow_path+0x144>
 8004aac:	295c      	cmp	r1, #92	; 0x5c
 8004aae:	d0f7      	beq.n	8004aa0 <follow_path+0x144>
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8004ab0:	2820      	cmp	r0, #32
	*path = &p[si];						/* Return pointer to the next segment */
 8004ab2:	44a0      	add	r8, r4
 8004ab4:	eb0b 0246 	add.w	r2, fp, r6, lsl #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8004ab8:	bf34      	ite	cc
 8004aba:	2404      	movcc	r4, #4
 8004abc:	2400      	movcs	r4, #0
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8004abe:	2e00      	cmp	r6, #0
 8004ac0:	d180      	bne.n	80049c4 <follow_path+0x68>
	lfn[di] = 0;						/* LFN is created */
 8004ac2:	f04f 0900 	mov.w	r9, #0
 8004ac6:	eb0b 0546 	add.w	r5, fp, r6, lsl #1
 8004aca:	f82b 9016 	strh.w	r9, [fp, r6, lsl #1]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8004ace:	2e00      	cmp	r6, #0
 8004ad0:	f43f af72 	beq.w	80049b8 <follow_path+0x5c>
	mem_set(dp->fn, ' ', 11);
 8004ad4:	2120      	movs	r1, #32
 8004ad6:	220b      	movs	r2, #11
 8004ad8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004adc:	f7fe ffa4 	bl	8003a28 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8004ae0:	4649      	mov	r1, r9
 8004ae2:	f83b 2011 	ldrh.w	r2, [fp, r1, lsl #1]
 8004ae6:	2a20      	cmp	r2, #32
 8004ae8:	f43f af74 	beq.w	80049d4 <follow_path+0x78>
 8004aec:	2a2e      	cmp	r2, #46	; 0x2e
 8004aee:	f43f af71 	beq.w	80049d4 <follow_path+0x78>
	if (si) cf |= NS_LOSS | NS_LFN;
 8004af2:	b109      	cbz	r1, 8004af8 <follow_path+0x19c>
 8004af4:	f044 0403 	orr.w	r4, r4, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8004af8:	f835 2d02 	ldrh.w	r2, [r5, #-2]!
 8004afc:	2a2e      	cmp	r2, #46	; 0x2e
 8004afe:	d001      	beq.n	8004b04 <follow_path+0x1a8>
 8004b00:	3e01      	subs	r6, #1
 8004b02:	d1f9      	bne.n	8004af8 <follow_path+0x19c>
		dp->fn[i++] = (BYTE)w;
 8004b04:	f04f 0900 	mov.w	r9, #0
 8004b08:	f04f 0a08 	mov.w	sl, #8
 8004b0c:	464d      	mov	r5, r9
		w = lfn[si++];					/* Get an LFN character */
 8004b0e:	f83b 0011 	ldrh.w	r0, [fp, r1, lsl #1]
 8004b12:	1c4a      	adds	r2, r1, #1
		if (!w) break;					/* Break on end of the LFN */
 8004b14:	b1b8      	cbz	r0, 8004b46 <follow_path+0x1ea>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8004b16:	2820      	cmp	r0, #32
 8004b18:	d004      	beq.n	8004b24 <follow_path+0x1c8>
 8004b1a:	282e      	cmp	r0, #46	; 0x2e
 8004b1c:	f47f af5c 	bne.w	80049d8 <follow_path+0x7c>
 8004b20:	42b2      	cmp	r2, r6
 8004b22:	d005      	beq.n	8004b30 <follow_path+0x1d4>
			cf |= NS_LOSS | NS_LFN; continue;
 8004b24:	f044 0403 	orr.w	r4, r4, #3
		dp->fn[i++] = (BYTE)w;
 8004b28:	4611      	mov	r1, r2
 8004b2a:	e7f0      	b.n	8004b0e <follow_path+0x1b2>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004b2c:	2005      	movs	r0, #5
	return res;
 8004b2e:	e03c      	b.n	8004baa <follow_path+0x24e>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8004b30:	45d1      	cmp	r9, sl
 8004b32:	f4ff af56 	bcc.w	80049e2 <follow_path+0x86>
			if (ni == 11) {				/* Long extension */
 8004b36:	f1ba 0f0b 	cmp.w	sl, #11
 8004b3a:	f47f af56 	bne.w	80049ea <follow_path+0x8e>
				cf |= NS_LOSS | NS_LFN; break;
 8004b3e:	f044 0403 	orr.w	r4, r4, #3
 8004b42:	f04f 0a0b 	mov.w	sl, #11
	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8004b46:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004b4a:	2be5      	cmp	r3, #229	; 0xe5
 8004b4c:	bf04      	itt	eq
 8004b4e:	2305      	moveq	r3, #5
 8004b50:	f887 3024 	strbeq.w	r3, [r7, #36]	; 0x24
	if (ni == 8) b <<= 2;
 8004b54:	f1ba 0f08 	cmp.w	sl, #8
 8004b58:	bf04      	itt	eq
 8004b5a:	00ad      	lsleq	r5, r5, #2
 8004b5c:	b2ed      	uxtbeq	r5, r5
 8004b5e:	f005 030c 	and.w	r3, r5, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8004b62:	2b0c      	cmp	r3, #12
 8004b64:	d003      	beq.n	8004b6e <follow_path+0x212>
 8004b66:	f005 0203 	and.w	r2, r5, #3
 8004b6a:	2a03      	cmp	r2, #3
 8004b6c:	d101      	bne.n	8004b72 <follow_path+0x216>
 8004b6e:	f044 0402 	orr.w	r4, r4, #2
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8004b72:	07a1      	lsls	r1, r4, #30
 8004b74:	d409      	bmi.n	8004b8a <follow_path+0x22e>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8004b76:	f005 0503 	and.w	r5, r5, #3
 8004b7a:	2d01      	cmp	r5, #1
 8004b7c:	bf08      	it	eq
 8004b7e:	f044 0410 	orreq.w	r4, r4, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	bf08      	it	eq
 8004b86:	f044 0408 	orreq.w	r4, r4, #8
	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8004b8a:	f887 402f 	strb.w	r4, [r7, #47]	; 0x2f
			res = dir_find(dp);				/* Find an object with the segment name */
 8004b8e:	4638      	mov	r0, r7
 8004b90:	f7ff fcf8 	bl	8004584 <dir_find>
			ns = dp->fn[NSFLAG];
 8004b94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	f43f af59 	beq.w	8004a50 <follow_path+0xf4>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004b9e:	2804      	cmp	r0, #4
 8004ba0:	d103      	bne.n	8004baa <follow_path+0x24e>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004ba2:	f013 0f04 	tst.w	r3, #4
 8004ba6:	bf08      	it	eq
 8004ba8:	2005      	moveq	r0, #5
}
 8004baa:	b003      	add	sp, #12
 8004bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (IsUpper(w)) {		/* ASCII large capital */
 8004bb0:	f1a0 0141 	sub.w	r1, r0, #65	; 0x41
 8004bb4:	2919      	cmp	r1, #25
 8004bb6:	f67f af48 	bls.w	8004a4a <follow_path+0xee>
					if (IsLower(w)) {	/* ASCII small capital */
 8004bba:	f1a0 0161 	sub.w	r1, r0, #97	; 0x61
 8004bbe:	2919      	cmp	r1, #25
						b |= 1; w -= 0x20;
 8004bc0:	bf9e      	ittt	ls
 8004bc2:	3820      	subls	r0, #32
 8004bc4:	f045 0501 	orrls.w	r5, r5, #1
 8004bc8:	b280      	uxthls	r0, r0
 8004bca:	e737      	b.n	8004a3c <follow_path+0xe0>
 8004bcc:	08007cdc 	.word	0x08007cdc
 8004bd0:	08007c50 	.word	0x08007c50
 8004bd4:	08007ce5 	.word	0x08007ce5

08004bd8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004bd8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8004bda:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8004bdc:	a804      	add	r0, sp, #16
{
 8004bde:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8004be0:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8004be4:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8004be6:	f7fe ffd5 	bl	8003b94 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8004bea:	1e05      	subs	r5, r0, #0
 8004bec:	db1f      	blt.n	8004c2e <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004bee:	4912      	ldr	r1, [pc, #72]	; (8004c38 <f_mount+0x60>)
 8004bf0:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8004bf4:	b15c      	cbz	r4, 8004c0e <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8004bf6:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <f_mount+0x64>)
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	4294      	cmp	r4, r2
 8004bfc:	bf04      	itt	eq
 8004bfe:	2200      	moveq	r2, #0
 8004c00:	601a      	streq	r2, [r3, #0]
 8004c02:	691a      	ldr	r2, [r3, #16]
 8004c04:	2000      	movs	r0, #0
 8004c06:	4294      	cmp	r4, r2
 8004c08:	bf08      	it	eq
 8004c0a:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004c0c:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 8004c0e:	9801      	ldr	r0, [sp, #4]
 8004c10:	b108      	cbz	r0, 8004c16 <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 8004c12:	2300      	movs	r3, #0
 8004c14:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004c16:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004c1a:	b130      	cbz	r0, 8004c2a <f_mount+0x52>
 8004c1c:	2e01      	cmp	r6, #1
 8004c1e:	d108      	bne.n	8004c32 <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8004c20:	2200      	movs	r2, #0
 8004c22:	a901      	add	r1, sp, #4
 8004c24:	4668      	mov	r0, sp
 8004c26:	f7ff f8d9 	bl	8003ddc <find_volume>
	LEAVE_FF(fs, res);
}
 8004c2a:	b004      	add	sp, #16
 8004c2c:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8004c2e:	200b      	movs	r0, #11
 8004c30:	e7fb      	b.n	8004c2a <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004c32:	2000      	movs	r0, #0
 8004c34:	e7f9      	b.n	8004c2a <f_mount+0x52>
 8004c36:	bf00      	nop
 8004c38:	200000ec 	.word	0x200000ec
 8004c3c:	200000f0 	.word	0x200000f0

08004c40 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8004c40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c44:	b091      	sub	sp, #68	; 0x44
 8004c46:	4690      	mov	r8, r2
 8004c48:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8004c4a:	4605      	mov	r5, r0
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	f000 80f0 	beq.w	8004e32 <f_open+0x1f2>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8004c52:	f002 063f 	and.w	r6, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8004c56:	4632      	mov	r2, r6
 8004c58:	a902      	add	r1, sp, #8
 8004c5a:	a801      	add	r0, sp, #4
 8004c5c:	f7ff f8be 	bl	8003ddc <find_volume>
	if (res == FR_OK) {
 8004c60:	2800      	cmp	r0, #0
 8004c62:	f040 80e4 	bne.w	8004e2e <f_open+0x1ee>
		dj.obj.fs = fs;
 8004c66:	9b02      	ldr	r3, [sp, #8]
 8004c68:	9303      	str	r3, [sp, #12]
		INIT_NAMBUF(fs);
 8004c6a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004c6e:	f000 fb83 	bl	8005378 <ff_memalloc>
 8004c72:	4607      	mov	r7, r0
 8004c74:	2800      	cmp	r0, #0
 8004c76:	f000 80de 	beq.w	8004e36 <f_open+0x1f6>
 8004c7a:	9b02      	ldr	r3, [sp, #8]
		res = follow_path(&dj, path);	/* Follow the file path */
 8004c7c:	9901      	ldr	r1, [sp, #4]
		INIT_NAMBUF(fs);
 8004c7e:	6118      	str	r0, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8004c80:	a803      	add	r0, sp, #12
 8004c82:	f7ff fe6b 	bl	800495c <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8004c86:	4604      	mov	r4, r0
 8004c88:	b960      	cbnz	r0, 8004ca4 <f_open+0x64>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8004c8a:	f99d 303b 	ldrsb.w	r3, [sp, #59]	; 0x3b
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	db66      	blt.n	8004d60 <f_open+0x120>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004c92:	f016 0f3e 	tst.w	r6, #62	; 0x3e
 8004c96:	bf14      	ite	ne
 8004c98:	2101      	movne	r1, #1
 8004c9a:	2100      	moveq	r1, #0
 8004c9c:	a803      	add	r0, sp, #12
 8004c9e:	f7fe fec9 	bl	8003a34 <chk_lock>
 8004ca2:	4604      	mov	r4, r0
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8004ca4:	f018 0f1c 	tst.w	r8, #28
 8004ca8:	d066      	beq.n	8004d78 <f_open+0x138>
			if (res != FR_OK) {					/* No file, create new */
 8004caa:	2c00      	cmp	r4, #0
 8004cac:	d05a      	beq.n	8004d64 <f_open+0x124>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8004cae:	2c04      	cmp	r4, #4
 8004cb0:	f040 80e8 	bne.w	8004e84 <f_open+0x244>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8004cb4:	4b75      	ldr	r3, [pc, #468]	; (8004e8c <f_open+0x24c>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	b11a      	cbz	r2, 8004cc2 <f_open+0x82>
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	f040 80e0 	bne.w	8004e82 <f_open+0x242>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8004cc2:	a803      	add	r0, sp, #12
 8004cc4:	f7ff fd14 	bl	80046f0 <dir_register>
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004cc8:	4604      	mov	r4, r0
 8004cca:	2800      	cmp	r0, #0
 8004ccc:	d13e      	bne.n	8004d4c <f_open+0x10c>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8004cce:	f046 0608 	orr.w	r6, r6, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8004cd2:	0730      	lsls	r0, r6, #28
 8004cd4:	d55b      	bpl.n	8004d8e <f_open+0x14e>
				dw = GET_FATTIME();
 8004cd6:	f000 fd35 	bl	8005744 <get_fattime>
 8004cda:	4602      	mov	r2, r0
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8004cdc:	4601      	mov	r1, r0
 8004cde:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004ce0:	300e      	adds	r0, #14
 8004ce2:	f7fe fe99 	bl	8003a18 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8004ce6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004ce8:	4611      	mov	r1, r2
 8004cea:	3016      	adds	r0, #22
 8004cec:	f7fe fe94 	bl	8003a18 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004cf2:	9c02      	ldr	r4, [sp, #8]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004cf8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004cfc:	7820      	ldrb	r0, [r4, #0]
 8004cfe:	4649      	mov	r1, r9
 8004d00:	f7fe ff84 	bl	8003c0c <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004d04:	2200      	movs	r2, #0
 8004d06:	4649      	mov	r1, r9
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8004d08:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	f7fe ff8c 	bl	8003c28 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8004d10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	*ptr++ = (BYTE)val; val >>= 8;
 8004d12:	2200      	movs	r2, #0
 8004d14:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8004d16:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8004d18:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8004d1a:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8004d1c:	9b02      	ldr	r3, [sp, #8]
 8004d1e:	2101      	movs	r1, #1
 8004d20:	70d9      	strb	r1, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8004d22:	f1b8 0f00 	cmp.w	r8, #0
 8004d26:	d032      	beq.n	8004d8e <f_open+0x14e>
						dw = fs->winsect;
						res = remove_chain(&dj.obj, cl, 0);
 8004d28:	4641      	mov	r1, r8
 8004d2a:	a803      	add	r0, sp, #12
						dw = fs->winsect;
 8004d2c:	f8d3 9034 	ldr.w	r9, [r3, #52]	; 0x34
						res = remove_chain(&dj.obj, cl, 0);
 8004d30:	f7ff fb71 	bl	8004416 <remove_chain>
						if (res == FR_OK) {
 8004d34:	4604      	mov	r4, r0
 8004d36:	b948      	cbnz	r0, 8004d4c <f_open+0x10c>
							res = move_window(fs, dw);
 8004d38:	4649      	mov	r1, r9
 8004d3a:	9802      	ldr	r0, [sp, #8]
 8004d3c:	f7fe fff3 	bl	8003d26 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8004d40:	9b02      	ldr	r3, [sp, #8]
 8004d42:	f108 31ff 	add.w	r1, r8, #4294967295
 8004d46:	6159      	str	r1, [r3, #20]
						res = FR_DENIED;
					}
				}
			}
		}
		if (res == FR_OK) {
 8004d48:	4604      	mov	r4, r0
 8004d4a:	b300      	cbz	r0, 8004d8e <f_open+0x14e>
				}
			}
#endif
		}

		FREE_NAMBUF();
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	f000 fb15 	bl	800537c <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8004d52:	b10c      	cbz	r4, 8004d58 <f_open+0x118>
 8004d54:	2300      	movs	r3, #0
 8004d56:	602b      	str	r3, [r5, #0]

	LEAVE_FF(fs, res);
}
 8004d58:	4620      	mov	r0, r4
 8004d5a:	b011      	add	sp, #68	; 0x44
 8004d5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				res = FR_INVALID_NAME;
 8004d60:	2406      	movs	r4, #6
 8004d62:	e79f      	b.n	8004ca4 <f_open+0x64>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8004d64:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8004d68:	f013 0f11 	tst.w	r3, #17
 8004d6c:	d15d      	bne.n	8004e2a <f_open+0x1ea>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8004d6e:	f018 0f04 	tst.w	r8, #4
 8004d72:	d0ae      	beq.n	8004cd2 <f_open+0x92>
 8004d74:	2408      	movs	r4, #8
 8004d76:	e7e9      	b.n	8004d4c <f_open+0x10c>
			if (res == FR_OK) {					/* Following succeeded */
 8004d78:	2c00      	cmp	r4, #0
 8004d7a:	d1e7      	bne.n	8004d4c <f_open+0x10c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8004d7c:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8004d80:	06da      	lsls	r2, r3, #27
 8004d82:	d450      	bmi.n	8004e26 <f_open+0x1e6>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8004d84:	f018 0f02 	tst.w	r8, #2
 8004d88:	d001      	beq.n	8004d8e <f_open+0x14e>
 8004d8a:	07dc      	lsls	r4, r3, #31
 8004d8c:	d44d      	bmi.n	8004e2a <f_open+0x1ea>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8004d8e:	9b02      	ldr	r3, [sp, #8]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8004d90:	0730      	lsls	r0, r6, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8004d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d94:	626b      	str	r3, [r5, #36]	; 0x24
				mode |= FA_MODIFIED;
 8004d96:	bf48      	it	mi
 8004d98:	f046 0640 	orrmi.w	r6, r6, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004d9c:	f016 0ffe 	tst.w	r6, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 8004da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004da2:	62ab      	str	r3, [r5, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8004da4:	bf14      	ite	ne
 8004da6:	2101      	movne	r1, #1
 8004da8:	2100      	moveq	r1, #0
 8004daa:	a803      	add	r0, sp, #12
 8004dac:	f7fe fe70 	bl	8003a90 <inc_lock>
 8004db0:	6128      	str	r0, [r5, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d141      	bne.n	8004e3a <f_open+0x1fa>
 8004db6:	2402      	movs	r4, #2
 8004db8:	e7c8      	b.n	8004d4c <f_open+0x10c>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004dba:	9b02      	ldr	r3, [sp, #8]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8004dbc:	68a9      	ldr	r1, [r5, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004dbe:	895a      	ldrh	r2, [r3, #10]
 8004dc0:	f8b3 900c 	ldrh.w	r9, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8004dc4:	61ae      	str	r6, [r5, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8004dc6:	fb09 f902 	mul.w	r9, r9, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004dca:	45b1      	cmp	r9, r6
 8004dcc:	d301      	bcc.n	8004dd2 <f_open+0x192>
 8004dce:	2400      	movs	r4, #0
 8004dd0:	e00c      	b.n	8004dec <f_open+0x1ac>
					clst = get_fat(&fp->obj, clst);
 8004dd2:	6828      	ldr	r0, [r5, #0]
 8004dd4:	f7ff fa12 	bl	80041fc <get_fat.isra.7>
					if (clst <= 1) res = FR_INT_ERR;
 8004dd8:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8004dda:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8004ddc:	d921      	bls.n	8004e22 <f_open+0x1e2>
 8004dde:	1c42      	adds	r2, r0, #1
 8004de0:	4254      	negs	r4, r2
 8004de2:	4154      	adcs	r4, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8004de4:	eba6 0609 	sub.w	r6, r6, r9
 8004de8:	2c00      	cmp	r4, #0
 8004dea:	d0ee      	beq.n	8004dca <f_open+0x18a>
				fp->clust = clst;
 8004dec:	61e9      	str	r1, [r5, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8004dee:	2c00      	cmp	r4, #0
 8004df0:	d1ac      	bne.n	8004d4c <f_open+0x10c>
 8004df2:	9c02      	ldr	r4, [sp, #8]
 8004df4:	89a3      	ldrh	r3, [r4, #12]
 8004df6:	fbb6 f2f3 	udiv	r2, r6, r3
 8004dfa:	fb03 6612 	mls	r6, r3, r2, r6
 8004dfe:	2e00      	cmp	r6, #0
 8004e00:	d03d      	beq.n	8004e7e <f_open+0x23e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8004e02:	4620      	mov	r0, r4
 8004e04:	f7fe fe98 	bl	8003b38 <clust2sect>
 8004e08:	2800      	cmp	r0, #0
 8004e0a:	d0d4      	beq.n	8004db6 <f_open+0x176>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8004e0c:	4402      	add	r2, r0
 8004e0e:	622a      	str	r2, [r5, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8004e10:	7860      	ldrb	r0, [r4, #1]
 8004e12:	2301      	movs	r3, #1
 8004e14:	4641      	mov	r1, r8
 8004e16:	f7fe fdcd 	bl	80039b4 <disk_read>
					res = FR_DENIED;
 8004e1a:	1c04      	adds	r4, r0, #0
 8004e1c:	bf18      	it	ne
 8004e1e:	2401      	movne	r4, #1
 8004e20:	e794      	b.n	8004d4c <f_open+0x10c>
					if (clst <= 1) res = FR_INT_ERR;
 8004e22:	2402      	movs	r4, #2
 8004e24:	e7de      	b.n	8004de4 <f_open+0x1a4>
					res = FR_NO_FILE;
 8004e26:	2404      	movs	r4, #4
 8004e28:	e790      	b.n	8004d4c <f_open+0x10c>
					res = FR_DENIED;
 8004e2a:	2407      	movs	r4, #7
 8004e2c:	e78e      	b.n	8004d4c <f_open+0x10c>
 8004e2e:	4604      	mov	r4, r0
 8004e30:	e790      	b.n	8004d54 <f_open+0x114>
	if (!fp) return FR_INVALID_OBJECT;
 8004e32:	2409      	movs	r4, #9
 8004e34:	e790      	b.n	8004d58 <f_open+0x118>
		INIT_NAMBUF(fs);
 8004e36:	2411      	movs	r4, #17
 8004e38:	e78e      	b.n	8004d58 <f_open+0x118>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8004e3a:	9c02      	ldr	r4, [sp, #8]
 8004e3c:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8004e40:	7820      	ldrb	r0, [r4, #0]
 8004e42:	4641      	mov	r1, r8
 8004e44:	f7fe fee2 	bl	8003c0c <ld_clust.isra.1>
 8004e48:	60a8      	str	r0, [r5, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8004e4a:	f108 001c 	add.w	r0, r8, #28
 8004e4e:	f7fe fddb 	bl	8003a08 <ld_dword>
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004e52:	f105 0830 	add.w	r8, r5, #48	; 0x30
			fp->obj.id = fs->id;
 8004e56:	88e3      	ldrh	r3, [r4, #6]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8004e58:	60e8      	str	r0, [r5, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8004e5a:	2100      	movs	r1, #0
			fp->obj.id = fs->id;
 8004e5c:	80ab      	strh	r3, [r5, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8004e5e:	62e9      	str	r1, [r5, #44]	; 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 8004e60:	602c      	str	r4, [r5, #0]
			fp->flag = mode;		/* Set file access mode */
 8004e62:	752e      	strb	r6, [r5, #20]
			fp->err = 0;			/* Clear error flag */
 8004e64:	7569      	strb	r1, [r5, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8004e66:	6229      	str	r1, [r5, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8004e68:	61a9      	str	r1, [r5, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8004e6a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e6e:	4640      	mov	r0, r8
 8004e70:	f7fe fdda 	bl	8003a28 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8004e74:	06b3      	lsls	r3, r6, #26
 8004e76:	d502      	bpl.n	8004e7e <f_open+0x23e>
 8004e78:	68ee      	ldr	r6, [r5, #12]
 8004e7a:	2e00      	cmp	r6, #0
 8004e7c:	d19d      	bne.n	8004dba <f_open+0x17a>
					res = FR_DENIED;
 8004e7e:	2400      	movs	r4, #0
 8004e80:	e764      	b.n	8004d4c <f_open+0x10c>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8004e82:	2412      	movs	r4, #18
		FREE_NAMBUF();
 8004e84:	4638      	mov	r0, r7
 8004e86:	f000 fa79 	bl	800537c <ff_memfree>
 8004e8a:	e763      	b.n	8004d54 <f_open+0x114>
 8004e8c:	200000f0 	.word	0x200000f0

08004e90 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8004e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e94:	469b      	mov	fp, r3
 8004e96:	b085      	sub	sp, #20
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;


	*br = 0;	/* Clear read byte counter */
 8004e98:	2300      	movs	r3, #0
{
 8004e9a:	4689      	mov	r9, r1
	*br = 0;	/* Clear read byte counter */
 8004e9c:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8004ea0:	a903      	add	r1, sp, #12
{
 8004ea2:	4604      	mov	r4, r0
 8004ea4:	4617      	mov	r7, r2
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8004ea6:	f7fe fe8d 	bl	8003bc4 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8004eaa:	4605      	mov	r5, r0
 8004eac:	bb18      	cbnz	r0, 8004ef6 <f_read+0x66>
 8004eae:	7d65      	ldrb	r5, [r4, #21]
 8004eb0:	bb0d      	cbnz	r5, 8004ef6 <f_read+0x66>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8004eb2:	7d23      	ldrb	r3, [r4, #20]
 8004eb4:	07da      	lsls	r2, r3, #31
 8004eb6:	f140 80a8 	bpl.w	800500a <f_read+0x17a>
	remain = fp->obj.objsize - fp->fptr;
 8004eba:	68e3      	ldr	r3, [r4, #12]
 8004ebc:	69a6      	ldr	r6, [r4, #24]
 8004ebe:	1b9e      	subs	r6, r3, r6
 8004ec0:	42be      	cmp	r6, r7
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8004ec2:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8004ec6:	bf28      	it	cs
 8004ec8:	463e      	movcs	r6, r7
 8004eca:	9300      	str	r3, [sp, #0]
	for ( ;  btr;								/* Repeat until all data read */
 8004ecc:	b19e      	cbz	r6, 8004ef6 <f_read+0x66>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8004ece:	9803      	ldr	r0, [sp, #12]
 8004ed0:	69a1      	ldr	r1, [r4, #24]
 8004ed2:	8983      	ldrh	r3, [r0, #12]
 8004ed4:	fbb1 f2f3 	udiv	r2, r1, r3
 8004ed8:	fb03 1312 	mls	r3, r3, r2, r1
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d17d      	bne.n	8004fdc <f_read+0x14c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8004ee0:	8943      	ldrh	r3, [r0, #10]
 8004ee2:	3b01      	subs	r3, #1
			if (csect == 0) {					/* On the cluster boundary? */
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	9301      	str	r3, [sp, #4]
 8004ee8:	d119      	bne.n	8004f1e <f_read+0x8e>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8004eea:	b941      	cbnz	r1, 8004efe <f_read+0x6e>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8004eec:	68a0      	ldr	r0, [r4, #8]
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8004eee:	2801      	cmp	r0, #1
 8004ef0:	d810      	bhi.n	8004f14 <f_read+0x84>
 8004ef2:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004ef4:	7565      	strb	r5, [r4, #21]
#endif
	}

	LEAVE_FF(fs, FR_OK);
}
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	b005      	add	sp, #20
 8004efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (fp->cltbl) {
 8004efe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f00:	b11b      	cbz	r3, 8004f0a <f_read+0x7a>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8004f02:	4620      	mov	r0, r4
 8004f04:	f7fe fe23 	bl	8003b4e <clmt_clust>
 8004f08:	e7f1      	b.n	8004eee <f_read+0x5e>
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8004f0a:	69e1      	ldr	r1, [r4, #28]
 8004f0c:	6820      	ldr	r0, [r4, #0]
 8004f0e:	f7ff f975 	bl	80041fc <get_fat.isra.7>
 8004f12:	e7ec      	b.n	8004eee <f_read+0x5e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8004f14:	1c43      	adds	r3, r0, #1
 8004f16:	d101      	bne.n	8004f1c <f_read+0x8c>
 8004f18:	2501      	movs	r5, #1
 8004f1a:	e7eb      	b.n	8004ef4 <f_read+0x64>
				fp->clust = clst;				/* Update current cluster */
 8004f1c:	61e0      	str	r0, [r4, #28]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8004f1e:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8004f22:	69e1      	ldr	r1, [r4, #28]
 8004f24:	4650      	mov	r0, sl
 8004f26:	f7fe fe07 	bl	8003b38 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	d0e1      	beq.n	8004ef2 <f_read+0x62>
			sect += csect;
 8004f2e:	9b01      	ldr	r3, [sp, #4]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8004f30:	f8ba 800c 	ldrh.w	r8, [sl, #12]
 8004f34:	fbb6 f8f8 	udiv	r8, r6, r8
			sect += csect;
 8004f38:	181f      	adds	r7, r3, r0
			if (cc) {							/* Read maximum contiguous sectors directly */
 8004f3a:	f1b8 0f00 	cmp.w	r8, #0
 8004f3e:	d030      	beq.n	8004fa2 <f_read+0x112>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8004f40:	9a01      	ldr	r2, [sp, #4]
 8004f42:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004f46:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8004f4a:	4442      	add	r2, r8
 8004f4c:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 8004f4e:	bf84      	itt	hi
 8004f50:	9a01      	ldrhi	r2, [sp, #4]
 8004f52:	eba3 0802 	subhi.w	r8, r3, r2
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004f56:	4643      	mov	r3, r8
 8004f58:	463a      	mov	r2, r7
 8004f5a:	4649      	mov	r1, r9
 8004f5c:	f7fe fd2a 	bl	80039b4 <disk_read>
 8004f60:	2800      	cmp	r0, #0
 8004f62:	d1d9      	bne.n	8004f18 <f_read+0x88>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8004f64:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	da0b      	bge.n	8004f84 <f_read+0xf4>
 8004f6c:	6a20      	ldr	r0, [r4, #32]
 8004f6e:	1bc0      	subs	r0, r0, r7
 8004f70:	4580      	cmp	r8, r0
 8004f72:	d907      	bls.n	8004f84 <f_read+0xf4>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8004f74:	9b03      	ldr	r3, [sp, #12]
 8004f76:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 8004f78:	b122      	cbz	r2, 8004f84 <f_read+0xf4>
 8004f7a:	9900      	ldr	r1, [sp, #0]
 8004f7c:	fb02 9000 	mla	r0, r2, r0, r9
 8004f80:	f7fe fe3b 	bl	8003bfa <mem_cpy.part.0>
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8004f84:	9b03      	ldr	r3, [sp, #12]
 8004f86:	899f      	ldrh	r7, [r3, #12]
 8004f88:	fb08 f707 	mul.w	r7, r8, r7
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8004f8c:	69a3      	ldr	r3, [r4, #24]
 8004f8e:	443b      	add	r3, r7
 8004f90:	61a3      	str	r3, [r4, #24]
 8004f92:	f8db 3000 	ldr.w	r3, [fp]
 8004f96:	443b      	add	r3, r7
 8004f98:	44b9      	add	r9, r7
 8004f9a:	f8cb 3000 	str.w	r3, [fp]
 8004f9e:	1bf6      	subs	r6, r6, r7
 8004fa0:	e794      	b.n	8004ecc <f_read+0x3c>
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8004fa2:	6a22      	ldr	r2, [r4, #32]
 8004fa4:	4297      	cmp	r7, r2
 8004fa6:	d018      	beq.n	8004fda <f_read+0x14a>
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8004fa8:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	da0b      	bge.n	8004fc8 <f_read+0x138>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	9900      	ldr	r1, [sp, #0]
 8004fb4:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8004fb8:	f7fe fd0a 	bl	80039d0 <disk_write>
 8004fbc:	2800      	cmp	r0, #0
 8004fbe:	d1ab      	bne.n	8004f18 <f_read+0x88>
					fp->flag &= (BYTE)~FA_DIRTY;
 8004fc0:	7d23      	ldrb	r3, [r4, #20]
 8004fc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fc6:	7523      	strb	r3, [r4, #20]
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8004fc8:	9803      	ldr	r0, [sp, #12]
 8004fca:	9900      	ldr	r1, [sp, #0]
 8004fcc:	7840      	ldrb	r0, [r0, #1]
 8004fce:	2301      	movs	r3, #1
 8004fd0:	463a      	mov	r2, r7
 8004fd2:	f7fe fcef 	bl	80039b4 <disk_read>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d19e      	bne.n	8004f18 <f_read+0x88>
			fp->sect = sect;
 8004fda:	6227      	str	r7, [r4, #32]
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004fdc:	9b03      	ldr	r3, [sp, #12]
 8004fde:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 8004fe2:	69a3      	ldr	r3, [r4, #24]
 8004fe4:	fbb3 f1f8 	udiv	r1, r3, r8
 8004fe8:	fb08 3111 	mls	r1, r8, r1, r3
 8004fec:	eba8 0801 	sub.w	r8, r8, r1
 8004ff0:	45b0      	cmp	r8, r6
 8004ff2:	4647      	mov	r7, r8
 8004ff4:	bf28      	it	cs
 8004ff6:	4637      	movcs	r7, r6
	if (cnt) {
 8004ff8:	2f00      	cmp	r7, #0
 8004ffa:	d0c7      	beq.n	8004f8c <f_read+0xfc>
 8004ffc:	9b00      	ldr	r3, [sp, #0]
 8004ffe:	463a      	mov	r2, r7
 8005000:	4419      	add	r1, r3
 8005002:	4648      	mov	r0, r9
 8005004:	f7fe fdf9 	bl	8003bfa <mem_cpy.part.0>
 8005008:	e7c0      	b.n	8004f8c <f_read+0xfc>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800500a:	2507      	movs	r5, #7
 800500c:	e773      	b.n	8004ef6 <f_read+0x66>

0800500e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800500e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005012:	469b      	mov	fp, r3
 8005014:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8005016:	2300      	movs	r3, #0
{
 8005018:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 800501a:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800501e:	a903      	add	r1, sp, #12
{
 8005020:	4604      	mov	r4, r0
 8005022:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8005024:	f7fe fdce 	bl	8003bc4 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8005028:	4605      	mov	r5, r0
 800502a:	2800      	cmp	r0, #0
 800502c:	d132      	bne.n	8005094 <f_write+0x86>
 800502e:	7d65      	ldrb	r5, [r4, #21]
 8005030:	bb85      	cbnz	r5, 8005094 <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8005032:	7d23      	ldrb	r3, [r4, #20]
 8005034:	079a      	lsls	r2, r3, #30
 8005036:	f140 80be 	bpl.w	80051b6 <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800503a:	69a3      	ldr	r3, [r4, #24]
 800503c:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8005040:	bf28      	it	cs
 8005042:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8005046:	f104 0330 	add.w	r3, r4, #48	; 0x30
 800504a:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 800504c:	f1b8 0f00 	cmp.w	r8, #0
 8005050:	d01c      	beq.n	800508c <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8005052:	9803      	ldr	r0, [sp, #12]
 8005054:	69a1      	ldr	r1, [r4, #24]
 8005056:	8983      	ldrh	r3, [r0, #12]
 8005058:	fbb1 f2f3 	udiv	r2, r1, r3
 800505c:	fb03 1312 	mls	r3, r3, r2, r1
 8005060:	2b00      	cmp	r3, #0
 8005062:	f040 8091 	bne.w	8005188 <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8005066:	8943      	ldrh	r3, [r0, #10]
 8005068:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 800506a:	4013      	ands	r3, r2
 800506c:	9301      	str	r3, [sp, #4]
 800506e:	d124      	bne.n	80050ba <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8005070:	b931      	cbnz	r1, 8005080 <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8005072:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8005074:	b9a0      	cbnz	r0, 80050a0 <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8005076:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8005078:	4620      	mov	r0, r4
 800507a:	f7ff f974 	bl	8004366 <create_chain>
 800507e:	e004      	b.n	800508a <f_write+0x7c>
					if (fp->cltbl) {
 8005080:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005082:	b15b      	cbz	r3, 800509c <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8005084:	4620      	mov	r0, r4
 8005086:	f7fe fd62 	bl	8003b4e <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800508a:	b948      	cbnz	r0, 80050a0 <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800508c:	7d23      	ldrb	r3, [r4, #20]
 800508e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005092:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 8005094:	4628      	mov	r0, r5
 8005096:	b005      	add	sp, #20
 8005098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800509c:	69e1      	ldr	r1, [r4, #28]
 800509e:	e7eb      	b.n	8005078 <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80050a0:	2801      	cmp	r0, #1
 80050a2:	d102      	bne.n	80050aa <f_write+0x9c>
 80050a4:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80050a6:	7565      	strb	r5, [r4, #21]
 80050a8:	e7f4      	b.n	8005094 <f_write+0x86>
 80050aa:	1c43      	adds	r3, r0, #1
 80050ac:	d101      	bne.n	80050b2 <f_write+0xa4>
 80050ae:	2501      	movs	r5, #1
 80050b0:	e7f9      	b.n	80050a6 <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80050b2:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 80050b4:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80050b6:	b903      	cbnz	r3, 80050ba <f_write+0xac>
 80050b8:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80050ba:	f994 3014 	ldrsb.w	r3, [r4, #20]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	da0c      	bge.n	80050dc <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80050c2:	9803      	ldr	r0, [sp, #12]
 80050c4:	6a22      	ldr	r2, [r4, #32]
 80050c6:	9900      	ldr	r1, [sp, #0]
 80050c8:	7840      	ldrb	r0, [r0, #1]
 80050ca:	2301      	movs	r3, #1
 80050cc:	f7fe fc80 	bl	80039d0 <disk_write>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	d1ec      	bne.n	80050ae <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 80050d4:	7d23      	ldrb	r3, [r4, #20]
 80050d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80050da:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80050dc:	f8dd a00c 	ldr.w	sl, [sp, #12]
 80050e0:	69e1      	ldr	r1, [r4, #28]
 80050e2:	4650      	mov	r0, sl
 80050e4:	f7fe fd28 	bl	8003b38 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 80050e8:	2800      	cmp	r0, #0
 80050ea:	d0db      	beq.n	80050a4 <f_write+0x96>
			sect += csect;
 80050ec:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80050ee:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 80050f2:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 80050f6:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 80050f8:	2f00      	cmp	r7, #0
 80050fa:	d034      	beq.n	8005166 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80050fc:	9a01      	ldr	r2, [sp, #4]
 80050fe:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005102:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8005106:	443a      	add	r2, r7
 8005108:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 800510a:	bf84      	itt	hi
 800510c:	9a01      	ldrhi	r2, [sp, #4]
 800510e:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005110:	463b      	mov	r3, r7
 8005112:	4632      	mov	r2, r6
 8005114:	4649      	mov	r1, r9
 8005116:	f7fe fc5b 	bl	80039d0 <disk_write>
 800511a:	2800      	cmp	r0, #0
 800511c:	d1c7      	bne.n	80050ae <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800511e:	6a21      	ldr	r1, [r4, #32]
 8005120:	1b89      	subs	r1, r1, r6
 8005122:	428f      	cmp	r7, r1
 8005124:	d90b      	bls.n	800513e <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8005126:	9b03      	ldr	r3, [sp, #12]
 8005128:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 800512a:	b122      	cbz	r2, 8005136 <f_write+0x128>
 800512c:	fb02 9101 	mla	r1, r2, r1, r9
 8005130:	9800      	ldr	r0, [sp, #0]
 8005132:	f7fe fd62 	bl	8003bfa <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 8005136:	7d23      	ldrb	r3, [r4, #20]
 8005138:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800513c:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800513e:	9b03      	ldr	r3, [sp, #12]
 8005140:	899b      	ldrh	r3, [r3, #12]
 8005142:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8005144:	69a3      	ldr	r3, [r4, #24]
 8005146:	68e2      	ldr	r2, [r4, #12]
 8005148:	443b      	add	r3, r7
 800514a:	61a3      	str	r3, [r4, #24]
 800514c:	429a      	cmp	r2, r3
 800514e:	bf2c      	ite	cs
 8005150:	60e2      	strcs	r2, [r4, #12]
 8005152:	60e3      	strcc	r3, [r4, #12]
 8005154:	f8db 3000 	ldr.w	r3, [fp]
 8005158:	443b      	add	r3, r7
 800515a:	44b9      	add	r9, r7
 800515c:	f8cb 3000 	str.w	r3, [fp]
 8005160:	eba8 0807 	sub.w	r8, r8, r7
 8005164:	e772      	b.n	800504c <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8005166:	6a23      	ldr	r3, [r4, #32]
 8005168:	429e      	cmp	r6, r3
 800516a:	d00c      	beq.n	8005186 <f_write+0x178>
 800516c:	69a2      	ldr	r2, [r4, #24]
 800516e:	68e3      	ldr	r3, [r4, #12]
 8005170:	429a      	cmp	r2, r3
 8005172:	d208      	bcs.n	8005186 <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8005174:	2301      	movs	r3, #1
 8005176:	4632      	mov	r2, r6
 8005178:	9900      	ldr	r1, [sp, #0]
 800517a:	f89a 0001 	ldrb.w	r0, [sl, #1]
 800517e:	f7fe fc19 	bl	80039b4 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8005182:	2800      	cmp	r0, #0
 8005184:	d193      	bne.n	80050ae <f_write+0xa0>
			fp->sect = sect;
 8005186:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8005188:	9b03      	ldr	r3, [sp, #12]
 800518a:	899f      	ldrh	r7, [r3, #12]
 800518c:	69a3      	ldr	r3, [r4, #24]
 800518e:	fbb3 f0f7 	udiv	r0, r3, r7
 8005192:	fb07 3010 	mls	r0, r7, r0, r3
 8005196:	1a3f      	subs	r7, r7, r0
 8005198:	4547      	cmp	r7, r8
 800519a:	bf28      	it	cs
 800519c:	4647      	movcs	r7, r8
	if (cnt) {
 800519e:	b12f      	cbz	r7, 80051ac <f_write+0x19e>
 80051a0:	9b00      	ldr	r3, [sp, #0]
 80051a2:	463a      	mov	r2, r7
 80051a4:	4649      	mov	r1, r9
 80051a6:	4418      	add	r0, r3
 80051a8:	f7fe fd27 	bl	8003bfa <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 80051ac:	7d23      	ldrb	r3, [r4, #20]
 80051ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80051b2:	7523      	strb	r3, [r4, #20]
 80051b4:	e7c6      	b.n	8005144 <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80051b6:	2507      	movs	r5, #7
 80051b8:	e76c      	b.n	8005094 <f_write+0x86>

080051ba <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80051ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80051bc:	a901      	add	r1, sp, #4
{
 80051be:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80051c0:	f7fe fd00 	bl	8003bc4 <validate>
	if (res == FR_OK) {
 80051c4:	4605      	mov	r5, r0
 80051c6:	2800      	cmp	r0, #0
 80051c8:	d13a      	bne.n	8005240 <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80051ca:	7d23      	ldrb	r3, [r4, #20]
 80051cc:	065a      	lsls	r2, r3, #25
 80051ce:	d537      	bpl.n	8005240 <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80051d0:	061b      	lsls	r3, r3, #24
 80051d2:	d50c      	bpl.n	80051ee <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80051d4:	9801      	ldr	r0, [sp, #4]
 80051d6:	6a22      	ldr	r2, [r4, #32]
 80051d8:	7840      	ldrb	r0, [r0, #1]
 80051da:	2301      	movs	r3, #1
 80051dc:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80051e0:	f7fe fbf6 	bl	80039d0 <disk_write>
 80051e4:	bb78      	cbnz	r0, 8005246 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 80051e6:	7d23      	ldrb	r3, [r4, #20]
 80051e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051ec:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80051ee:	f000 faa9 	bl	8005744 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80051f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 80051f4:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 80051f6:	9801      	ldr	r0, [sp, #4]
 80051f8:	f7fe fd95 	bl	8003d26 <move_window>
				if (res == FR_OK) {
 80051fc:	4605      	mov	r5, r0
 80051fe:	b9f8      	cbnz	r0, 8005240 <f_sync+0x86>
					dir = fp->dir_ptr;
 8005200:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8005202:	7af3      	ldrb	r3, [r6, #11]
 8005204:	f043 0320 	orr.w	r3, r3, #32
 8005208:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800520a:	68a2      	ldr	r2, [r4, #8]
 800520c:	6820      	ldr	r0, [r4, #0]
 800520e:	4631      	mov	r1, r6
 8005210:	f7fe fd0a 	bl	8003c28 <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8005214:	68e1      	ldr	r1, [r4, #12]
 8005216:	f106 001c 	add.w	r0, r6, #28
 800521a:	f7fe fbfd 	bl	8003a18 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800521e:	4639      	mov	r1, r7
 8005220:	f106 0016 	add.w	r0, r6, #22
 8005224:	f7fe fbf8 	bl	8003a18 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 8005228:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 800522a:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 800522c:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 800522e:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 8005230:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8005232:	f7fe fd2e 	bl	8003c92 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8005236:	7d23      	ldrb	r3, [r4, #20]
 8005238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 800523c:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 800523e:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8005240:	4628      	mov	r0, r5
 8005242:	b003      	add	sp, #12
 8005244:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8005246:	2501      	movs	r5, #1
 8005248:	e7fa      	b.n	8005240 <f_sync+0x86>

0800524a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800524a:	b513      	push	{r0, r1, r4, lr}
 800524c:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800524e:	f7ff ffb4 	bl	80051ba <f_sync>
	if (res == FR_OK)
 8005252:	b948      	cbnz	r0, 8005268 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8005254:	a901      	add	r1, sp, #4
 8005256:	4620      	mov	r0, r4
 8005258:	f7fe fcb4 	bl	8003bc4 <validate>
		if (res == FR_OK) {
 800525c:	b920      	cbnz	r0, 8005268 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800525e:	6920      	ldr	r0, [r4, #16]
 8005260:	f7fe fc52 	bl	8003b08 <dec_lock>
			if (res == FR_OK)
 8005264:	b900      	cbnz	r0, 8005268 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8005266:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8005268:	b002      	add	sp, #8
 800526a:	bd10      	pop	{r4, pc}

0800526c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800526c:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800526e:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <FATFS_LinkDriverEx+0x40>)
 8005270:	7a5d      	ldrb	r5, [r3, #9]
 8005272:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8005276:	b9b5      	cbnz	r5, 80052a6 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005278:	7a5d      	ldrb	r5, [r3, #9]
 800527a:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 800527c:	7a5d      	ldrb	r5, [r3, #9]
 800527e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8005282:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8005284:	7a58      	ldrb	r0, [r3, #9]
 8005286:	4418      	add	r0, r3
 8005288:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800528a:	7a5a      	ldrb	r2, [r3, #9]
 800528c:	b2d2      	uxtb	r2, r2
 800528e:	1c50      	adds	r0, r2, #1
 8005290:	b2c0      	uxtb	r0, r0
 8005292:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8005294:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8005296:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8005298:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 800529a:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 800529c:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 800529e:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80052a0:	70cc      	strb	r4, [r1, #3]
 80052a2:	4620      	mov	r0, r4
 80052a4:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 80052a6:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 80052a8:	bd30      	pop	{r4, r5, pc}
 80052aa:	bf00      	nop
 80052ac:	20000114 	.word	0x20000114

080052b0 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 80052b0:	2200      	movs	r2, #0
 80052b2:	f7ff bfdb 	b.w	800526c <FATFS_LinkDriverEx>
	...

080052b8 <ff_convert>:
)
{
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 80052b8:	287f      	cmp	r0, #127	; 0x7f
{
 80052ba:	b510      	push	{r4, lr}
	if (chr < 0x80) {	/* ASCII */
 80052bc:	d916      	bls.n	80052ec <ff_convert+0x34>
		c = chr;

	} else {
		if (dir) {		/* OEM code to Unicode */
 80052be:	b131      	cbz	r1, 80052ce <ff_convert+0x16>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80052c0:	28ff      	cmp	r0, #255	; 0xff
 80052c2:	d812      	bhi.n	80052ea <ff_convert+0x32>
 80052c4:	4b0a      	ldr	r3, [pc, #40]	; (80052f0 <ff_convert+0x38>)
 80052c6:	3880      	subs	r0, #128	; 0x80
 80052c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80052cc:	bd10      	pop	{r4, pc}

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
				if (chr == Tbl[c]) break;
 80052ce:	4a08      	ldr	r2, [pc, #32]	; (80052f0 <ff_convert+0x38>)
 80052d0:	f832 4011 	ldrh.w	r4, [r2, r1, lsl #1]
 80052d4:	4284      	cmp	r4, r0
 80052d6:	b28b      	uxth	r3, r1
 80052d8:	d003      	beq.n	80052e2 <ff_convert+0x2a>
 80052da:	3101      	adds	r1, #1
			for (c = 0; c < 0x80; c++) {
 80052dc:	2980      	cmp	r1, #128	; 0x80
 80052de:	d1f7      	bne.n	80052d0 <ff_convert+0x18>
 80052e0:	460b      	mov	r3, r1
			}
			c = (c + 0x80) & 0xFF;
 80052e2:	f103 0080 	add.w	r0, r3, #128	; 0x80
 80052e6:	b2c0      	uxtb	r0, r0
 80052e8:	bd10      	pop	{r4, pc}
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80052ea:	2000      	movs	r0, #0
		}
	}

	return c;
}
 80052ec:	bd10      	pop	{r4, pc}
 80052ee:	bf00      	nop
 80052f0:	08007cee 	.word	0x08007cee

080052f4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80052f4:	b570      	push	{r4, r5, r6, lr}
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80052f6:	4a1e      	ldr	r2, [pc, #120]	; (8005370 <ff_wtoupper+0x7c>)
 80052f8:	4b1e      	ldr	r3, [pc, #120]	; (8005374 <ff_wtoupper+0x80>)
 80052fa:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80052fe:	bf28      	it	cs
 8005300:	4613      	movcs	r3, r2
 8005302:	1d19      	adds	r1, r3, #4
	for (;;) {
		bc = *p++;								/* Get block base */
 8005304:	f831 3c04 	ldrh.w	r3, [r1, #-4]
 8005308:	460a      	mov	r2, r1
		if (!bc || chr < bc) break;
 800530a:	b383      	cbz	r3, 800536e <ff_wtoupper+0x7a>
 800530c:	4298      	cmp	r0, r3
 800530e:	d32e      	bcc.n	800536e <ff_wtoupper+0x7a>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8005310:	f831 4c02 	ldrh.w	r4, [r1, #-2]
 8005314:	0a25      	lsrs	r5, r4, #8
 8005316:	b2e4      	uxtb	r4, r4
		if (chr < bc + nc) {	/* In the block? */
 8005318:	18e6      	adds	r6, r4, r3
 800531a:	42b0      	cmp	r0, r6
 800531c:	da21      	bge.n	8005362 <ff_wtoupper+0x6e>
			switch (cmd) {
 800531e:	2d08      	cmp	r5, #8
 8005320:	d825      	bhi.n	800536e <ff_wtoupper+0x7a>
 8005322:	e8df f005 	tbb	[pc, r5]
 8005326:	0905      	.short	0x0905
 8005328:	1513110f 	.word	0x1513110f
 800532c:	1917      	.short	0x1917
 800532e:	1b          	.byte	0x1b
 800532f:	00          	.byte	0x00
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8005330:	1ac0      	subs	r0, r0, r3
 8005332:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
 8005336:	bd70      	pop	{r4, r5, r6, pc}
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8005338:	1ac3      	subs	r3, r0, r3
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	1ac0      	subs	r0, r0, r3
			case 3:	chr -= 32; break;				/* Shift -32 */
			case 4:	chr -= 48; break;				/* Shift -48 */
			case 5:	chr -= 26; break;				/* Shift -26 */
			case 6:	chr += 8; break;				/* Shift +8 */
			case 7: chr -= 80; break;				/* Shift -80 */
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8005340:	b280      	uxth	r0, r0
 8005342:	bd70      	pop	{r4, r5, r6, pc}
			case 2: chr -= 16; break;				/* Shift -16 */
 8005344:	3810      	subs	r0, #16
 8005346:	e7fb      	b.n	8005340 <ff_wtoupper+0x4c>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8005348:	3820      	subs	r0, #32
 800534a:	e7f9      	b.n	8005340 <ff_wtoupper+0x4c>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800534c:	3830      	subs	r0, #48	; 0x30
 800534e:	e7f7      	b.n	8005340 <ff_wtoupper+0x4c>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8005350:	381a      	subs	r0, #26
 8005352:	e7f5      	b.n	8005340 <ff_wtoupper+0x4c>
			case 6:	chr += 8; break;				/* Shift +8 */
 8005354:	3008      	adds	r0, #8
 8005356:	e7f3      	b.n	8005340 <ff_wtoupper+0x4c>
			case 7: chr -= 80; break;				/* Shift -80 */
 8005358:	3850      	subs	r0, #80	; 0x50
 800535a:	e7f1      	b.n	8005340 <ff_wtoupper+0x4c>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800535c:	f5a0 50e3 	sub.w	r0, r0, #7264	; 0x1c60
 8005360:	e7ee      	b.n	8005340 <ff_wtoupper+0x4c>
 8005362:	3104      	adds	r1, #4
			}
			break;
		}
		if (!cmd) p += nc;
 8005364:	2d00      	cmp	r5, #0
 8005366:	d1cd      	bne.n	8005304 <ff_wtoupper+0x10>
 8005368:	eb02 0344 	add.w	r3, r2, r4, lsl #1
 800536c:	e7c9      	b.n	8005302 <ff_wtoupper+0xe>
	}

	return chr;
}
 800536e:	bd70      	pop	{r4, r5, r6, pc}
 8005370:	08007fe0 	.word	0x08007fe0
 8005374:	08007dee 	.word	0x08007dee

08005378 <ff_memalloc>:

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 8005378:	f000 bfc2 	b.w	8006300 <malloc>

0800537c <ff_memfree>:

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800537c:	f000 bfc8 	b.w	8006310 <free>

08005380 <BT_SHORT_Event>:

		
void BT_SHORT_Event(unsigned char bt_state)
{

	switch(bt_state){
 8005380:	380f      	subs	r0, #15
 8005382:	280f      	cmp	r0, #15
 8005384:	d81c      	bhi.n	80053c0 <BT_SHORT_Event+0x40>
 8005386:	e8df f000 	tbb	[pc, r0]
 800538a:	1b18      	.short	0x1b18
 800538c:	1b1b1b1b 	.word	0x1b1b1b1b
 8005390:	1b151b1b 	.word	0x1b151b1b
 8005394:	1b101b1b 	.word	0x1b101b1b
 8005398:	080d      	.short	0x080d
		case 0x1E :		//0b xxx1 1110
//			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_1);
			sd_FileWrite(myFileName, myWriteData, sizeof(myWriteData));
 800539a:	2253      	movs	r2, #83	; 0x53
 800539c:	4909      	ldr	r1, [pc, #36]	; (80053c4 <BT_SHORT_Event+0x44>)
 800539e:	480a      	ldr	r0, [pc, #40]	; (80053c8 <BT_SHORT_Event+0x48>)
 80053a0:	f000 bc3e 	b.w	8005c20 <sd_FileWrite>
		break;
		case 0x1D :		//0b xxx1 1101
//			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_2);
//			sd_FileRead("test_music.wav", myReadData, 44);

			WaveFile_HDR_Read(&WaveHdr);
 80053a4:	4809      	ldr	r0, [pc, #36]	; (80053cc <BT_SHORT_Event+0x4c>)
 80053a6:	f000 b887 	b.w	80054b8 <WaveFile_HDR_Read>
//			put_str_size(&huart1, myReadData, 44);
		break;
		case 0x1B :		//0b xxx1 1011
			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_3);
 80053aa:	f44f 7180 	mov.w	r1, #256	; 0x100
		case 0x17 :		//0b xxx1 0111
			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_4);

		break;
		case 0x0F :		//0b xxx0 1111
			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_5);
 80053ae:	4808      	ldr	r0, [pc, #32]	; (80053d0 <BT_SHORT_Event+0x50>)
 80053b0:	f7fc b95d 	b.w	800166e <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_4);
 80053b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80053b8:	e7f9      	b.n	80053ae <BT_SHORT_Event+0x2e>
			HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_5);
 80053ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80053be:	e7f6      	b.n	80053ae <BT_SHORT_Event+0x2e>
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	20000013 	.word	0x20000013
 80053c8:	20000009 	.word	0x20000009
 80053cc:	200002e4 	.word	0x200002e4
 80053d0:	40021400 	.word	0x40021400

080053d4 <BT_LONG_Event_test>:
		break;
	}
}

void BT_LONG_Event_test()
{
 80053d4:	b538      	push	{r3, r4, r5, lr}
	for(int i=0; i<=10; i++){
		HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_1 | GPIO_LED_2 | GPIO_LED_3 | GPIO_LED_4 | GPIO_LED_5);
 80053d6:	4d07      	ldr	r5, [pc, #28]	; (80053f4 <BT_LONG_Event_test+0x20>)
{
 80053d8:	240b      	movs	r4, #11
		HAL_GPIO_TogglePin(GPIO_LED_PORT, GPIO_LED_1 | GPIO_LED_2 | GPIO_LED_3 | GPIO_LED_4 | GPIO_LED_5);
 80053da:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
 80053de:	4628      	mov	r0, r5
 80053e0:	f7fc f945 	bl	800166e <HAL_GPIO_TogglePin>
		HAL_Delay(GPIO_DLY);
 80053e4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80053e8:	f7fb fe0c 	bl	8001004 <HAL_Delay>
	for(int i=0; i<=10; i++){
 80053ec:	3c01      	subs	r4, #1
 80053ee:	d1f4      	bne.n	80053da <BT_LONG_Event_test+0x6>
	}
}
 80053f0:	bd38      	pop	{r3, r4, r5, pc}
 80053f2:	bf00      	nop
 80053f4:	40021400 	.word	0x40021400

080053f8 <GPIO_BT_READ>:
{
 80053f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	hBT->ucState = 	(HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT1) << 0) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT2) << 1)
 80053fa:	2104      	movs	r1, #4
{
 80053fc:	4605      	mov	r5, r0
	hBT->ucState = 	(HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT1) << 0) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT2) << 1)
 80053fe:	481e      	ldr	r0, [pc, #120]	; (8005478 <GPIO_BT_READ+0x80>)
 8005400:	f7fc f92a 	bl	8001658 <HAL_GPIO_ReadPin>
 8005404:	2108      	movs	r1, #8
 8005406:	4606      	mov	r6, r0
 8005408:	481b      	ldr	r0, [pc, #108]	; (8005478 <GPIO_BT_READ+0x80>)
 800540a:	f7fc f925 	bl	8001658 <HAL_GPIO_ReadPin>
								| (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT3) << 2) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT4) << 3)
 800540e:	2110      	movs	r1, #16
	hBT->ucState = 	(HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT1) << 0) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT2) << 1)
 8005410:	4607      	mov	r7, r0
								| (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT3) << 2) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT4) << 3)
 8005412:	4819      	ldr	r0, [pc, #100]	; (8005478 <GPIO_BT_READ+0x80>)
 8005414:	f7fc f920 	bl	8001658 <HAL_GPIO_ReadPin>
 8005418:	2120      	movs	r1, #32
 800541a:	0084      	lsls	r4, r0, #2
 800541c:	4816      	ldr	r0, [pc, #88]	; (8005478 <GPIO_BT_READ+0x80>)
 800541e:	f7fc f91b 	bl	8001658 <HAL_GPIO_ReadPin>
 8005422:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8005426:	4334      	orrs	r4, r6
 8005428:	b264      	sxtb	r4, r4
 800542a:	ea44 04c0 	orr.w	r4, r4, r0, lsl #3
								| (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT5) << 4);
 800542e:	2140      	movs	r1, #64	; 0x40
 8005430:	4811      	ldr	r0, [pc, #68]	; (8005478 <GPIO_BT_READ+0x80>)
 8005432:	f7fc f911 	bl	8001658 <HAL_GPIO_ReadPin>
								| (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT3) << 2) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT4) << 3)
 8005436:	b264      	sxtb	r4, r4
								| (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT5) << 4);
 8005438:	ea44 1000 	orr.w	r0, r4, r0, lsl #4
 800543c:	b2c0      	uxtb	r0, r0
	if(hBT->ucState != 0x1F){			//first botton click	
 800543e:	281f      	cmp	r0, #31
	hBT->ucState = 	(HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT1) << 0) | (HAL_GPIO_ReadPin(GPIO_SW_PORT, GPIO_SW_BT2) << 1)
 8005440:	71e8      	strb	r0, [r5, #7]
	if(hBT->ucState != 0x1F){			//first botton click	
 8005442:	d006      	beq.n	8005452 <GPIO_BT_READ+0x5a>
		if(!hBT->ucPressed){
 8005444:	79ab      	ldrb	r3, [r5, #6]
 8005446:	b9b3      	cbnz	r3, 8005476 <GPIO_BT_READ+0x7e>
			hBT->ucPressed = HIGH;			
 8005448:	2201      	movs	r2, #1
 800544a:	71aa      	strb	r2, [r5, #6]
			hBT->ucValue = hBT->ucState;
 800544c:	7228      	strb	r0, [r5, #8]
			hBT->uiDelaycount = 0;
 800544e:	602b      	str	r3, [r5, #0]
 8005450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if(hBT->uiDelaycount >= SHORTPRESS && hBT->uiDelaycount < LONGPRESS){	//	>=50ms, <2000ms
 8005452:	682b      	ldr	r3, [r5, #0]
 8005454:	f240 729d 	movw	r2, #1949	; 0x79d
 8005458:	3b32      	subs	r3, #50	; 0x32
 800545a:	4293      	cmp	r3, r2
 800545c:	d802      	bhi.n	8005464 <GPIO_BT_READ+0x6c>
				BT_SHORT_Event(hBT->ucValue);
 800545e:	7a28      	ldrb	r0, [r5, #8]
 8005460:	f7ff ff8e 	bl	8005380 <BT_SHORT_Event>
		if(hBT->uiDelaycount >= LONGPRESS){		//	>= 2000ms
 8005464:	682b      	ldr	r3, [r5, #0]
 8005466:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800546a:	d301      	bcc.n	8005470 <GPIO_BT_READ+0x78>
			BT_LONG_Event_test();
 800546c:	f7ff ffb2 	bl	80053d4 <BT_LONG_Event_test>
		hBT->uiDelaycount = 0;
 8005470:	2300      	movs	r3, #0
 8005472:	602b      	str	r3, [r5, #0]
		hBT->ucPressed = LOW;
 8005474:	71ab      	strb	r3, [r5, #6]
 8005476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005478:	40021000 	.word	0x40021000

0800547c <BT_TICK_FUNC>:

//bt TO timer ISR
void BT_TICK_FUNC(BUTTON_TypeDef *hBT)
{
	if(hBT->ucPressed == HIGH){
 800547c:	7983      	ldrb	r3, [r0, #6]
 800547e:	2b01      	cmp	r3, #1
		hBT->uiDelaycount++;
 8005480:	bf0a      	itet	eq
 8005482:	6803      	ldreq	r3, [r0, #0]
	}
	else{
		hBT->uiDelaycount = 0;
 8005484:	2300      	movne	r3, #0
		hBT->uiDelaycount++;
 8005486:	3301      	addeq	r3, #1
		hBT->uiDelaycount = 0;
 8005488:	6003      	str	r3, [r0, #0]
 800548a:	4770      	bx	lr

0800548c <WaveFile_Hdr_Var_Init>:
char uarttest[64] = {0,};


void WaveFile_Hdr_Var_Init(volatile WAVE_HDR__TypeDef *hWavehdr)
{
	memcpy((unsigned char *)hWavehdr->Riff.ChunkID, "RIFF", 4);
 800548c:	4b06      	ldr	r3, [pc, #24]	; (80054a8 <WaveFile_Hdr_Var_Init+0x1c>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	6003      	str	r3, [r0, #0]
	memcpy((unsigned char *)hWavehdr->Riff.Format, "WAVE", 4);
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <WaveFile_Hdr_Var_Init+0x20>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6083      	str	r3, [r0, #8]
	memcpy((unsigned char *)hWavehdr->Fmt.ChunkID, "fmt ", 4);
 8005498:	4b05      	ldr	r3, [pc, #20]	; (80054b0 <WaveFile_Hdr_Var_Init+0x24>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	60c3      	str	r3, [r0, #12]
	memcpy((unsigned char *)hWavehdr->Data.ChunkID, "data", 4);
 800549e:	4b05      	ldr	r3, [pc, #20]	; (80054b4 <WaveFile_Hdr_Var_Init+0x28>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	6243      	str	r3, [r0, #36]	; 0x24
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	0800813a 	.word	0x0800813a
 80054ac:	0800813f 	.word	0x0800813f
 80054b0:	08008144 	.word	0x08008144
 80054b4:	08008149 	.word	0x08008149

080054b8 <WaveFile_HDR_Read>:
}

void WaveFile_HDR_Read(volatile WAVE_HDR__TypeDef *hWavehdr)
{
 80054b8:	b510      	push	{r4, lr}
	int WaveFile_OK = 0;

	sd_FileRead("test_music.wav", hWavehdr, sizeof(WAVE_HDR__TypeDef));
 80054ba:	4601      	mov	r1, r0
{
 80054bc:	4604      	mov	r4, r0
	sd_FileRead("test_music.wav", hWavehdr, sizeof(WAVE_HDR__TypeDef));
 80054be:	222c      	movs	r2, #44	; 0x2c
 80054c0:	482c      	ldr	r0, [pc, #176]	; (8005574 <WaveFile_HDR_Read+0xbc>)
 80054c2:	f000 fbeb 	bl	8005c9c <sd_FileRead>

	WaveFile_OK = memcmp((unsigned char *)hWavehdr->Riff.ChunkID, "RIFF", 4);
 80054c6:	2204      	movs	r2, #4
 80054c8:	492b      	ldr	r1, [pc, #172]	; (8005578 <WaveFile_HDR_Read+0xc0>)
 80054ca:	4620      	mov	r0, r4
 80054cc:	f000 ff28 	bl	8006320 <memcmp>

	if(WaveFile_OK == NONE_ERROR){
 80054d0:	2800      	cmp	r0, #0
 80054d2:	d146      	bne.n	8005562 <WaveFile_HDR_Read+0xaa>
		put_str(&huart1, (uint8_t *)"RIFF_OK\n");
 80054d4:	4929      	ldr	r1, [pc, #164]	; (800557c <WaveFile_HDR_Read+0xc4>)
	}
	else{
		put_str(&huart1, (uint8_t *)"RIFF_ERROR\n");
 80054d6:	482a      	ldr	r0, [pc, #168]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 80054d8:	f000 fe38 	bl	800614c <put_str>
	}

	WaveFile_OK = memcmp((unsigned char *)hWavehdr->Riff.Format, "WAVE", 4);
 80054dc:	2204      	movs	r2, #4
 80054de:	4929      	ldr	r1, [pc, #164]	; (8005584 <WaveFile_HDR_Read+0xcc>)
 80054e0:	f104 0008 	add.w	r0, r4, #8
 80054e4:	f000 ff1c 	bl	8006320 <memcmp>

	if(WaveFile_OK == NONE_ERROR){
 80054e8:	2800      	cmp	r0, #0
 80054ea:	d13c      	bne.n	8005566 <WaveFile_HDR_Read+0xae>
		put_str(&huart1, (uint8_t *)"WAVE_OK\n");
 80054ec:	4926      	ldr	r1, [pc, #152]	; (8005588 <WaveFile_HDR_Read+0xd0>)
	}
	else{
		put_str(&huart1, (uint8_t *)"WAVE_ERROR\n");
 80054ee:	4824      	ldr	r0, [pc, #144]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 80054f0:	f000 fe2c 	bl	800614c <put_str>
	}

	WaveFile_OK = memcmp((unsigned char *)hWavehdr->Fmt.ChunkID, "fmt ", 4);
 80054f4:	2204      	movs	r2, #4
 80054f6:	4925      	ldr	r1, [pc, #148]	; (800558c <WaveFile_HDR_Read+0xd4>)
 80054f8:	f104 000c 	add.w	r0, r4, #12
 80054fc:	f000 ff10 	bl	8006320 <memcmp>

	if(WaveFile_OK == NONE_ERROR){
 8005500:	2800      	cmp	r0, #0
 8005502:	d132      	bne.n	800556a <WaveFile_HDR_Read+0xb2>

		if(hWavehdr->Fmt.AudioFormat != WAVE_FORMAT_PCM){
 8005504:	8aa3      	ldrh	r3, [r4, #20]
 8005506:	b29b      	uxth	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d003      	beq.n	8005514 <WaveFile_HDR_Read+0x5c>
			put_str(&huart1, (uint8_t *)"AudioFormat_ERROR\n");
 800550c:	4920      	ldr	r1, [pc, #128]	; (8005590 <WaveFile_HDR_Read+0xd8>)
 800550e:	481c      	ldr	r0, [pc, #112]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 8005510:	f000 fe1c 	bl	800614c <put_str>
		}

		if(hWavehdr->Fmt.NumChannels == WAVE_FORMAT_MONO){
 8005514:	8ae3      	ldrh	r3, [r4, #22]
 8005516:	b29b      	uxth	r3, r3
 8005518:	2b01      	cmp	r3, #1
 800551a:	d007      	beq.n	800552c <WaveFile_HDR_Read+0x74>

		}
		else if(hWavehdr->Fmt.NumChannels == WAVE_FORMAT_STEREO){
 800551c:	8ae3      	ldrh	r3, [r4, #22]
 800551e:	b29b      	uxth	r3, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d003      	beq.n	800552c <WaveFile_HDR_Read+0x74>

		}
		else{
			put_str(&huart1, (uint8_t *)"NumChannels_ERROR\n");
 8005524:	491b      	ldr	r1, [pc, #108]	; (8005594 <WaveFile_HDR_Read+0xdc>)
 8005526:	4816      	ldr	r0, [pc, #88]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 8005528:	f000 fe10 	bl	800614c <put_str>
		}

		if(hWavehdr->Fmt.NumChannels != hWavehdr->Fmt.BlockAlign){
 800552c:	8ae2      	ldrh	r2, [r4, #22]
 800552e:	8c23      	ldrh	r3, [r4, #32]
 8005530:	b292      	uxth	r2, r2
 8005532:	b29b      	uxth	r3, r3
 8005534:	429a      	cmp	r2, r3
 8005536:	d003      	beq.n	8005540 <WaveFile_HDR_Read+0x88>
			put_str(&huart1, (uint8_t *)"BlockAlign_ERROR\n");
 8005538:	4917      	ldr	r1, [pc, #92]	; (8005598 <WaveFile_HDR_Read+0xe0>)
 800553a:	4811      	ldr	r0, [pc, #68]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 800553c:	f000 fe06 	bl	800614c <put_str>
		}

		put_str(&huart1, (uint8_t *)"FMT_OK\n");
 8005540:	4916      	ldr	r1, [pc, #88]	; (800559c <WaveFile_HDR_Read+0xe4>)
	}
	else{
		put_str(&huart1, (uint8_t *)"FMT_ERROR\n");
 8005542:	480f      	ldr	r0, [pc, #60]	; (8005580 <WaveFile_HDR_Read+0xc8>)
 8005544:	f000 fe02 	bl	800614c <put_str>
	}

	WaveFile_OK = memcmp((unsigned char *)hWavehdr->Data.ChunkID, "data", 4);
 8005548:	2204      	movs	r2, #4
 800554a:	4915      	ldr	r1, [pc, #84]	; (80055a0 <WaveFile_HDR_Read+0xe8>)
 800554c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005550:	f000 fee6 	bl	8006320 <memcmp>

	if(WaveFile_OK == NONE_ERROR){
 8005554:	b958      	cbnz	r0, 800556e <WaveFile_HDR_Read+0xb6>
		put_str(&huart1, (uint8_t *)"DATA_OK\n");
 8005556:	4913      	ldr	r1, [pc, #76]	; (80055a4 <WaveFile_HDR_Read+0xec>)
	}
	else{
		put_str(&huart1, (uint8_t *)"DATA_ERROR\n");
 8005558:	4809      	ldr	r0, [pc, #36]	; (8005580 <WaveFile_HDR_Read+0xc8>)
	}
}
 800555a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		put_str(&huart1, (uint8_t *)"DATA_ERROR\n");
 800555e:	f000 bdf5 	b.w	800614c <put_str>
		put_str(&huart1, (uint8_t *)"RIFF_ERROR\n");
 8005562:	4911      	ldr	r1, [pc, #68]	; (80055a8 <WaveFile_HDR_Read+0xf0>)
 8005564:	e7b7      	b.n	80054d6 <WaveFile_HDR_Read+0x1e>
		put_str(&huart1, (uint8_t *)"WAVE_ERROR\n");
 8005566:	4911      	ldr	r1, [pc, #68]	; (80055ac <WaveFile_HDR_Read+0xf4>)
 8005568:	e7c1      	b.n	80054ee <WaveFile_HDR_Read+0x36>
		put_str(&huart1, (uint8_t *)"FMT_ERROR\n");
 800556a:	4911      	ldr	r1, [pc, #68]	; (80055b0 <WaveFile_HDR_Read+0xf8>)
 800556c:	e7e9      	b.n	8005542 <WaveFile_HDR_Read+0x8a>
		put_str(&huart1, (uint8_t *)"DATA_ERROR\n");
 800556e:	4911      	ldr	r1, [pc, #68]	; (80055b4 <WaveFile_HDR_Read+0xfc>)
 8005570:	e7f2      	b.n	8005558 <WaveFile_HDR_Read+0xa0>
 8005572:	bf00      	nop
 8005574:	080080a1 	.word	0x080080a1
 8005578:	0800813a 	.word	0x0800813a
 800557c:	080080b0 	.word	0x080080b0
 8005580:	200023e8 	.word	0x200023e8
 8005584:	0800813f 	.word	0x0800813f
 8005588:	080080c5 	.word	0x080080c5
 800558c:	08008144 	.word	0x08008144
 8005590:	080080da 	.word	0x080080da
 8005594:	080080ed 	.word	0x080080ed
 8005598:	08008100 	.word	0x08008100
 800559c:	08008112 	.word	0x08008112
 80055a0:	08008149 	.word	0x08008149
 80055a4:	08008125 	.word	0x08008125
 80055a8:	080080b9 	.word	0x080080b9
 80055ac:	080080ce 	.word	0x080080ce
 80055b0:	0800811a 	.word	0x0800811a
 80055b4:	0800812e 	.word	0x0800812e

080055b8 <SinWave>:

//int scale : Wave Max Amplitude Point / ex) scale:256 -> 0~256 / scale:4096 -> 0~4096
//int SamplingNum : Wave period Total Count

void SinWave(int scale, int SamplingNum, int *SineValue)
{
 80055b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055bc:	b093      	sub	sp, #76	; 0x4c
 80055be:	4605      	mov	r5, r0
 80055c0:	460e      	mov	r6, r1
 80055c2:	4617      	mov	r7, r2
	float RadAngle;                             // Angle in Radians
	int PSineValue[100] = {0,};
	char uartStr[64] = {0,};
 80055c4:	2100      	movs	r1, #0
 80055c6:	2240      	movs	r2, #64	; 0x40
 80055c8:	a802      	add	r0, sp, #8

	for(int MyAngle = 0; MyAngle < SamplingNum; MyAngle++) {
	RadAngle = MyAngle * ((2 * PI) / SamplingNum);                          // 8 bit angle converted to radians   // there are 2 x PI radians in a circle hence the 2*PI
	SineValue[MyAngle] = ( sin (RadAngle) * ((scale / 2) - 1) ) + (scale / 2);

	sprintf(uartStr, "%d\r\n", SineValue[MyAngle]);
 80055ca:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 800567c <SinWave+0xc4>
	char uartStr[64] = {0,};
 80055ce:	f000 feb6 	bl	800633e <memset>
	for(int MyAngle = 0; MyAngle < SamplingNum; MyAngle++) {
 80055d2:	2400      	movs	r4, #0
	SineValue[MyAngle] = ( sin (RadAngle) * ((scale / 2) - 1) ) + (scale / 2);
 80055d4:	2302      	movs	r3, #2
 80055d6:	fb95 f5f3 	sdiv	r5, r5, r3
 80055da:	f105 3aff 	add.w	sl, r5, #4294967295
	for(int MyAngle = 0; MyAngle < SamplingNum; MyAngle++) {
 80055de:	42b4      	cmp	r4, r6
 80055e0:	db02      	blt.n	80055e8 <SinWave+0x30>
	put_str(&huart1, uartStr);
	}
}
 80055e2:	b013      	add	sp, #76	; 0x4c
 80055e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	RadAngle = MyAngle * ((2 * PI) / SamplingNum);                          // 8 bit angle converted to radians   // there are 2 x PI radians in a circle hence the 2*PI
 80055e8:	4630      	mov	r0, r6
 80055ea:	f7fa ffbb 	bl	8000564 <__aeabi_i2d>
 80055ee:	4602      	mov	r2, r0
 80055f0:	460b      	mov	r3, r1
 80055f2:	a120      	add	r1, pc, #128	; (adr r1, 8005674 <SinWave+0xbc>)
 80055f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055f8:	f7fb f944 	bl	8000884 <__aeabi_ddiv>
 80055fc:	4680      	mov	r8, r0
 80055fe:	4620      	mov	r0, r4
 8005600:	4689      	mov	r9, r1
 8005602:	f7fa ffaf 	bl	8000564 <__aeabi_i2d>
 8005606:	4602      	mov	r2, r0
 8005608:	460b      	mov	r3, r1
 800560a:	4640      	mov	r0, r8
 800560c:	4649      	mov	r1, r9
 800560e:	f7fb f80f 	bl	8000630 <__aeabi_dmul>
 8005612:	f7fb facf 	bl	8000bb4 <__aeabi_d2f>
	SineValue[MyAngle] = ( sin (RadAngle) * ((scale / 2) - 1) ) + (scale / 2);
 8005616:	f7fa ffb7 	bl	8000588 <__aeabi_f2d>
 800561a:	ec41 0b10 	vmov	d0, r0, r1
 800561e:	f001 fab3 	bl	8006b88 <sin>
 8005622:	ec53 2b10 	vmov	r2, r3, d0
 8005626:	4650      	mov	r0, sl
 8005628:	e9cd 2300 	strd	r2, r3, [sp]
 800562c:	f7fa ff9a 	bl	8000564 <__aeabi_i2d>
 8005630:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005634:	f7fa fffc 	bl	8000630 <__aeabi_dmul>
 8005638:	4680      	mov	r8, r0
 800563a:	4628      	mov	r0, r5
 800563c:	4689      	mov	r9, r1
 800563e:	f7fa ff91 	bl	8000564 <__aeabi_i2d>
 8005642:	460b      	mov	r3, r1
 8005644:	4602      	mov	r2, r0
 8005646:	4649      	mov	r1, r9
 8005648:	4640      	mov	r0, r8
 800564a:	f7fa fe3f 	bl	80002cc <__adddf3>
 800564e:	f7fb fa89 	bl	8000b64 <__aeabi_d2iz>
	sprintf(uartStr, "%d\r\n", SineValue[MyAngle]);
 8005652:	4659      	mov	r1, fp
	SineValue[MyAngle] = ( sin (RadAngle) * ((scale / 2) - 1) ) + (scale / 2);
 8005654:	4602      	mov	r2, r0
 8005656:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
	sprintf(uartStr, "%d\r\n", SineValue[MyAngle]);
 800565a:	a802      	add	r0, sp, #8
 800565c:	f000 ff34 	bl	80064c8 <siprintf>
	put_str(&huart1, uartStr);
 8005660:	a902      	add	r1, sp, #8
 8005662:	4803      	ldr	r0, [pc, #12]	; (8005670 <SinWave+0xb8>)
 8005664:	f000 fd72 	bl	800614c <put_str>
	for(int MyAngle = 0; MyAngle < SamplingNum; MyAngle++) {
 8005668:	3401      	adds	r4, #1
 800566a:	e7b8      	b.n	80055de <SinWave+0x26>
 800566c:	f3af 8000 	nop.w
 8005670:	200023e8 	.word	0x200023e8
 8005674:	fc8b007a 	.word	0xfc8b007a
 8005678:	401921fa 	.word	0x401921fa
 800567c:	0800809c 	.word	0x0800809c

08005680 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8005680:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;
  
  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8005682:	9300      	str	r3, [sp, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	460a      	mov	r2, r1
 8005688:	4601      	mov	r1, r0
 800568a:	4804      	ldr	r0, [pc, #16]	; (800569c <BSP_SD_ReadBlocks+0x1c>)
 800568c:	f7fc fcfd 	bl	800208a <HAL_SD_ReadBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 8005690:	3000      	adds	r0, #0
 8005692:	bf18      	it	ne
 8005694:	2001      	movne	r0, #1
 8005696:	b003      	add	sp, #12
 8005698:	f85d fb04 	ldr.w	pc, [sp], #4
 800569c:	20002478 	.word	0x20002478

080056a0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80056a0:	b507      	push	{r0, r1, r2, lr}
  uint8_t sd_state = MSD_OK;
  
  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80056a2:	9300      	str	r3, [sp, #0]
 80056a4:	4613      	mov	r3, r2
 80056a6:	460a      	mov	r2, r1
 80056a8:	4601      	mov	r1, r0
 80056aa:	4804      	ldr	r0, [pc, #16]	; (80056bc <BSP_SD_WriteBlocks+0x1c>)
 80056ac:	f7fc fdca 	bl	8002244 <HAL_SD_WriteBlocks>
  {
    sd_state = MSD_ERROR;
  }

  return sd_state;  
}
 80056b0:	3000      	adds	r0, #0
 80056b2:	bf18      	it	ne
 80056b4:	2001      	movne	r0, #1
 80056b6:	b003      	add	sp, #12
 80056b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80056bc:	20002478 	.word	0x20002478

080056c0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 80056c0:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80056c2:	4803      	ldr	r0, [pc, #12]	; (80056d0 <BSP_SD_GetCardState+0x10>)
 80056c4:	f7fd f8f4 	bl	80028b0 <HAL_SD_GetCardState>
}
 80056c8:	3804      	subs	r0, #4
 80056ca:	bf18      	it	ne
 80056cc:	2001      	movne	r0, #1
 80056ce:	bd08      	pop	{r3, pc}
 80056d0:	20002478 	.word	0x20002478

080056d4 <BSP_SD_GetCardInfo>:
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80056d4:	4601      	mov	r1, r0
 80056d6:	4801      	ldr	r0, [pc, #4]	; (80056dc <BSP_SD_GetCardInfo+0x8>)
 80056d8:	f7fd b854 	b.w	8002784 <HAL_SD_GetCardInfo>
 80056dc:	20002478 	.word	0x20002478

080056e0 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 80056e0:	b507      	push	{r0, r1, r2, lr}
  __IO uint8_t status = SD_PRESENT;
 80056e2:	2301      	movs	r3, #1
 80056e4:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 80056e8:	f000 f82e 	bl	8005748 <BSP_PlatformIsDetected>
 80056ec:	b908      	cbnz	r0, 80056f2 <BSP_SD_IsDetected+0x12>
  {
    status = SD_NOT_PRESENT;
 80056ee:	f88d 0007 	strb.w	r0, [sp, #7]
  }

  return status;
 80056f2:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80056f6:	b003      	add	sp, #12
 80056f8:	f85d fb04 	ldr.w	pc, [sp], #4

080056fc <BSP_SD_Init>:
{
 80056fc:	b508      	push	{r3, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80056fe:	f7ff ffef 	bl	80056e0 <BSP_SD_IsDetected>
 8005702:	2801      	cmp	r0, #1
 8005704:	d10c      	bne.n	8005720 <BSP_SD_Init+0x24>
  sd_state = HAL_SD_Init(&hsd);
 8005706:	4807      	ldr	r0, [pc, #28]	; (8005724 <BSP_SD_Init+0x28>)
 8005708:	f7fd f822 	bl	8002750 <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800570c:	b948      	cbnz	r0, 8005722 <BSP_SD_Init+0x26>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800570e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005712:	4804      	ldr	r0, [pc, #16]	; (8005724 <BSP_SD_Init+0x28>)
 8005714:	f7fd f848 	bl	80027a8 <HAL_SD_ConfigWideBusOperation>
    return MSD_ERROR;
 8005718:	3000      	adds	r0, #0
 800571a:	bf18      	it	ne
 800571c:	2001      	movne	r0, #1
 800571e:	bd08      	pop	{r3, pc}
 8005720:	2001      	movs	r0, #1
}
 8005722:	bd08      	pop	{r3, pc}
 8005724:	20002478 	.word	0x20002478

08005728 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8005728:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800572a:	4903      	ldr	r1, [pc, #12]	; (8005738 <MX_FATFS_Init+0x10>)
 800572c:	4803      	ldr	r0, [pc, #12]	; (800573c <MX_FATFS_Init+0x14>)
 800572e:	f7ff fdbf 	bl	80052b0 <FATFS_LinkDriver>
 8005732:	4b03      	ldr	r3, [pc, #12]	; (8005740 <MX_FATFS_Init+0x18>)
 8005734:	7018      	strb	r0, [r3, #0]
 8005736:	bd08      	pop	{r3, pc}
 8005738:	2000033d 	.word	0x2000033d
 800573c:	08008150 	.word	0x08008150
 8005740:	2000033c 	.word	0x2000033c

08005744 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8005744:	2000      	movs	r0, #0
 8005746:	4770      	bx	lr

08005748 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8005748:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800574a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800574e:	4803      	ldr	r0, [pc, #12]	; (800575c <BSP_PlatformIsDetected+0x14>)
 8005750:	f7fb ff82 	bl	8001658 <HAL_GPIO_ReadPin>
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
}  
 8005754:	fab0 f080 	clz	r0, r0
 8005758:	0940      	lsrs	r0, r0, #5
 800575a:	bd08      	pop	{r3, pc}
 800575c:	40020800 	.word	0x40020800

08005760 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{

	if(htim->Instance == TIM4){
 8005760:	6802      	ldr	r2, [r0, #0]
 8005762:	4b0b      	ldr	r3, [pc, #44]	; (8005790 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8005764:	429a      	cmp	r2, r3
{
 8005766:	b510      	push	{r4, lr}
	if(htim->Instance == TIM4){
 8005768:	d111      	bne.n	800578e <HAL_TIM_PeriodElapsedCallback+0x2e>
//		Tim4Cnt++;
//
//		if(Tim4Cnt >= 10){

			if(indexDAC >= 100){
 800576a:	4c0a      	ldr	r4, [pc, #40]	; (8005794 <HAL_TIM_PeriodElapsedCallback+0x34>)
				indexDAC = 0;
			}
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, mainTestArr[indexDAC]);
 800576c:	480a      	ldr	r0, [pc, #40]	; (8005798 <HAL_TIM_PeriodElapsedCallback+0x38>)
			if(indexDAC >= 100){
 800576e:	6823      	ldr	r3, [r4, #0]
 8005770:	2b63      	cmp	r3, #99	; 0x63
				indexDAC = 0;
 8005772:	bfc4      	itt	gt
 8005774:	2300      	movgt	r3, #0
 8005776:	6023      	strgt	r3, [r4, #0]
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, mainTestArr[indexDAC]);
 8005778:	6822      	ldr	r2, [r4, #0]
 800577a:	4b08      	ldr	r3, [pc, #32]	; (800579c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800577c:	2110      	movs	r1, #16
 800577e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005782:	2200      	movs	r2, #0
 8005784:	f7fb fd1b 	bl	80011be <HAL_DAC_SetValue>
			indexDAC++;
 8005788:	6823      	ldr	r3, [r4, #0]
 800578a:	3301      	adds	r3, #1
 800578c:	6023      	str	r3, [r4, #0]
 800578e:	bd10      	pop	{r4, pc}
 8005790:	40000800 	.word	0x40000800
 8005794:	20000120 	.word	0x20000120
 8005798:	20002428 	.word	0x20002428
 800579c:	20000124 	.word	0x20000124

080057a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80057a0:	b530      	push	{r4, r5, lr}
 80057a2:	b0ad      	sub	sp, #180	; 0xb4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80057a4:	2234      	movs	r2, #52	; 0x34
 80057a6:	2100      	movs	r1, #0
 80057a8:	a808      	add	r0, sp, #32
 80057aa:	f000 fdc8 	bl	800633e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80057ae:	2214      	movs	r2, #20
 80057b0:	2100      	movs	r1, #0
 80057b2:	a803      	add	r0, sp, #12
 80057b4:	f000 fdc3 	bl	800633e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80057b8:	2100      	movs	r1, #0
 80057ba:	225c      	movs	r2, #92	; 0x5c
 80057bc:	a815      	add	r0, sp, #84	; 0x54
 80057be:	f000 fdbe 	bl	800633e <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80057c2:	2400      	movs	r4, #0
 80057c4:	4b21      	ldr	r3, [pc, #132]	; (800584c <SystemClock_Config+0xac>)
 80057c6:	9401      	str	r4, [sp, #4]
 80057c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057ca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80057ce:	641a      	str	r2, [r3, #64]	; 0x40
 80057d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057d6:	9301      	str	r3, [sp, #4]
 80057d8:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80057da:	4b1d      	ldr	r3, [pc, #116]	; (8005850 <SystemClock_Config+0xb0>)
 80057dc:	9402      	str	r4, [sp, #8]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80057e4:	601a      	str	r2, [r3, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80057ec:	9302      	str	r3, [sp, #8]
 80057ee:	9b02      	ldr	r3, [sp, #8]
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80057f0:	2301      	movs	r3, #1
 80057f2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80057f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057f8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80057fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80057fe:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005800:	2304      	movs	r3, #4
 8005802:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005804:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005806:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005808:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 7;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800580a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800580c:	2307      	movs	r3, #7
 800580e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005810:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005812:	9512      	str	r5, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005814:	9514      	str	r5, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005816:	f7fc fa39 	bl	8001c8c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800581a:	230f      	movs	r3, #15
 800581c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800581e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005822:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005824:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005826:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800582a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800582c:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800582e:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005830:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005832:	f7fb ff21 	bl	8001678 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8005836:	f44f 7340 	mov.w	r3, #768	; 0x300
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800583a:	a815      	add	r0, sp, #84	; 0x54
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 800583c:	9315      	str	r3, [sp, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800583e:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8005840:	9426      	str	r4, [sp, #152]	; 0x98
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005842:	f7fb ffd3 	bl	80017ec <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8005846:	b02d      	add	sp, #180	; 0xb4
 8005848:	bd30      	pop	{r4, r5, pc}
 800584a:	bf00      	nop
 800584c:	40023800 	.word	0x40023800
 8005850:	40007000 	.word	0x40007000

08005854 <main>:
{
 8005854:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8005858:	b093      	sub	sp, #76	; 0x4c
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800585a:	2400      	movs	r4, #0
 800585c:	4da5      	ldr	r5, [pc, #660]	; (8005af4 <main+0x2a0>)
  hdac.Instance = DAC;
 800585e:	4fa6      	ldr	r7, [pc, #664]	; (8005af8 <main+0x2a4>)
  htim4.Instance = TIM4;
 8005860:	4ea6      	ldr	r6, [pc, #664]	; (8005afc <main+0x2a8>)
  htim6.Instance = TIM6;
 8005862:	f8df a2e4 	ldr.w	sl, [pc, #740]	; 8005b48 <main+0x2f4>
  HAL_Init();
 8005866:	f7fb fba1 	bl	8000fac <HAL_Init>
  SystemClock_Config();
 800586a:	f7ff ff99 	bl	80057a0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800586e:	2214      	movs	r2, #20
 8005870:	2100      	movs	r1, #0
 8005872:	a80b      	add	r0, sp, #44	; 0x2c
 8005874:	f000 fd63 	bl	800633e <memset>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005878:	9401      	str	r4, [sp, #4]
 800587a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOG_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800587c:	48a0      	ldr	r0, [pc, #640]	; (8005b00 <main+0x2ac>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800587e:	f043 0310 	orr.w	r3, r3, #16
 8005882:	632b      	str	r3, [r5, #48]	; 0x30
 8005884:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005886:	f003 0310 	and.w	r3, r3, #16
 800588a:	9301      	str	r3, [sp, #4]
 800588c:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800588e:	9402      	str	r4, [sp, #8]
 8005890:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005892:	f043 0320 	orr.w	r3, r3, #32
 8005896:	632b      	str	r3, [r5, #48]	; 0x30
 8005898:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800589a:	f003 0320 	and.w	r3, r3, #32
 800589e:	9302      	str	r3, [sp, #8]
 80058a0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80058a2:	9403      	str	r4, [sp, #12]
 80058a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058aa:	632b      	str	r3, [r5, #48]	; 0x30
 80058ac:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b2:	9303      	str	r3, [sp, #12]
 80058b4:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80058b6:	9404      	str	r4, [sp, #16]
 80058b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058ba:	f043 0304 	orr.w	r3, r3, #4
 80058be:	632b      	str	r3, [r5, #48]	; 0x30
 80058c0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	9304      	str	r3, [sp, #16]
 80058c8:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80058ca:	9405      	str	r4, [sp, #20]
 80058cc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058ce:	f043 0301 	orr.w	r3, r3, #1
 80058d2:	632b      	str	r3, [r5, #48]	; 0x30
 80058d4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	9305      	str	r3, [sp, #20]
 80058dc:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80058de:	9406      	str	r4, [sp, #24]
 80058e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058e2:	f043 0302 	orr.w	r3, r3, #2
 80058e6:	632b      	str	r3, [r5, #48]	; 0x30
 80058e8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	9306      	str	r3, [sp, #24]
 80058f0:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80058f2:	9407      	str	r4, [sp, #28]
 80058f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80058fa:	632b      	str	r3, [r5, #48]	; 0x30
 80058fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80058fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005902:	9307      	str	r3, [sp, #28]
 8005904:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005906:	9408      	str	r4, [sp, #32]
 8005908:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800590a:	f043 0308 	orr.w	r3, r3, #8
 800590e:	632b      	str	r3, [r5, #48]	; 0x30
 8005910:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005912:	f003 0308 	and.w	r3, r3, #8
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8005916:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005918:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800591a:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800591e:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8005920:	f7fb fea0 	bl	8001664 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 PE4 PE5 
                           PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 8005924:	237c      	movs	r3, #124	; 0x7c
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005926:	a90b      	add	r1, sp, #44	; 0x2c
 8005928:	4876      	ldr	r0, [pc, #472]	; (8005b04 <main+0x2b0>)
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 800592a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800592c:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800592e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005930:	f7fb fdb8 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF6 PF7 PF8 PF9 
                           PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 8005934:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8005938:	930b      	str	r3, [sp, #44]	; 0x2c
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800593a:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800593c:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800593e:	4870      	ldr	r0, [pc, #448]	; (8005b00 <main+0x2ac>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005940:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005942:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005944:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005946:	f7fb fdad 	bl	80014a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_DET_Pin */
  GPIO_InitStruct.Pin = SDIO_DET_Pin;
 800594a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(SDIO_DET_GPIO_Port, &GPIO_InitStruct);
 800594e:	a90b      	add	r1, sp, #44	; 0x2c
 8005950:	486d      	ldr	r0, [pc, #436]	; (8005b08 <main+0x2b4>)
  GPIO_InitStruct.Pin = SDIO_DET_Pin;
 8005952:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005954:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005956:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(SDIO_DET_GPIO_Port, &GPIO_InitStruct);
 8005958:	f7fb fda4 	bl	80014a4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800595c:	9400      	str	r4, [sp, #0]
 800595e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005960:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005964:	632b      	str	r3, [r5, #48]	; 0x30
 8005966:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  huart1.Instance = USART1;
 8005968:	4d68      	ldr	r5, [pc, #416]	; (8005b0c <main+0x2b8>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 800596a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800596e:	4622      	mov	r2, r4
 8005970:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005972:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8005974:	2011      	movs	r0, #17
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005976:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8005978:	f7fb fb6a 	bl	8001050 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800597c:	2011      	movs	r0, #17
 800597e:	f7fb fb9b 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  hdac.Instance = DAC;
 8005982:	4b63      	ldr	r3, [pc, #396]	; (8005b10 <main+0x2bc>)
 8005984:	603b      	str	r3, [r7, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8005986:	4638      	mov	r0, r7
  DAC_ChannelConfTypeDef sConfig = {0};
 8005988:	940b      	str	r4, [sp, #44]	; 0x2c
 800598a:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800598c:	f7fb fbb6 	bl	80010fc <HAL_DAC_Init>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8005990:	4622      	mov	r2, r4
 8005992:	a90b      	add	r1, sp, #44	; 0x2c
 8005994:	4638      	mov	r0, r7
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8005996:	f04f 0904 	mov.w	r9, #4
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800599a:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800599c:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800599e:	f7fb fbee 	bl	800117e <HAL_DAC_ConfigChannel>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80059a2:	a90b      	add	r1, sp, #44	; 0x2c
 80059a4:	2210      	movs	r2, #16
 80059a6:	4638      	mov	r0, r7
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 80059a8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80059ac:	f7fb fbe7 	bl	800117e <HAL_DAC_ConfigChannel>
  huart1.Init.BaudRate = 115200;
 80059b0:	4a58      	ldr	r2, [pc, #352]	; (8005b14 <main+0x2c0>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80059b2:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 115200;
 80059b4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80059b8:	e885 000c 	stmia.w	r5, {r2, r3}
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80059bc:	4628      	mov	r0, r5
  huart1.Init.Mode = UART_MODE_TX_RX;
 80059be:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80059c0:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80059c2:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80059c4:	616b      	str	r3, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80059c6:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80059c8:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80059ca:	f7fd fae7 	bl	8002f9c <HAL_UART_Init>
  hsd.Instance = SDIO;
 80059ce:	4b52      	ldr	r3, [pc, #328]	; (8005b18 <main+0x2c4>)
 80059d0:	4a52      	ldr	r2, [pc, #328]	; (8005b1c <main+0x2c8>)
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80059d2:	609c      	str	r4, [r3, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059d4:	f04f 0810 	mov.w	r8, #16
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80059d8:	e883 0014 	stmia.w	r3, {r2, r4}
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80059dc:	60dc      	str	r4, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80059de:	611c      	str	r4, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80059e0:	615c      	str	r4, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80059e2:	619c      	str	r4, [r3, #24]
  MX_FATFS_Init();
 80059e4:	f7ff fea0 	bl	8005728 <MX_FATFS_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80059e8:	4642      	mov	r2, r8
 80059ea:	4621      	mov	r1, r4
 80059ec:	a80b      	add	r0, sp, #44	; 0x2c
 80059ee:	f000 fca6 	bl	800633e <memset>
  htim4.Init.Prescaler = 19-1;
 80059f2:	494b      	ldr	r1, [pc, #300]	; (8005b20 <main+0x2cc>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80059f4:	60b4      	str	r4, [r6, #8]
  htim4.Init.Prescaler = 19-1;
 80059f6:	2312      	movs	r3, #18
 80059f8:	e886 000a 	stmia.w	r6, {r1, r3}
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80059fc:	4630      	mov	r0, r6
  htim4.Init.Period = 20-1;
 80059fe:	2313      	movs	r3, #19
 8005a00:	60f3      	str	r3, [r6, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a02:	6134      	str	r4, [r6, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a04:	9409      	str	r4, [sp, #36]	; 0x24
 8005a06:	940a      	str	r4, [sp, #40]	; 0x28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a08:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005a0c:	f7fd f960 	bl	8002cd0 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005a10:	a90b      	add	r1, sp, #44	; 0x2c
 8005a12:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a14:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005a18:	f7fc ff96 	bl	8002948 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005a1c:	a909      	add	r1, sp, #36	; 0x24
 8005a1e:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005a20:	9409      	str	r4, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a22:	940a      	str	r4, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005a24:	f7fd f96e 	bl	8002d04 <HAL_TIMEx_MasterConfigSynchronization>
  htim6.Init.Prescaler = 84-1;
 8005a28:	483e      	ldr	r0, [pc, #248]	; (8005b24 <main+0x2d0>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a2a:	940b      	str	r4, [sp, #44]	; 0x2c
  htim6.Init.Prescaler = 84-1;
 8005a2c:	2253      	movs	r2, #83	; 0x53
 8005a2e:	e88a 0005 	stmia.w	sl, {r0, r2}
  htim6.Init.Period = 10-1;
 8005a32:	2209      	movs	r2, #9
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005a34:	4650      	mov	r0, sl
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a36:	940c      	str	r4, [sp, #48]	; 0x30
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a38:	f8ca 4008 	str.w	r4, [sl, #8]
  htim6.Init.Period = 10-1;
 8005a3c:	f8ca 200c 	str.w	r2, [sl, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005a40:	f7fd f946 	bl	8002cd0 <HAL_TIM_Base_Init>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005a44:	2220      	movs	r2, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005a46:	a90b      	add	r1, sp, #44	; 0x2c
 8005a48:	4650      	mov	r0, sl
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005a4a:	920b      	str	r2, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005a4c:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005a4e:	f7fd f959 	bl	8002d04 <HAL_TIMEx_MasterConfigSynchronization>
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8005a52:	4835      	ldr	r0, [pc, #212]	; (8005b28 <main+0x2d4>)
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8005a54:	4a35      	ldr	r2, [pc, #212]	; (8005b2c <main+0x2d8>)
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8005a56:	6084      	str	r4, [r0, #8]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e880 000c 	stmia.w	r0, {r2, r3}
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8005a5e:	2240      	movs	r2, #64	; 0x40
 8005a60:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8005a62:	f44f 72c0 	mov.w	r2, #384	; 0x180
  SdramTiming.ExitSelfRefreshDelay = 7;
 8005a66:	2107      	movs	r1, #7
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8005a68:	6182      	str	r2, [r0, #24]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8005a6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a6e:	6202      	str	r2, [r0, #32]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8005a70:	910c      	str	r1, [sp, #48]	; 0x30
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8005a72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  SdramTiming.RowCycleDelay = 7;
 8005a76:	910e      	str	r1, [sp, #56]	; 0x38
  SdramTiming.WriteRecoveryTime = 3;
 8005a78:	2103      	movs	r1, #3
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8005a7a:	6282      	str	r2, [r0, #40]	; 0x28
  SdramTiming.WriteRecoveryTime = 3;
 8005a7c:	910f      	str	r1, [sp, #60]	; 0x3c
  SdramTiming.LoadToActiveDelay = 2;
 8005a7e:	2202      	movs	r2, #2
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8005a80:	a90b      	add	r1, sp, #44	; 0x2c
  SdramTiming.LoadToActiveDelay = 2;
 8005a82:	920b      	str	r2, [sp, #44]	; 0x2c
  SdramTiming.RPDelay = 2;
 8005a84:	9210      	str	r2, [sp, #64]	; 0x40
  SdramTiming.RCDDelay = 2;
 8005a86:	9211      	str	r2, [sp, #68]	; 0x44
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8005a88:	61c4      	str	r4, [r0, #28]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8005a8a:	6244      	str	r4, [r0, #36]	; 0x24
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8005a8c:	f8c0 900c 	str.w	r9, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8005a90:	f8c0 8010 	str.w	r8, [r0, #16]
  SdramTiming.SelfRefreshTime = 4;
 8005a94:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8005a98:	f7fc ff1e 	bl	80028d8 <HAL_SDRAM_Init>
  	GENERAL_UART_IT_Init(&huart1);
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	f000 fb43 	bl	8006128 <GENERAL_UART_IT_Init>
  	GENERAL_UART_Variable_Init(&uart1_general);
 8005aa2:	4823      	ldr	r0, [pc, #140]	; (8005b30 <main+0x2dc>)
	  sd_FileWrite(myFileName, myWriteData, sizeof(myWriteData));
 8005aa4:	4c23      	ldr	r4, [pc, #140]	; (8005b34 <main+0x2e0>)
  	GENERAL_UART_Variable_Init(&uart1_general);
 8005aa6:	f000 fbc0 	bl	800622a <GENERAL_UART_Variable_Init>
  	GENERAL_TX_TEST(&huart1);
 8005aaa:	4628      	mov	r0, r5
 8005aac:	f000 fbc2 	bl	8006234 <GENERAL_TX_TEST>
  	WaveFile_Hdr_Var_Init(&WaveHdr);
 8005ab0:	4821      	ldr	r0, [pc, #132]	; (8005b38 <main+0x2e4>)
	  sd_FileWrite(myFileName, myWriteData, sizeof(myWriteData));
 8005ab2:	4d22      	ldr	r5, [pc, #136]	; (8005b3c <main+0x2e8>)
  	WaveFile_Hdr_Var_Init(&WaveHdr);
 8005ab4:	f7ff fcea 	bl	800548c <WaveFile_Hdr_Var_Init>
  	HAL_TIM_Base_Start(&htim6);
 8005ab8:	4650      	mov	r0, sl
 8005aba:	f7fc ff2d 	bl	8002918 <HAL_TIM_Base_Start>
  	HAL_TIM_Base_Start_IT(&htim4);
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f7fc ff37 	bl	8002932 <HAL_TIM_Base_Start_IT>
  	HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8005ac4:	4641      	mov	r1, r8
 8005ac6:	4638      	mov	r0, r7
 8005ac8:	f7fb fb2b 	bl	8001122 <HAL_DAC_Start>
  	SinWave(4096, 100, mainTestArr);
 8005acc:	4a1c      	ldr	r2, [pc, #112]	; (8005b40 <main+0x2ec>)
	  GPIO_BT_READ(&hButton);
 8005ace:	4e1d      	ldr	r6, [pc, #116]	; (8005b44 <main+0x2f0>)
  	SinWave(4096, 100, mainTestArr);
 8005ad0:	2164      	movs	r1, #100	; 0x64
 8005ad2:	4658      	mov	r0, fp
 8005ad4:	f7ff fd70 	bl	80055b8 <SinWave>
	  GPIO_BT_READ(&hButton);
 8005ad8:	4630      	mov	r0, r6
 8005ada:	f7ff fc8d 	bl	80053f8 <GPIO_BT_READ>
	  sd_FileWrite(myFileName, myWriteData, sizeof(myWriteData));
 8005ade:	4620      	mov	r0, r4
 8005ae0:	2253      	movs	r2, #83	; 0x53
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	f000 f89c 	bl	8005c20 <sd_FileWrite>
	  HAL_Delay(2500);
 8005ae8:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8005aec:	f7fb fa8a 	bl	8001004 <HAL_Delay>
 8005af0:	e7f2      	b.n	8005ad8 <main+0x284>
 8005af2:	bf00      	nop
 8005af4:	40023800 	.word	0x40023800
 8005af8:	20002428 	.word	0x20002428
 8005afc:	200023ac 	.word	0x200023ac
 8005b00:	40021400 	.word	0x40021400
 8005b04:	40021000 	.word	0x40021000
 8005b08:	40020800 	.word	0x40020800
 8005b0c:	200023e8 	.word	0x200023e8
 8005b10:	40007400 	.word	0x40007400
 8005b14:	40011000 	.word	0x40011000
 8005b18:	20002478 	.word	0x20002478
 8005b1c:	40012c00 	.word	0x40012c00
 8005b20:	40000800 	.word	0x40000800
 8005b24:	40001000 	.word	0x40001000
 8005b28:	2000255c 	.word	0x2000255c
 8005b2c:	a0000140 	.word	0xa0000140
 8005b30:	20004880 	.word	0x20004880
 8005b34:	20000009 	.word	0x20000009
 8005b38:	200002e4 	.word	0x200002e4
 8005b3c:	20000013 	.word	0x20000013
 8005b40:	20000124 	.word	0x20000124
 8005b44:	200002c8 	.word	0x200002c8
 8005b48:	2000243c 	.word	0x2000243c

08005b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005b4c:	4770      	bx	lr
	...

08005b50 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 8005b50:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8005b52:	4c06      	ldr	r4, [pc, #24]	; (8005b6c <SD_CheckStatus.isra.0+0x1c>)
 8005b54:	2301      	movs	r3, #1
 8005b56:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8005b58:	f7ff fdb2 	bl	80056c0 <BSP_SD_GetCardState>
 8005b5c:	4623      	mov	r3, r4
 8005b5e:	b918      	cbnz	r0, 8005b68 <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8005b60:	7822      	ldrb	r2, [r4, #0]
 8005b62:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b66:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8005b68:	7818      	ldrb	r0, [r3, #0]
}
 8005b6a:	bd10      	pop	{r4, pc}
 8005b6c:	20000008 	.word	0x20000008

08005b70 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8005b70:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8005b72:	4c05      	ldr	r4, [pc, #20]	; (8005b88 <SD_initialize+0x18>)
 8005b74:	2301      	movs	r3, #1
 8005b76:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8005b78:	f7ff fdc0 	bl	80056fc <BSP_SD_Init>
 8005b7c:	b910      	cbnz	r0, 8005b84 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 8005b7e:	f7ff ffe7 	bl	8005b50 <SD_CheckStatus.isra.0>
 8005b82:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8005b84:	7820      	ldrb	r0, [r4, #0]
}
 8005b86:	bd10      	pop	{r4, pc}
 8005b88:	20000008 	.word	0x20000008

08005b8c <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8005b8c:	f7ff bfe0 	b.w	8005b50 <SD_CheckStatus.isra.0>

08005b90 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005b90:	b508      	push	{r3, lr}
 8005b92:	4608      	mov	r0, r1
 8005b94:	4611      	mov	r1, r2
 8005b96:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005b98:	f04f 33ff 	mov.w	r3, #4294967295
 8005b9c:	f7ff fd70 	bl	8005680 <BSP_SD_ReadBlocks>
 8005ba0:	b920      	cbnz	r0, 8005bac <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005ba2:	f7ff fd8d 	bl	80056c0 <BSP_SD_GetCardState>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	d1fb      	bne.n	8005ba2 <SD_read+0x12>
 8005baa:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005bac:	2001      	movs	r0, #1
}
 8005bae:	bd08      	pop	{r3, pc}

08005bb0 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005bb0:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005bb2:	4b12      	ldr	r3, [pc, #72]	; (8005bfc <SD_ioctl+0x4c>)
 8005bb4:	781b      	ldrb	r3, [r3, #0]
 8005bb6:	07db      	lsls	r3, r3, #31
{
 8005bb8:	b088      	sub	sp, #32
 8005bba:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005bbc:	d41b      	bmi.n	8005bf6 <SD_ioctl+0x46>

  switch (cmd)
 8005bbe:	2903      	cmp	r1, #3
 8005bc0:	d803      	bhi.n	8005bca <SD_ioctl+0x1a>
 8005bc2:	e8df f001 	tbb	[pc, r1]
 8005bc6:	0510      	.short	0x0510
 8005bc8:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8005bca:	2004      	movs	r0, #4
  }

  return res;
}
 8005bcc:	b008      	add	sp, #32
 8005bce:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8005bd0:	4668      	mov	r0, sp
 8005bd2:	f7ff fd7f 	bl	80056d4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005bd6:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005bd8:	6023      	str	r3, [r4, #0]
 8005bda:	e004      	b.n	8005be6 <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8005bdc:	4668      	mov	r0, sp
 8005bde:	f7ff fd79 	bl	80056d4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005be2:	9b07      	ldr	r3, [sp, #28]
 8005be4:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8005be6:	2000      	movs	r0, #0
 8005be8:	e7f0      	b.n	8005bcc <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8005bea:	4668      	mov	r0, sp
 8005bec:	f7ff fd72 	bl	80056d4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005bf0:	9b07      	ldr	r3, [sp, #28]
 8005bf2:	0a5b      	lsrs	r3, r3, #9
 8005bf4:	e7f0      	b.n	8005bd8 <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005bf6:	2003      	movs	r0, #3
 8005bf8:	e7e8      	b.n	8005bcc <SD_ioctl+0x1c>
 8005bfa:	bf00      	nop
 8005bfc:	20000008 	.word	0x20000008

08005c00 <SD_write>:
{
 8005c00:	b508      	push	{r3, lr}
 8005c02:	4608      	mov	r0, r1
 8005c04:	4611      	mov	r1, r2
 8005c06:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005c08:	f04f 33ff 	mov.w	r3, #4294967295
 8005c0c:	f7ff fd48 	bl	80056a0 <BSP_SD_WriteBlocks>
 8005c10:	b920      	cbnz	r0, 8005c1c <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8005c12:	f7ff fd55 	bl	80056c0 <BSP_SD_GetCardState>
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d1fb      	bne.n	8005c12 <SD_write+0x12>
 8005c1a:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005c1c:	2001      	movs	r0, #1
}
 8005c1e:	bd08      	pop	{r3, pc}

08005c20 <sd_FileWrite>:
void sd_FileWrite(
		const TCHAR* pathFile,		/* Pointer to the file name */
		const void* writeData,		/* Pointer to the data to be written */
		UINT DataSize				/* Number of bytes to write */
)
{
 8005c20:	b570      	push	{r4, r5, r6, lr}
 8005c22:	4606      	mov	r6, r0
 8005c24:	460c      	mov	r4, r1
 8005c26:	4615      	mov	r5, r2
	if(f_mount(&myFatFS, SDPath, 1) == FR_OK)
 8005c28:	4917      	ldr	r1, [pc, #92]	; (8005c88 <sd_FileWrite+0x68>)
 8005c2a:	4818      	ldr	r0, [pc, #96]	; (8005c8c <sd_FileWrite+0x6c>)
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f7fe ffd3 	bl	8004bd8 <f_mount>
 8005c32:	bb08      	cbnz	r0, 8005c78 <sd_FileWrite+0x58>
	{
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_6);
 8005c34:	2140      	movs	r1, #64	; 0x40
 8005c36:	4816      	ldr	r0, [pc, #88]	; (8005c90 <sd_FileWrite+0x70>)
 8005c38:	f7fb fd19 	bl	800166e <HAL_GPIO_TogglePin>

		if(f_open(&myFiles, pathFile, FA_CREATE_ALWAYS | FA_WRITE) == FR_OK)
 8005c3c:	220a      	movs	r2, #10
 8005c3e:	4631      	mov	r1, r6
 8005c40:	4814      	ldr	r0, [pc, #80]	; (8005c94 <sd_FileWrite+0x74>)
 8005c42:	f7fe fffd 	bl	8004c40 <f_open>
 8005c46:	b9b8      	cbnz	r0, 8005c78 <sd_FileWrite+0x58>
		{
			HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_7);
 8005c48:	2180      	movs	r1, #128	; 0x80
 8005c4a:	4811      	ldr	r0, [pc, #68]	; (8005c90 <sd_FileWrite+0x70>)
 8005c4c:	f7fb fd0f 	bl	800166e <HAL_GPIO_TogglePin>

			if(f_write(&myFiles, writeData, DataSize, &myWriteBytes) == FR_OK)
 8005c50:	4b11      	ldr	r3, [pc, #68]	; (8005c98 <sd_FileWrite+0x78>)
 8005c52:	4810      	ldr	r0, [pc, #64]	; (8005c94 <sd_FileWrite+0x74>)
 8005c54:	462a      	mov	r2, r5
 8005c56:	4621      	mov	r1, r4
 8005c58:	f7ff f9d9 	bl	800500e <f_write>
 8005c5c:	b948      	cbnz	r0, 8005c72 <sd_FileWrite+0x52>
			{
				HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_8);
 8005c5e:	f44f 7180 	mov.w	r1, #256	; 0x100
			}
			else{
				HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_9);
 8005c62:	480b      	ldr	r0, [pc, #44]	; (8005c90 <sd_FileWrite+0x70>)
 8005c64:	f7fb fd03 	bl	800166e <HAL_GPIO_TogglePin>
			}
			f_close(&myFiles);
 8005c68:	480a      	ldr	r0, [pc, #40]	; (8005c94 <sd_FileWrite+0x74>)
		}
	}
	else{
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
	}
}
 8005c6a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			f_close(&myFiles);
 8005c6e:	f7ff baec 	b.w	800524a <f_close>
				HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_9);
 8005c72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005c76:	e7f4      	b.n	8005c62 <sd_FileWrite+0x42>
			HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 8005c78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005c7c:	4804      	ldr	r0, [pc, #16]	; (8005c90 <sd_FileWrite+0x70>)
}
 8005c7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 8005c82:	f7fb bcf4 	b.w	800166e <HAL_GPIO_TogglePin>
 8005c86:	bf00      	nop
 8005c88:	2000033d 	.word	0x2000033d
 8005c8c:	20002814 	.word	0x20002814
 8005c90:	40021400 	.word	0x40021400
 8005c94:	2000384c 	.word	0x2000384c
 8005c98:	2000487c 	.word	0x2000487c

08005c9c <sd_FileRead>:
void sd_FileRead(
		const TCHAR* pathFile,		/* Pointer to the file name */
		const void* ReadData,		/* Pointer to data buffer */
		UINT DataSize				/* Number of bytes to read */
)
{
 8005c9c:	b570      	push	{r4, r5, r6, lr}
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	460c      	mov	r4, r1
 8005ca2:	4615      	mov	r5, r2
	if(f_mount(&myFatFS, SDPath, 0) == FR_OK)
 8005ca4:	4916      	ldr	r1, [pc, #88]	; (8005d00 <sd_FileRead+0x64>)
 8005ca6:	4817      	ldr	r0, [pc, #92]	; (8005d04 <sd_FileRead+0x68>)
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f7fe ff95 	bl	8004bd8 <f_mount>
 8005cae:	b9f0      	cbnz	r0, 8005cee <sd_FileRead+0x52>
	{
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_6);
 8005cb0:	2140      	movs	r1, #64	; 0x40
 8005cb2:	4815      	ldr	r0, [pc, #84]	; (8005d08 <sd_FileRead+0x6c>)
 8005cb4:	f7fb fcdb 	bl	800166e <HAL_GPIO_TogglePin>

		if(f_open(&myFiles, pathFile, FA_READ) == FR_OK)
 8005cb8:	2201      	movs	r2, #1
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4813      	ldr	r0, [pc, #76]	; (8005d0c <sd_FileRead+0x70>)
 8005cbe:	f7fe ffbf 	bl	8004c40 <f_open>
 8005cc2:	b9d8      	cbnz	r0, 8005cfc <sd_FileRead+0x60>
		{
			HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_7);
 8005cc4:	2180      	movs	r1, #128	; 0x80
 8005cc6:	4810      	ldr	r0, [pc, #64]	; (8005d08 <sd_FileRead+0x6c>)
 8005cc8:	f7fb fcd1 	bl	800166e <HAL_GPIO_TogglePin>

			if(f_read(&myFiles, ReadData, DataSize, &myReadBytes) == FR_OK)
 8005ccc:	4b10      	ldr	r3, [pc, #64]	; (8005d10 <sd_FileRead+0x74>)
 8005cce:	480f      	ldr	r0, [pc, #60]	; (8005d0c <sd_FileRead+0x70>)
 8005cd0:	462a      	mov	r2, r5
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	f7ff f8dc 	bl	8004e90 <f_read>
 8005cd8:	b920      	cbnz	r0, 8005ce4 <sd_FileRead+0x48>
			{
				HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_9);
 8005cda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005cde:	480a      	ldr	r0, [pc, #40]	; (8005d08 <sd_FileRead+0x6c>)
 8005ce0:	f7fb fcc5 	bl	800166e <HAL_GPIO_TogglePin>
			}
			f_close(&myFiles);
 8005ce4:	4809      	ldr	r0, [pc, #36]	; (8005d0c <sd_FileRead+0x70>)
		}
	}
	else{
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
	}
}
 8005ce6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			f_close(&myFiles);
 8005cea:	f7ff baae 	b.w	800524a <f_close>
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 8005cee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005cf2:	4805      	ldr	r0, [pc, #20]	; (8005d08 <sd_FileRead+0x6c>)
}
 8005cf4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_GPIO_TogglePin(GPIOF, GPIO_PIN_10);
 8005cf8:	f7fb bcb9 	b.w	800166e <HAL_GPIO_TogglePin>
 8005cfc:	bd70      	pop	{r4, r5, r6, pc}
 8005cfe:	bf00      	nop
 8005d00:	2000033d 	.word	0x2000033d
 8005d04:	20002814 	.word	0x20002814
 8005d08:	40021400 	.word	0x40021400
 8005d0c:	2000384c 	.word	0x2000384c
 8005d10:	20002590 	.word	0x20002590

08005d14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005d14:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d16:	4b0c      	ldr	r3, [pc, #48]	; (8005d48 <HAL_MspInit+0x34>)
 8005d18:	2100      	movs	r1, #0
 8005d1a:	9100      	str	r1, [sp, #0]
 8005d1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d22:	645a      	str	r2, [r3, #68]	; 0x44
 8005d24:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d26:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005d2a:	9200      	str	r2, [sp, #0]
 8005d2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005d2e:	9101      	str	r1, [sp, #4]
 8005d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d32:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40
 8005d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d3e:	9301      	str	r3, [sp, #4]
 8005d40:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005d42:	b002      	add	sp, #8
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40023800 	.word	0x40023800

08005d4c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8005d4c:	b570      	push	{r4, r5, r6, lr}
 8005d4e:	4606      	mov	r6, r0
 8005d50:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d52:	2214      	movs	r2, #20
 8005d54:	2100      	movs	r1, #0
 8005d56:	a803      	add	r0, sp, #12
 8005d58:	f000 faf1 	bl	800633e <memset>
  if(hdac->Instance==DAC)
 8005d5c:	6832      	ldr	r2, [r6, #0]
 8005d5e:	4b1f      	ldr	r3, [pc, #124]	; (8005ddc <HAL_DAC_MspInit+0x90>)
 8005d60:	429a      	cmp	r2, r3
 8005d62:	d138      	bne.n	8005dd6 <HAL_DAC_MspInit+0x8a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8005d64:	2500      	movs	r5, #0
 8005d66:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8005d6a:	9501      	str	r5, [sp, #4]
 8005d6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    PA5     ------> DAC_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d6e:	481c      	ldr	r0, [pc, #112]	; (8005de0 <HAL_DAC_MspInit+0x94>)

    /* DAC DMA Init */
    /* DAC2 Init */
    hdma_dac2.Instance = DMA1_Stream6;
 8005d70:	4c1c      	ldr	r4, [pc, #112]	; (8005de4 <HAL_DAC_MspInit+0x98>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8005d72:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005d76:	641a      	str	r2, [r3, #64]	; 0x40
 8005d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005d7a:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8005d7e:	9201      	str	r2, [sp, #4]
 8005d80:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d82:	9502      	str	r5, [sp, #8]
 8005d84:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d86:	f042 0201 	orr.w	r2, r2, #1
 8005d8a:	631a      	str	r2, [r3, #48]	; 0x30
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d8e:	f003 0301 	and.w	r3, r3, #1
 8005d92:	9302      	str	r3, [sp, #8]
 8005d94:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8005d96:	2330      	movs	r3, #48	; 0x30
 8005d98:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d9a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da0:	f7fb fb80 	bl	80014a4 <HAL_GPIO_Init>
    hdma_dac2.Init.Channel = DMA_CHANNEL_7;
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005da4:	4910      	ldr	r1, [pc, #64]	; (8005de8 <HAL_DAC_MspInit+0x9c>)
    hdma_dac2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005da6:	60e5      	str	r5, [r4, #12]
    hdma_dac2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005da8:	2340      	movs	r3, #64	; 0x40
 8005daa:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8005dae:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    hdma_dac2.Init.MemInc = DMA_MINC_ENABLE;
 8005db2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005db6:	6123      	str	r3, [r4, #16]
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8005db8:	4620      	mov	r0, r4
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8005dba:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_dac2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005dbe:	6165      	str	r5, [r4, #20]
    hdma_dac2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005dc0:	61a5      	str	r5, [r4, #24]
    hdma_dac2.Init.Mode = DMA_CIRCULAR;
 8005dc2:	61e3      	str	r3, [r4, #28]
    hdma_dac2.Init.Priority = DMA_PRIORITY_LOW;
 8005dc4:	6225      	str	r5, [r4, #32]
    hdma_dac2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005dc6:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac2) != HAL_OK)
 8005dc8:	f7fb fa22 	bl	8001210 <HAL_DMA_Init>
 8005dcc:	b108      	cbz	r0, 8005dd2 <HAL_DAC_MspInit+0x86>
    {
      Error_Handler();
 8005dce:	f7ff febd 	bl	8005b4c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac2);
 8005dd2:	60f4      	str	r4, [r6, #12]
 8005dd4:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8005dd6:	b008      	add	sp, #32
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
 8005dda:	bf00      	nop
 8005ddc:	40007400 	.word	0x40007400
 8005de0:	40020000 	.word	0x40020000
 8005de4:	200024fc 	.word	0x200024fc
 8005de8:	400260a0 	.word	0x400260a0

08005dec <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8005dec:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dee:	2214      	movs	r2, #20
{
 8005df0:	b08b      	sub	sp, #44	; 0x2c
 8005df2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005df4:	2100      	movs	r1, #0
 8005df6:	eb0d 0002 	add.w	r0, sp, r2
 8005dfa:	f000 faa0 	bl	800633e <memset>
  if(hsd->Instance==SDIO)
 8005dfe:	6822      	ldr	r2, [r4, #0]
 8005e00:	4b28      	ldr	r3, [pc, #160]	; (8005ea4 <HAL_SD_MspInit+0xb8>)
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d14b      	bne.n	8005e9e <HAL_SD_MspInit+0xb2>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005e06:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8005e0a:	2400      	movs	r4, #0
 8005e0c:	9401      	str	r4, [sp, #4]
 8005e0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e10:	4825      	ldr	r0, [pc, #148]	; (8005ea8 <HAL_SD_MspInit+0xbc>)
    __HAL_RCC_SDIO_CLK_ENABLE();
 8005e12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e16:	645a      	str	r2, [r3, #68]	; 0x44
 8005e18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e1a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005e1e:	9201      	str	r2, [sp, #4]
 8005e20:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e22:	9402      	str	r4, [sp, #8]
 8005e24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e26:	f042 0202 	orr.w	r2, r2, #2
 8005e2a:	631a      	str	r2, [r3, #48]	; 0x30
 8005e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e2e:	f002 0202 	and.w	r2, r2, #2
 8005e32:	9202      	str	r2, [sp, #8]
 8005e34:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e36:	9403      	str	r4, [sp, #12]
 8005e38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e3a:	f042 0204 	orr.w	r2, r2, #4
 8005e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8005e40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e42:	f002 0204 	and.w	r2, r2, #4
 8005e46:	9203      	str	r2, [sp, #12]
 8005e48:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e4a:	9404      	str	r4, [sp, #16]
 8005e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e4e:	f042 0208 	orr.w	r2, r2, #8
 8005e52:	631a      	str	r2, [r3, #48]	; 0x30
 8005e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e56:	f003 0308 	and.w	r3, r3, #8
 8005e5a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e5c:	2702      	movs	r7, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e5e:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005e60:	250c      	movs	r5, #12
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005e62:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e64:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8005e66:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e68:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8005e6a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e6c:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005e6e:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e70:	f7fb fb18 	bl	80014a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8005e74:	f44f 6330 	mov.w	r3, #2816	; 0xb00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e78:	a905      	add	r1, sp, #20
 8005e7a:	480c      	ldr	r0, [pc, #48]	; (8005eac <HAL_SD_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8005e7c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e7e:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e80:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e82:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005e84:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e86:	f7fb fb0d 	bl	80014a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005e8a:	2304      	movs	r3, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e8c:	a905      	add	r1, sp, #20
 8005e8e:	4808      	ldr	r0, [pc, #32]	; (8005eb0 <HAL_SD_MspInit+0xc4>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005e90:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e92:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e94:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e96:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8005e98:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005e9a:	f7fb fb03 	bl	80014a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8005e9e:	b00b      	add	sp, #44	; 0x2c
 8005ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	40012c00 	.word	0x40012c00
 8005ea8:	40020400 	.word	0x40020400
 8005eac:	40020800 	.word	0x40020800
 8005eb0:	40020c00 	.word	0x40020c00

08005eb4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005eb4:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM4)
 8005eb6:	6803      	ldr	r3, [r0, #0]
 8005eb8:	4a14      	ldr	r2, [pc, #80]	; (8005f0c <HAL_TIM_Base_MspInit+0x58>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d115      	bne.n	8005eea <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	4b13      	ldr	r3, [pc, #76]	; (8005f10 <HAL_TIM_Base_MspInit+0x5c>)
 8005ec2:	9200      	str	r2, [sp, #0]
 8005ec4:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005ec6:	f041 0104 	orr.w	r1, r1, #4
 8005eca:	6419      	str	r1, [r3, #64]	; 0x40
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 0304 	and.w	r3, r3, #4
 8005ed2:	9300      	str	r3, [sp, #0]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005ed4:	201e      	movs	r0, #30
 8005ed6:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005ed8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005eda:	f7fb f8b9 	bl	8001050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8005ede:	201e      	movs	r0, #30
 8005ee0:	f7fb f8ea 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8005ee4:	b003      	add	sp, #12
 8005ee6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM6)
 8005eea:	4a0a      	ldr	r2, [pc, #40]	; (8005f14 <HAL_TIM_Base_MspInit+0x60>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d1f9      	bne.n	8005ee4 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	9301      	str	r3, [sp, #4]
 8005ef4:	4b06      	ldr	r3, [pc, #24]	; (8005f10 <HAL_TIM_Base_MspInit+0x5c>)
 8005ef6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ef8:	f042 0210 	orr.w	r2, r2, #16
 8005efc:	641a      	str	r2, [r3, #64]	; 0x40
 8005efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f00:	f003 0310 	and.w	r3, r3, #16
 8005f04:	9301      	str	r3, [sp, #4]
 8005f06:	9b01      	ldr	r3, [sp, #4]
}
 8005f08:	e7ec      	b.n	8005ee4 <HAL_TIM_Base_MspInit+0x30>
 8005f0a:	bf00      	nop
 8005f0c:	40000800 	.word	0x40000800
 8005f10:	40023800 	.word	0x40023800
 8005f14:	40001000 	.word	0x40001000

08005f18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f1e:	2214      	movs	r2, #20
 8005f20:	2100      	movs	r1, #0
 8005f22:	a803      	add	r0, sp, #12
 8005f24:	f000 fa0b 	bl	800633e <memset>
  if(huart->Instance==USART1)
 8005f28:	6822      	ldr	r2, [r4, #0]
 8005f2a:	4b19      	ldr	r3, [pc, #100]	; (8005f90 <HAL_UART_MspInit+0x78>)
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d12d      	bne.n	8005f8c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f30:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8005f34:	2400      	movs	r4, #0
 8005f36:	9401      	str	r4, [sp, #4]
 8005f38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f3a:	4816      	ldr	r0, [pc, #88]	; (8005f94 <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005f3c:	f042 0210 	orr.w	r2, r2, #16
 8005f40:	645a      	str	r2, [r3, #68]	; 0x44
 8005f42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f44:	f002 0210 	and.w	r2, r2, #16
 8005f48:	9201      	str	r2, [sp, #4]
 8005f4a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f4c:	9402      	str	r4, [sp, #8]
 8005f4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f50:	f042 0201 	orr.w	r2, r2, #1
 8005f54:	631a      	str	r2, [r3, #48]	; 0x30
 8005f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f58:	f003 0301 	and.w	r3, r3, #1
 8005f5c:	9302      	str	r3, [sp, #8]
 8005f5e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005f60:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005f64:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f66:	2302      	movs	r3, #2
 8005f68:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f72:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005f74:	2307      	movs	r3, #7
 8005f76:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f78:	f7fb fa94 	bl	80014a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005f7c:	2025      	movs	r0, #37	; 0x25
 8005f7e:	4622      	mov	r2, r4
 8005f80:	4621      	mov	r1, r4
 8005f82:	f7fb f865 	bl	8001050 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005f86:	2025      	movs	r0, #37	; 0x25
 8005f88:	f7fb f896 	bl	80010b8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8005f8c:	b008      	add	sp, #32
 8005f8e:	bd10      	pop	{r4, pc}
 8005f90:	40011000 	.word	0x40011000
 8005f94:	40020000 	.word	0x40020000

08005f98 <HAL_SDRAM_MspInit>:
  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8005f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (FMC_Initialized) {
 8005f9c:	4b2c      	ldr	r3, [pc, #176]	; (8006050 <HAL_SDRAM_MspInit+0xb8>)
 8005f9e:	681c      	ldr	r4, [r3, #0]
void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8005fa0:	b086      	sub	sp, #24
  if (FMC_Initialized) {
 8005fa2:	2c00      	cmp	r4, #0
 8005fa4:	d151      	bne.n	800604a <HAL_SDRAM_MspInit+0xb2>
  FMC_Initialized = 1;
 8005fa6:	f04f 0801 	mov.w	r8, #1
 8005faa:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8005fae:	4b29      	ldr	r3, [pc, #164]	; (8006054 <HAL_SDRAM_MspInit+0xbc>)
 8005fb0:	9400      	str	r4, [sp, #0]
 8005fb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005fb4:	4828      	ldr	r0, [pc, #160]	; (8006058 <HAL_SDRAM_MspInit+0xc0>)
  __HAL_RCC_FMC_CLK_ENABLE();
 8005fb6:	ea42 0208 	orr.w	r2, r2, r8
 8005fba:	639a      	str	r2, [r3, #56]	; 0x38
 8005fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fbe:	9403      	str	r4, [sp, #12]
  __HAL_RCC_FMC_CLK_ENABLE();
 8005fc0:	ea03 0308 	and.w	r3, r3, r8
 8005fc4:	9300      	str	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fc6:	2702      	movs	r7, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fc8:	2603      	movs	r6, #3
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005fca:	250c      	movs	r5, #12
  __HAL_RCC_FMC_CLK_ENABLE();
 8005fcc:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fce:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8005fd0:	f64f 033f 	movw	r3, #63551	; 0xf83f
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005fd4:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8005fd6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fd8:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005fda:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005fdc:	f7fb fa62 	bl	80014a4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005fe0:	a901      	add	r1, sp, #4
 8005fe2:	481e      	ldr	r0, [pc, #120]	; (800605c <HAL_SDRAM_MspInit+0xc4>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005fe4:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fe8:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fea:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005fec:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005fee:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ff0:	f7fb fa58 	bl	80014a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8005ff4:	f248 1333 	movw	r3, #33075	; 0x8133
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005ff8:	a901      	add	r1, sp, #4
 8005ffa:	4819      	ldr	r0, [pc, #100]	; (8006060 <HAL_SDRAM_MspInit+0xc8>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8005ffc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ffe:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006000:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006002:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006004:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006006:	f7fb fa4d 	bl	80014a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 800600a:	f64f 7383 	movw	r3, #65411	; 0xff83
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800600e:	a901      	add	r1, sp, #4
 8006010:	4814      	ldr	r0, [pc, #80]	; (8006064 <HAL_SDRAM_MspInit+0xcc>)
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8006012:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006014:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006016:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006018:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800601a:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800601c:	f7fb fa42 	bl	80014a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8006020:	f24c 7303 	movw	r3, #50947	; 0xc703
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006024:	a901      	add	r1, sp, #4
 8006026:	4810      	ldr	r0, [pc, #64]	; (8006068 <HAL_SDRAM_MspInit+0xd0>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8006028:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800602a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800602c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800602e:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006030:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006032:	f7fb fa37 	bl	80014a4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006036:	2360      	movs	r3, #96	; 0x60
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006038:	a901      	add	r1, sp, #4
 800603a:	480c      	ldr	r0, [pc, #48]	; (800606c <HAL_SDRAM_MspInit+0xd4>)
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800603c:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800603e:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006040:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006042:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006044:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006046:	f7fb fa2d 	bl	80014a4 <HAL_GPIO_Init>
  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800604a:	b006      	add	sp, #24
 800604c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006050:	200002b4 	.word	0x200002b4
 8006054:	40023800 	.word	0x40023800
 8006058:	40021400 	.word	0x40021400
 800605c:	40020800 	.word	0x40020800
 8006060:	40021800 	.word	0x40021800
 8006064:	40021000 	.word	0x40021000
 8006068:	40020c00 	.word	0x40020c00
 800606c:	40020400 	.word	0x40020400

08006070 <NMI_Handler>:
 8006070:	4770      	bx	lr
	...

08006074 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006074:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HardFault_IRQn 0 */

	put_str(&huart1, (uint8_t *)"HardFault");
 8006076:	4902      	ldr	r1, [pc, #8]	; (8006080 <HardFault_Handler+0xc>)
 8006078:	4802      	ldr	r0, [pc, #8]	; (8006084 <HardFault_Handler+0x10>)
 800607a:	f000 f867 	bl	800614c <put_str>
 800607e:	e7fe      	b.n	800607e <HardFault_Handler+0xa>
 8006080:	08008164 	.word	0x08008164
 8006084:	200023e8 	.word	0x200023e8

08006088 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006088:	e7fe      	b.n	8006088 <MemManage_Handler>

0800608a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800608a:	e7fe      	b.n	800608a <BusFault_Handler>

0800608c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800608c:	e7fe      	b.n	800608c <UsageFault_Handler>

0800608e <SVC_Handler>:
 800608e:	4770      	bx	lr

08006090 <DebugMon_Handler>:
 8006090:	4770      	bx	lr

08006092 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006092:	4770      	bx	lr

08006094 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006094:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

	BT_TICK_FUNC(&hButton);
 8006096:	4803      	ldr	r0, [pc, #12]	; (80060a4 <SysTick_Handler+0x10>)
 8006098:	f7ff f9f0 	bl	800547c <BT_TICK_FUNC>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800609c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_IncTick();
 80060a0:	f7fa bf9e 	b.w	8000fe0 <HAL_IncTick>
 80060a4:	200002c8 	.word	0x200002c8

080060a8 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2);
 80060a8:	4801      	ldr	r0, [pc, #4]	; (80060b0 <DMA1_Stream6_IRQHandler+0x8>)
 80060aa:	f7fb b941 	b.w	8001330 <HAL_DMA_IRQHandler>
 80060ae:	bf00      	nop
 80060b0:	200024fc 	.word	0x200024fc

080060b4 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80060b4:	4801      	ldr	r0, [pc, #4]	; (80060bc <TIM4_IRQHandler+0x8>)
 80060b6:	f7fc bd04 	b.w	8002ac2 <HAL_TIM_IRQHandler>
 80060ba:	bf00      	nop
 80060bc:	200023ac 	.word	0x200023ac

080060c0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80060c0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */
	GENERAL_UART_IRQHandler(&huart1, USER_UART1, CR_LF_ENABLE);
 80060c2:	4c05      	ldr	r4, [pc, #20]	; (80060d8 <USART1_IRQHandler+0x18>)
 80060c4:	2201      	movs	r2, #1
 80060c6:	4620      	mov	r0, r4
 80060c8:	4611      	mov	r1, r2
 80060ca:	f000 f84b 	bl	8006164 <GENERAL_UART_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80060ce:	4620      	mov	r0, r4
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80060d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_UART_IRQHandler(&huart1);
 80060d4:	f7fc bfec 	b.w	80030b0 <HAL_UART_IRQHandler>
 80060d8:	200023e8 	.word	0x200023e8

080060dc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80060dc:	490f      	ldr	r1, [pc, #60]	; (800611c <SystemInit+0x40>)
 80060de:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80060e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80060e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80060ea:	4b0d      	ldr	r3, [pc, #52]	; (8006120 <SystemInit+0x44>)
 80060ec:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80060ee:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80060f0:	f042 0201 	orr.w	r2, r2, #1
 80060f4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80060f6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80060fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006102:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006104:	4a07      	ldr	r2, [pc, #28]	; (8006124 <SystemInit+0x48>)
 8006106:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800610e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006110:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006112:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006116:	608b      	str	r3, [r1, #8]
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	e000ed00 	.word	0xe000ed00
 8006120:	40023800 	.word	0x40023800
 8006124:	24003010 	.word	0x24003010

08006128 <GENERAL_UART_IT_Init>:
UART_GENERAL_TypeDef uart4_general;

uint8_t	BLE_Response[2] = "OK";

void GENERAL_UART_IT_Init(UART_HandleTypeDef *huartx)
{
 8006128:	b510      	push	{r4, lr}
 800612a:	4604      	mov	r4, r0
	HAL_UART_MspInit(huartx);
 800612c:	f7ff fef4 	bl	8005f18 <HAL_UART_MspInit>
	__HAL_UART_ENABLE_IT(huartx, UART_IT_RXNE);
 8006130:	6822      	ldr	r2, [r4, #0]
 8006132:	68d3      	ldr	r3, [r2, #12]
 8006134:	f043 0320 	orr.w	r3, r3, #32
 8006138:	60d3      	str	r3, [r2, #12]
 800613a:	bd10      	pop	{r4, pc}

0800613c <put_char>:
}

void put_char(UART_HandleTypeDef *huartx, uint16_t Data)
{
	while(__HAL_UART_GET_FLAG(huartx, UART_FLAG_TXE) == RESET);
 800613c:	6803      	ldr	r3, [r0, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	0612      	lsls	r2, r2, #24
 8006142:	d5fc      	bpl.n	800613e <put_char+0x2>

	huartx->Instance->DR = (Data & (uint16_t)0x01FF);
 8006144:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8006148:	6059      	str	r1, [r3, #4]
 800614a:	4770      	bx	lr

0800614c <put_str>:
}

void put_str(UART_HandleTypeDef *huartx, uint8_t *str)
{
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	4605      	mov	r5, r0
 8006150:	1e4c      	subs	r4, r1, #1
	while( *str != NULL)                     //   '\0'   
 8006152:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8006156:	b901      	cbnz	r1, 800615a <put_str+0xe>
	{
		put_char(huartx, (uint16_t)*str);                // '\0'   .
		str++;
	}
}
 8006158:	bd38      	pop	{r3, r4, r5, pc}
		put_char(huartx, (uint16_t)*str);                // '\0'   .
 800615a:	4628      	mov	r0, r5
 800615c:	f7ff ffee 	bl	800613c <put_char>
 8006160:	e7f7      	b.n	8006152 <put_str+0x6>
	...

08006164 <GENERAL_UART_IRQHandler>:
}


void GENERAL_UART_IRQHandler(UART_HandleTypeDef *huartx, unsigned int UARTx, unsigned int CR_LF_STATE)
{
	if((__HAL_UART_GET_FLAG(huartx, UART_FLAG_RXNE) != RESET) 
 8006164:	6803      	ldr	r3, [r0, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
{
 8006168:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if((__HAL_UART_GET_FLAG(huartx, UART_FLAG_RXNE) != RESET) 
 800616a:	0694      	lsls	r4, r2, #26
{
 800616c:	4606      	mov	r6, r0
	if((__HAL_UART_GET_FLAG(huartx, UART_FLAG_RXNE) != RESET) 
 800616e:	d528      	bpl.n	80061c2 <GENERAL_UART_IRQHandler+0x5e>
			&& (__HAL_UART_GET_IT_SOURCE(huartx, UART_IT_RXNE)!=RESET)){
 8006170:	68da      	ldr	r2, [r3, #12]
 8006172:	0692      	lsls	r2, r2, #26
 8006174:	d525      	bpl.n	80061c2 <GENERAL_UART_IRQHandler+0x5e>


		/* USER CODE BEGIN GENERAL_UART_IRQx */

		if(UARTx ==	USER_UART1){
 8006176:	2901      	cmp	r1, #1
 8006178:	d139      	bne.n	80061ee <GENERAL_UART_IRQHandler+0x8a>
			uart1_general.rxByte = (uint8_t)(huartx->Instance->DR & (uint8_t)0x00FF);
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4c21      	ldr	r4, [pc, #132]	; (8006204 <GENERAL_UART_IRQHandler+0xa0>)
 800617e:	b2db      	uxtb	r3, r3

			switch(uart1_general.rxByte)
 8006180:	2b3c      	cmp	r3, #60	; 0x3c
			uart1_general.rxByte = (uint8_t)(huartx->Instance->DR & (uint8_t)0x00FF);
 8006182:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8006186:	f04f 0500 	mov.w	r5, #0
			switch(uart1_general.rxByte)
 800618a:	d00e      	beq.n	80061aa <GENERAL_UART_IRQHandler+0x46>
 800618c:	2b3e      	cmp	r3, #62	; 0x3e
 800618e:	d01a      	beq.n	80061c6 <GENERAL_UART_IRQHandler+0x62>
				put_str(huartx, uart1_general.rxStr);		//huart1 tx call : Debug-UART
				uart1_general.CellCnt = 0;
				memset(uart1_general.rxStr, NULL, sizeof(uart1_general.rxStr));
				break;
			default	:
				if(uart1_general.rxFlag == ENABLE)
 8006190:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8006194:	2a01      	cmp	r2, #1
 8006196:	d10c      	bne.n	80061b2 <GENERAL_UART_IRQHandler+0x4e>
				{
					uart1_general.rxStr[uart1_general.CellCnt++] = uart1_general.rxByte;
 8006198:	f894 2202 	ldrb.w	r2, [r4, #514]	; 0x202
 800619c:	1c51      	adds	r1, r2, #1
 800619e:	f884 1202 	strb.w	r1, [r4, #514]	; 0x202
 80061a2:	4414      	add	r4, r2
 80061a4:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
 80061a8:	e003      	b.n	80061b2 <GENERAL_UART_IRQHandler+0x4e>
				uart1_general.rxFlag = ENABLE;
 80061aa:	f884 1201 	strb.w	r1, [r4, #513]	; 0x201
				uart1_general.CellCnt = 0;
 80061ae:	f884 5202 	strb.w	r5, [r4, #514]	; 0x202

		}

		/* USER CODE END GENERAL_UART_IRQx */

		__HAL_UART_CLEAR_PEFLAG(huartx);
 80061b2:	2300      	movs	r3, #0
 80061b4:	9301      	str	r3, [sp, #4]
 80061b6:	6833      	ldr	r3, [r6, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	9201      	str	r2, [sp, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	9301      	str	r3, [sp, #4]
 80061c0:	9b01      	ldr	r3, [sp, #4]
		return;
	}
}
 80061c2:	b002      	add	sp, #8
 80061c4:	bd70      	pop	{r4, r5, r6, pc}
				uart1_general.rxStr[uart1_general.CellCnt] = NULL;
 80061c6:	f894 3202 	ldrb.w	r3, [r4, #514]	; 0x202
				uart1_general.rxFlag = DISENABLE;
 80061ca:	f884 5201 	strb.w	r5, [r4, #513]	; 0x201
				uart1_general.rxStr[uart1_general.CellCnt] = NULL;
 80061ce:	4423      	add	r3, r4
				put_str(huartx, uart1_general.rxStr);		//huart1 tx call : Debug-UART
 80061d0:	f504 7180 	add.w	r1, r4, #256	; 0x100
				uart1_general.rxStr[uart1_general.CellCnt] = NULL;
 80061d4:	f883 5100 	strb.w	r5, [r3, #256]	; 0x100
				put_str(huartx, uart1_general.rxStr);		//huart1 tx call : Debug-UART
 80061d8:	f7ff ffb8 	bl	800614c <put_str>
				memset(uart1_general.rxStr, NULL, sizeof(uart1_general.rxStr));
 80061dc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80061e0:	4629      	mov	r1, r5
 80061e2:	18a0      	adds	r0, r4, r2
				uart1_general.CellCnt = 0;
 80061e4:	f884 5202 	strb.w	r5, [r4, #514]	; 0x202
				memset(uart1_general.rxStr, NULL, sizeof(uart1_general.rxStr));
 80061e8:	f000 f8a9 	bl	800633e <memset>
				break;
 80061ec:	e7e1      	b.n	80061b2 <GENERAL_UART_IRQHandler+0x4e>
		else if(UARTx == USER_UART4){
 80061ee:	2904      	cmp	r1, #4
 80061f0:	d1df      	bne.n	80061b2 <GENERAL_UART_IRQHandler+0x4e>
			uart4_general.rxByte = (uint8_t)(huartx->Instance->DR & (uint8_t)0x00FF);
 80061f2:	6859      	ldr	r1, [r3, #4]
 80061f4:	4b04      	ldr	r3, [pc, #16]	; (8006208 <GENERAL_UART_IRQHandler+0xa4>)
			put_char(&huart1, uart4_general.rxByte);
 80061f6:	4805      	ldr	r0, [pc, #20]	; (800620c <GENERAL_UART_IRQHandler+0xa8>)
			uart4_general.rxByte = (uint8_t)(huartx->Instance->DR & (uint8_t)0x00FF);
 80061f8:	b2c9      	uxtb	r1, r1
 80061fa:	f883 1200 	strb.w	r1, [r3, #512]	; 0x200
			put_char(&huart1, uart4_general.rxByte);
 80061fe:	f7ff ff9d 	bl	800613c <put_char>
 8006202:	e7d6      	b.n	80061b2 <GENERAL_UART_IRQHandler+0x4e>
 8006204:	20004880 	.word	0x20004880
 8006208:	20004b84 	.word	0x20004b84
 800620c:	200023e8 	.word	0x200023e8

08006210 <_USER_HAL_UART_Transmit_IT>:

void _USER_HAL_UART_Transmit_IT(UART_HandleTypeDef *huartx, uint8_t *str)
{
 8006210:	b538      	push	{r3, r4, r5, lr}
 8006212:	4605      	mov	r5, r0
	HAL_UART_Transmit_IT(huartx, str, strlen((char *)str));
 8006214:	4608      	mov	r0, r1
{
 8006216:	460c      	mov	r4, r1
	HAL_UART_Transmit_IT(huartx, str, strlen((char *)str));
 8006218:	f7f9 fffa 	bl	8000210 <strlen>
 800621c:	4621      	mov	r1, r4
 800621e:	b282      	uxth	r2, r0
 8006220:	4628      	mov	r0, r5
}
 8006222:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_UART_Transmit_IT(huartx, str, strlen((char *)str));
 8006226:	f7fc bee7 	b.w	8002ff8 <HAL_UART_Transmit_IT>

0800622a <GENERAL_UART_Variable_Init>:

void GENERAL_UART_Variable_Init(UART_GENERAL_TypeDef *uartx_general)
{
	memset(uartx_general,	0, sizeof(UART_GENERAL_TypeDef));
 800622a:	f44f 7241 	mov.w	r2, #772	; 0x304
 800622e:	2100      	movs	r1, #0
 8006230:	f000 b885 	b.w	800633e <memset>

08006234 <GENERAL_TX_TEST>:
}

void GENERAL_TX_TEST(UART_HandleTypeDef *huartx)
{
 8006234:	b510      	push	{r4, lr}
	_USER_HAL_UART_Transmit_IT(huartx, (uint8_t *)"uart_ready\r\n");
 8006236:	4909      	ldr	r1, [pc, #36]	; (800625c <GENERAL_TX_TEST+0x28>)
{
 8006238:	4604      	mov	r4, r0
	_USER_HAL_UART_Transmit_IT(huartx, (uint8_t *)"uart_ready\r\n");
 800623a:	f7ff ffe9 	bl	8006210 <_USER_HAL_UART_Transmit_IT>
	HAL_Delay(1000);
 800623e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006242:	f7fa fedf 	bl	8001004 <HAL_Delay>
	_USER_HAL_UART_Transmit_IT(huartx, (uint8_t *)"uart_start\r\n");
 8006246:	4620      	mov	r0, r4
 8006248:	4905      	ldr	r1, [pc, #20]	; (8006260 <GENERAL_TX_TEST+0x2c>)
 800624a:	f7ff ffe1 	bl	8006210 <_USER_HAL_UART_Transmit_IT>
	HAL_Delay(1000);
 800624e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
}
 8006252:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_Delay(1000);
 8006256:	f7fa bed5 	b.w	8001004 <HAL_Delay>
 800625a:	bf00      	nop
 800625c:	08008186 	.word	0x08008186
 8006260:	08008193 	.word	0x08008193

08006264 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006264:	f8df d034 	ldr.w	sp, [pc, #52]	; 800629c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006268:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800626a:	e003      	b.n	8006274 <LoopCopyDataInit>

0800626c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800626c:	4b0c      	ldr	r3, [pc, #48]	; (80062a0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800626e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006270:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006272:	3104      	adds	r1, #4

08006274 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006274:	480b      	ldr	r0, [pc, #44]	; (80062a4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006276:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006278:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800627a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800627c:	d3f6      	bcc.n	800626c <CopyDataInit>
  ldr  r2, =_sbss
 800627e:	4a0b      	ldr	r2, [pc, #44]	; (80062ac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006280:	e002      	b.n	8006288 <LoopFillZerobss>

08006282 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006282:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006284:	f842 3b04 	str.w	r3, [r2], #4

08006288 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006288:	4b09      	ldr	r3, [pc, #36]	; (80062b0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800628a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800628c:	d3f9      	bcc.n	8006282 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800628e:	f7ff ff25 	bl	80060dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006292:	f000 f811 	bl	80062b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006296:	f7ff fadd 	bl	8005854 <main>
  bx  lr    
 800629a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800629c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80062a0:	080083c0 	.word	0x080083c0
  ldr  r0, =_sdata
 80062a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80062a8:	200000d0 	.word	0x200000d0
  ldr  r2, =_sbss
 80062ac:	200000d0 	.word	0x200000d0
  ldr  r3, = _ebss
 80062b0:	20004e8c 	.word	0x20004e8c

080062b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80062b4:	e7fe      	b.n	80062b4 <ADC_IRQHandler>
	...

080062b8 <__libc_init_array>:
 80062b8:	b570      	push	{r4, r5, r6, lr}
 80062ba:	4e0d      	ldr	r6, [pc, #52]	; (80062f0 <__libc_init_array+0x38>)
 80062bc:	4c0d      	ldr	r4, [pc, #52]	; (80062f4 <__libc_init_array+0x3c>)
 80062be:	1ba4      	subs	r4, r4, r6
 80062c0:	10a4      	asrs	r4, r4, #2
 80062c2:	2500      	movs	r5, #0
 80062c4:	42a5      	cmp	r5, r4
 80062c6:	d109      	bne.n	80062dc <__libc_init_array+0x24>
 80062c8:	4e0b      	ldr	r6, [pc, #44]	; (80062f8 <__libc_init_array+0x40>)
 80062ca:	4c0c      	ldr	r4, [pc, #48]	; (80062fc <__libc_init_array+0x44>)
 80062cc:	f001 fcae 	bl	8007c2c <_init>
 80062d0:	1ba4      	subs	r4, r4, r6
 80062d2:	10a4      	asrs	r4, r4, #2
 80062d4:	2500      	movs	r5, #0
 80062d6:	42a5      	cmp	r5, r4
 80062d8:	d105      	bne.n	80062e6 <__libc_init_array+0x2e>
 80062da:	bd70      	pop	{r4, r5, r6, pc}
 80062dc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80062e0:	4798      	blx	r3
 80062e2:	3501      	adds	r5, #1
 80062e4:	e7ee      	b.n	80062c4 <__libc_init_array+0xc>
 80062e6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80062ea:	4798      	blx	r3
 80062ec:	3501      	adds	r5, #1
 80062ee:	e7f2      	b.n	80062d6 <__libc_init_array+0x1e>
 80062f0:	080083b8 	.word	0x080083b8
 80062f4:	080083b8 	.word	0x080083b8
 80062f8:	080083b8 	.word	0x080083b8
 80062fc:	080083bc 	.word	0x080083bc

08006300 <malloc>:
 8006300:	4b02      	ldr	r3, [pc, #8]	; (800630c <malloc+0xc>)
 8006302:	4601      	mov	r1, r0
 8006304:	6818      	ldr	r0, [r3, #0]
 8006306:	f000 b871 	b.w	80063ec <_malloc_r>
 800630a:	bf00      	nop
 800630c:	2000006c 	.word	0x2000006c

08006310 <free>:
 8006310:	4b02      	ldr	r3, [pc, #8]	; (800631c <free+0xc>)
 8006312:	4601      	mov	r1, r0
 8006314:	6818      	ldr	r0, [r3, #0]
 8006316:	f000 b81b 	b.w	8006350 <_free_r>
 800631a:	bf00      	nop
 800631c:	2000006c 	.word	0x2000006c

08006320 <memcmp>:
 8006320:	b510      	push	{r4, lr}
 8006322:	3901      	subs	r1, #1
 8006324:	4402      	add	r2, r0
 8006326:	4290      	cmp	r0, r2
 8006328:	d101      	bne.n	800632e <memcmp+0xe>
 800632a:	2000      	movs	r0, #0
 800632c:	bd10      	pop	{r4, pc}
 800632e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006332:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006336:	42a3      	cmp	r3, r4
 8006338:	d0f5      	beq.n	8006326 <memcmp+0x6>
 800633a:	1b18      	subs	r0, r3, r4
 800633c:	bd10      	pop	{r4, pc}

0800633e <memset>:
 800633e:	4402      	add	r2, r0
 8006340:	4603      	mov	r3, r0
 8006342:	4293      	cmp	r3, r2
 8006344:	d100      	bne.n	8006348 <memset+0xa>
 8006346:	4770      	bx	lr
 8006348:	f803 1b01 	strb.w	r1, [r3], #1
 800634c:	e7f9      	b.n	8006342 <memset+0x4>
	...

08006350 <_free_r>:
 8006350:	b538      	push	{r3, r4, r5, lr}
 8006352:	4605      	mov	r5, r0
 8006354:	2900      	cmp	r1, #0
 8006356:	d045      	beq.n	80063e4 <_free_r+0x94>
 8006358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800635c:	1f0c      	subs	r4, r1, #4
 800635e:	2b00      	cmp	r3, #0
 8006360:	bfb8      	it	lt
 8006362:	18e4      	addlt	r4, r4, r3
 8006364:	f000 f8d4 	bl	8006510 <__malloc_lock>
 8006368:	4a1f      	ldr	r2, [pc, #124]	; (80063e8 <_free_r+0x98>)
 800636a:	6813      	ldr	r3, [r2, #0]
 800636c:	4610      	mov	r0, r2
 800636e:	b933      	cbnz	r3, 800637e <_free_r+0x2e>
 8006370:	6063      	str	r3, [r4, #4]
 8006372:	6014      	str	r4, [r2, #0]
 8006374:	4628      	mov	r0, r5
 8006376:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800637a:	f000 b8ca 	b.w	8006512 <__malloc_unlock>
 800637e:	42a3      	cmp	r3, r4
 8006380:	d90c      	bls.n	800639c <_free_r+0x4c>
 8006382:	6821      	ldr	r1, [r4, #0]
 8006384:	1862      	adds	r2, r4, r1
 8006386:	4293      	cmp	r3, r2
 8006388:	bf04      	itt	eq
 800638a:	681a      	ldreq	r2, [r3, #0]
 800638c:	685b      	ldreq	r3, [r3, #4]
 800638e:	6063      	str	r3, [r4, #4]
 8006390:	bf04      	itt	eq
 8006392:	1852      	addeq	r2, r2, r1
 8006394:	6022      	streq	r2, [r4, #0]
 8006396:	6004      	str	r4, [r0, #0]
 8006398:	e7ec      	b.n	8006374 <_free_r+0x24>
 800639a:	4613      	mov	r3, r2
 800639c:	685a      	ldr	r2, [r3, #4]
 800639e:	b10a      	cbz	r2, 80063a4 <_free_r+0x54>
 80063a0:	42a2      	cmp	r2, r4
 80063a2:	d9fa      	bls.n	800639a <_free_r+0x4a>
 80063a4:	6819      	ldr	r1, [r3, #0]
 80063a6:	1858      	adds	r0, r3, r1
 80063a8:	42a0      	cmp	r0, r4
 80063aa:	d10b      	bne.n	80063c4 <_free_r+0x74>
 80063ac:	6820      	ldr	r0, [r4, #0]
 80063ae:	4401      	add	r1, r0
 80063b0:	1858      	adds	r0, r3, r1
 80063b2:	4282      	cmp	r2, r0
 80063b4:	6019      	str	r1, [r3, #0]
 80063b6:	d1dd      	bne.n	8006374 <_free_r+0x24>
 80063b8:	6810      	ldr	r0, [r2, #0]
 80063ba:	6852      	ldr	r2, [r2, #4]
 80063bc:	605a      	str	r2, [r3, #4]
 80063be:	4401      	add	r1, r0
 80063c0:	6019      	str	r1, [r3, #0]
 80063c2:	e7d7      	b.n	8006374 <_free_r+0x24>
 80063c4:	d902      	bls.n	80063cc <_free_r+0x7c>
 80063c6:	230c      	movs	r3, #12
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	e7d3      	b.n	8006374 <_free_r+0x24>
 80063cc:	6820      	ldr	r0, [r4, #0]
 80063ce:	1821      	adds	r1, r4, r0
 80063d0:	428a      	cmp	r2, r1
 80063d2:	bf04      	itt	eq
 80063d4:	6811      	ldreq	r1, [r2, #0]
 80063d6:	6852      	ldreq	r2, [r2, #4]
 80063d8:	6062      	str	r2, [r4, #4]
 80063da:	bf04      	itt	eq
 80063dc:	1809      	addeq	r1, r1, r0
 80063de:	6021      	streq	r1, [r4, #0]
 80063e0:	605c      	str	r4, [r3, #4]
 80063e2:	e7c7      	b.n	8006374 <_free_r+0x24>
 80063e4:	bd38      	pop	{r3, r4, r5, pc}
 80063e6:	bf00      	nop
 80063e8:	200002b8 	.word	0x200002b8

080063ec <_malloc_r>:
 80063ec:	b570      	push	{r4, r5, r6, lr}
 80063ee:	1ccd      	adds	r5, r1, #3
 80063f0:	f025 0503 	bic.w	r5, r5, #3
 80063f4:	3508      	adds	r5, #8
 80063f6:	2d0c      	cmp	r5, #12
 80063f8:	bf38      	it	cc
 80063fa:	250c      	movcc	r5, #12
 80063fc:	2d00      	cmp	r5, #0
 80063fe:	4606      	mov	r6, r0
 8006400:	db01      	blt.n	8006406 <_malloc_r+0x1a>
 8006402:	42a9      	cmp	r1, r5
 8006404:	d903      	bls.n	800640e <_malloc_r+0x22>
 8006406:	230c      	movs	r3, #12
 8006408:	6033      	str	r3, [r6, #0]
 800640a:	2000      	movs	r0, #0
 800640c:	bd70      	pop	{r4, r5, r6, pc}
 800640e:	f000 f87f 	bl	8006510 <__malloc_lock>
 8006412:	4a23      	ldr	r2, [pc, #140]	; (80064a0 <_malloc_r+0xb4>)
 8006414:	6814      	ldr	r4, [r2, #0]
 8006416:	4621      	mov	r1, r4
 8006418:	b991      	cbnz	r1, 8006440 <_malloc_r+0x54>
 800641a:	4c22      	ldr	r4, [pc, #136]	; (80064a4 <_malloc_r+0xb8>)
 800641c:	6823      	ldr	r3, [r4, #0]
 800641e:	b91b      	cbnz	r3, 8006428 <_malloc_r+0x3c>
 8006420:	4630      	mov	r0, r6
 8006422:	f000 f841 	bl	80064a8 <_sbrk_r>
 8006426:	6020      	str	r0, [r4, #0]
 8006428:	4629      	mov	r1, r5
 800642a:	4630      	mov	r0, r6
 800642c:	f000 f83c 	bl	80064a8 <_sbrk_r>
 8006430:	1c43      	adds	r3, r0, #1
 8006432:	d126      	bne.n	8006482 <_malloc_r+0x96>
 8006434:	230c      	movs	r3, #12
 8006436:	6033      	str	r3, [r6, #0]
 8006438:	4630      	mov	r0, r6
 800643a:	f000 f86a 	bl	8006512 <__malloc_unlock>
 800643e:	e7e4      	b.n	800640a <_malloc_r+0x1e>
 8006440:	680b      	ldr	r3, [r1, #0]
 8006442:	1b5b      	subs	r3, r3, r5
 8006444:	d41a      	bmi.n	800647c <_malloc_r+0x90>
 8006446:	2b0b      	cmp	r3, #11
 8006448:	d90f      	bls.n	800646a <_malloc_r+0x7e>
 800644a:	600b      	str	r3, [r1, #0]
 800644c:	50cd      	str	r5, [r1, r3]
 800644e:	18cc      	adds	r4, r1, r3
 8006450:	4630      	mov	r0, r6
 8006452:	f000 f85e 	bl	8006512 <__malloc_unlock>
 8006456:	f104 000b 	add.w	r0, r4, #11
 800645a:	1d23      	adds	r3, r4, #4
 800645c:	f020 0007 	bic.w	r0, r0, #7
 8006460:	1ac3      	subs	r3, r0, r3
 8006462:	d01b      	beq.n	800649c <_malloc_r+0xb0>
 8006464:	425a      	negs	r2, r3
 8006466:	50e2      	str	r2, [r4, r3]
 8006468:	bd70      	pop	{r4, r5, r6, pc}
 800646a:	428c      	cmp	r4, r1
 800646c:	bf0d      	iteet	eq
 800646e:	6863      	ldreq	r3, [r4, #4]
 8006470:	684b      	ldrne	r3, [r1, #4]
 8006472:	6063      	strne	r3, [r4, #4]
 8006474:	6013      	streq	r3, [r2, #0]
 8006476:	bf18      	it	ne
 8006478:	460c      	movne	r4, r1
 800647a:	e7e9      	b.n	8006450 <_malloc_r+0x64>
 800647c:	460c      	mov	r4, r1
 800647e:	6849      	ldr	r1, [r1, #4]
 8006480:	e7ca      	b.n	8006418 <_malloc_r+0x2c>
 8006482:	1cc4      	adds	r4, r0, #3
 8006484:	f024 0403 	bic.w	r4, r4, #3
 8006488:	42a0      	cmp	r0, r4
 800648a:	d005      	beq.n	8006498 <_malloc_r+0xac>
 800648c:	1a21      	subs	r1, r4, r0
 800648e:	4630      	mov	r0, r6
 8006490:	f000 f80a 	bl	80064a8 <_sbrk_r>
 8006494:	3001      	adds	r0, #1
 8006496:	d0cd      	beq.n	8006434 <_malloc_r+0x48>
 8006498:	6025      	str	r5, [r4, #0]
 800649a:	e7d9      	b.n	8006450 <_malloc_r+0x64>
 800649c:	bd70      	pop	{r4, r5, r6, pc}
 800649e:	bf00      	nop
 80064a0:	200002b8 	.word	0x200002b8
 80064a4:	200002bc 	.word	0x200002bc

080064a8 <_sbrk_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4c06      	ldr	r4, [pc, #24]	; (80064c4 <_sbrk_r+0x1c>)
 80064ac:	2300      	movs	r3, #0
 80064ae:	4605      	mov	r5, r0
 80064b0:	4608      	mov	r0, r1
 80064b2:	6023      	str	r3, [r4, #0]
 80064b4:	f001 fbac 	bl	8007c10 <_sbrk>
 80064b8:	1c43      	adds	r3, r0, #1
 80064ba:	d102      	bne.n	80064c2 <_sbrk_r+0x1a>
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	b103      	cbz	r3, 80064c2 <_sbrk_r+0x1a>
 80064c0:	602b      	str	r3, [r5, #0]
 80064c2:	bd38      	pop	{r3, r4, r5, pc}
 80064c4:	20004e88 	.word	0x20004e88

080064c8 <siprintf>:
 80064c8:	b40e      	push	{r1, r2, r3}
 80064ca:	b500      	push	{lr}
 80064cc:	b09c      	sub	sp, #112	; 0x70
 80064ce:	f44f 7102 	mov.w	r1, #520	; 0x208
 80064d2:	ab1d      	add	r3, sp, #116	; 0x74
 80064d4:	f8ad 1014 	strh.w	r1, [sp, #20]
 80064d8:	9002      	str	r0, [sp, #8]
 80064da:	9006      	str	r0, [sp, #24]
 80064dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80064e0:	480a      	ldr	r0, [pc, #40]	; (800650c <siprintf+0x44>)
 80064e2:	9104      	str	r1, [sp, #16]
 80064e4:	9107      	str	r1, [sp, #28]
 80064e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80064ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80064ee:	f8ad 1016 	strh.w	r1, [sp, #22]
 80064f2:	6800      	ldr	r0, [r0, #0]
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	a902      	add	r1, sp, #8
 80064f8:	f000 f868 	bl	80065cc <_svfiprintf_r>
 80064fc:	9b02      	ldr	r3, [sp, #8]
 80064fe:	2200      	movs	r2, #0
 8006500:	701a      	strb	r2, [r3, #0]
 8006502:	b01c      	add	sp, #112	; 0x70
 8006504:	f85d eb04 	ldr.w	lr, [sp], #4
 8006508:	b003      	add	sp, #12
 800650a:	4770      	bx	lr
 800650c:	2000006c 	.word	0x2000006c

08006510 <__malloc_lock>:
 8006510:	4770      	bx	lr

08006512 <__malloc_unlock>:
 8006512:	4770      	bx	lr

08006514 <__ssputs_r>:
 8006514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006518:	688e      	ldr	r6, [r1, #8]
 800651a:	429e      	cmp	r6, r3
 800651c:	4682      	mov	sl, r0
 800651e:	460c      	mov	r4, r1
 8006520:	4691      	mov	r9, r2
 8006522:	4698      	mov	r8, r3
 8006524:	d835      	bhi.n	8006592 <__ssputs_r+0x7e>
 8006526:	898a      	ldrh	r2, [r1, #12]
 8006528:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800652c:	d031      	beq.n	8006592 <__ssputs_r+0x7e>
 800652e:	6825      	ldr	r5, [r4, #0]
 8006530:	6909      	ldr	r1, [r1, #16]
 8006532:	1a6f      	subs	r7, r5, r1
 8006534:	6965      	ldr	r5, [r4, #20]
 8006536:	2302      	movs	r3, #2
 8006538:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800653c:	fb95 f5f3 	sdiv	r5, r5, r3
 8006540:	f108 0301 	add.w	r3, r8, #1
 8006544:	443b      	add	r3, r7
 8006546:	429d      	cmp	r5, r3
 8006548:	bf38      	it	cc
 800654a:	461d      	movcc	r5, r3
 800654c:	0553      	lsls	r3, r2, #21
 800654e:	d531      	bpl.n	80065b4 <__ssputs_r+0xa0>
 8006550:	4629      	mov	r1, r5
 8006552:	f7ff ff4b 	bl	80063ec <_malloc_r>
 8006556:	4606      	mov	r6, r0
 8006558:	b950      	cbnz	r0, 8006570 <__ssputs_r+0x5c>
 800655a:	230c      	movs	r3, #12
 800655c:	f8ca 3000 	str.w	r3, [sl]
 8006560:	89a3      	ldrh	r3, [r4, #12]
 8006562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006566:	81a3      	strh	r3, [r4, #12]
 8006568:	f04f 30ff 	mov.w	r0, #4294967295
 800656c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006570:	463a      	mov	r2, r7
 8006572:	6921      	ldr	r1, [r4, #16]
 8006574:	f000 fab4 	bl	8006ae0 <memcpy>
 8006578:	89a3      	ldrh	r3, [r4, #12]
 800657a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800657e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006582:	81a3      	strh	r3, [r4, #12]
 8006584:	6126      	str	r6, [r4, #16]
 8006586:	6165      	str	r5, [r4, #20]
 8006588:	443e      	add	r6, r7
 800658a:	1bed      	subs	r5, r5, r7
 800658c:	6026      	str	r6, [r4, #0]
 800658e:	60a5      	str	r5, [r4, #8]
 8006590:	4646      	mov	r6, r8
 8006592:	4546      	cmp	r6, r8
 8006594:	bf28      	it	cs
 8006596:	4646      	movcs	r6, r8
 8006598:	4632      	mov	r2, r6
 800659a:	4649      	mov	r1, r9
 800659c:	6820      	ldr	r0, [r4, #0]
 800659e:	f000 faaa 	bl	8006af6 <memmove>
 80065a2:	68a3      	ldr	r3, [r4, #8]
 80065a4:	1b9b      	subs	r3, r3, r6
 80065a6:	60a3      	str	r3, [r4, #8]
 80065a8:	6823      	ldr	r3, [r4, #0]
 80065aa:	441e      	add	r6, r3
 80065ac:	6026      	str	r6, [r4, #0]
 80065ae:	2000      	movs	r0, #0
 80065b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b4:	462a      	mov	r2, r5
 80065b6:	f000 fab8 	bl	8006b2a <_realloc_r>
 80065ba:	4606      	mov	r6, r0
 80065bc:	2800      	cmp	r0, #0
 80065be:	d1e1      	bne.n	8006584 <__ssputs_r+0x70>
 80065c0:	6921      	ldr	r1, [r4, #16]
 80065c2:	4650      	mov	r0, sl
 80065c4:	f7ff fec4 	bl	8006350 <_free_r>
 80065c8:	e7c7      	b.n	800655a <__ssputs_r+0x46>
	...

080065cc <_svfiprintf_r>:
 80065cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d0:	b09d      	sub	sp, #116	; 0x74
 80065d2:	4680      	mov	r8, r0
 80065d4:	9303      	str	r3, [sp, #12]
 80065d6:	898b      	ldrh	r3, [r1, #12]
 80065d8:	061c      	lsls	r4, r3, #24
 80065da:	460d      	mov	r5, r1
 80065dc:	4616      	mov	r6, r2
 80065de:	d50f      	bpl.n	8006600 <_svfiprintf_r+0x34>
 80065e0:	690b      	ldr	r3, [r1, #16]
 80065e2:	b96b      	cbnz	r3, 8006600 <_svfiprintf_r+0x34>
 80065e4:	2140      	movs	r1, #64	; 0x40
 80065e6:	f7ff ff01 	bl	80063ec <_malloc_r>
 80065ea:	6028      	str	r0, [r5, #0]
 80065ec:	6128      	str	r0, [r5, #16]
 80065ee:	b928      	cbnz	r0, 80065fc <_svfiprintf_r+0x30>
 80065f0:	230c      	movs	r3, #12
 80065f2:	f8c8 3000 	str.w	r3, [r8]
 80065f6:	f04f 30ff 	mov.w	r0, #4294967295
 80065fa:	e0c5      	b.n	8006788 <_svfiprintf_r+0x1bc>
 80065fc:	2340      	movs	r3, #64	; 0x40
 80065fe:	616b      	str	r3, [r5, #20]
 8006600:	2300      	movs	r3, #0
 8006602:	9309      	str	r3, [sp, #36]	; 0x24
 8006604:	2320      	movs	r3, #32
 8006606:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800660a:	2330      	movs	r3, #48	; 0x30
 800660c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006610:	f04f 0b01 	mov.w	fp, #1
 8006614:	4637      	mov	r7, r6
 8006616:	463c      	mov	r4, r7
 8006618:	f814 3b01 	ldrb.w	r3, [r4], #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d13c      	bne.n	800669a <_svfiprintf_r+0xce>
 8006620:	ebb7 0a06 	subs.w	sl, r7, r6
 8006624:	d00b      	beq.n	800663e <_svfiprintf_r+0x72>
 8006626:	4653      	mov	r3, sl
 8006628:	4632      	mov	r2, r6
 800662a:	4629      	mov	r1, r5
 800662c:	4640      	mov	r0, r8
 800662e:	f7ff ff71 	bl	8006514 <__ssputs_r>
 8006632:	3001      	adds	r0, #1
 8006634:	f000 80a3 	beq.w	800677e <_svfiprintf_r+0x1b2>
 8006638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800663a:	4453      	add	r3, sl
 800663c:	9309      	str	r3, [sp, #36]	; 0x24
 800663e:	783b      	ldrb	r3, [r7, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 809c 	beq.w	800677e <_svfiprintf_r+0x1b2>
 8006646:	2300      	movs	r3, #0
 8006648:	f04f 32ff 	mov.w	r2, #4294967295
 800664c:	9304      	str	r3, [sp, #16]
 800664e:	9307      	str	r3, [sp, #28]
 8006650:	9205      	str	r2, [sp, #20]
 8006652:	9306      	str	r3, [sp, #24]
 8006654:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006658:	931a      	str	r3, [sp, #104]	; 0x68
 800665a:	2205      	movs	r2, #5
 800665c:	7821      	ldrb	r1, [r4, #0]
 800665e:	4850      	ldr	r0, [pc, #320]	; (80067a0 <_svfiprintf_r+0x1d4>)
 8006660:	f7f9 fdde 	bl	8000220 <memchr>
 8006664:	1c67      	adds	r7, r4, #1
 8006666:	9b04      	ldr	r3, [sp, #16]
 8006668:	b9d8      	cbnz	r0, 80066a2 <_svfiprintf_r+0xd6>
 800666a:	06d9      	lsls	r1, r3, #27
 800666c:	bf44      	itt	mi
 800666e:	2220      	movmi	r2, #32
 8006670:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006674:	071a      	lsls	r2, r3, #28
 8006676:	bf44      	itt	mi
 8006678:	222b      	movmi	r2, #43	; 0x2b
 800667a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800667e:	7822      	ldrb	r2, [r4, #0]
 8006680:	2a2a      	cmp	r2, #42	; 0x2a
 8006682:	d016      	beq.n	80066b2 <_svfiprintf_r+0xe6>
 8006684:	9a07      	ldr	r2, [sp, #28]
 8006686:	2100      	movs	r1, #0
 8006688:	200a      	movs	r0, #10
 800668a:	4627      	mov	r7, r4
 800668c:	3401      	adds	r4, #1
 800668e:	783b      	ldrb	r3, [r7, #0]
 8006690:	3b30      	subs	r3, #48	; 0x30
 8006692:	2b09      	cmp	r3, #9
 8006694:	d951      	bls.n	800673a <_svfiprintf_r+0x16e>
 8006696:	b1c9      	cbz	r1, 80066cc <_svfiprintf_r+0x100>
 8006698:	e011      	b.n	80066be <_svfiprintf_r+0xf2>
 800669a:	2b25      	cmp	r3, #37	; 0x25
 800669c:	d0c0      	beq.n	8006620 <_svfiprintf_r+0x54>
 800669e:	4627      	mov	r7, r4
 80066a0:	e7b9      	b.n	8006616 <_svfiprintf_r+0x4a>
 80066a2:	4a3f      	ldr	r2, [pc, #252]	; (80067a0 <_svfiprintf_r+0x1d4>)
 80066a4:	1a80      	subs	r0, r0, r2
 80066a6:	fa0b f000 	lsl.w	r0, fp, r0
 80066aa:	4318      	orrs	r0, r3
 80066ac:	9004      	str	r0, [sp, #16]
 80066ae:	463c      	mov	r4, r7
 80066b0:	e7d3      	b.n	800665a <_svfiprintf_r+0x8e>
 80066b2:	9a03      	ldr	r2, [sp, #12]
 80066b4:	1d11      	adds	r1, r2, #4
 80066b6:	6812      	ldr	r2, [r2, #0]
 80066b8:	9103      	str	r1, [sp, #12]
 80066ba:	2a00      	cmp	r2, #0
 80066bc:	db01      	blt.n	80066c2 <_svfiprintf_r+0xf6>
 80066be:	9207      	str	r2, [sp, #28]
 80066c0:	e004      	b.n	80066cc <_svfiprintf_r+0x100>
 80066c2:	4252      	negs	r2, r2
 80066c4:	f043 0302 	orr.w	r3, r3, #2
 80066c8:	9207      	str	r2, [sp, #28]
 80066ca:	9304      	str	r3, [sp, #16]
 80066cc:	783b      	ldrb	r3, [r7, #0]
 80066ce:	2b2e      	cmp	r3, #46	; 0x2e
 80066d0:	d10e      	bne.n	80066f0 <_svfiprintf_r+0x124>
 80066d2:	787b      	ldrb	r3, [r7, #1]
 80066d4:	2b2a      	cmp	r3, #42	; 0x2a
 80066d6:	f107 0101 	add.w	r1, r7, #1
 80066da:	d132      	bne.n	8006742 <_svfiprintf_r+0x176>
 80066dc:	9b03      	ldr	r3, [sp, #12]
 80066de:	1d1a      	adds	r2, r3, #4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	9203      	str	r2, [sp, #12]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	bfb8      	it	lt
 80066e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80066ec:	3702      	adds	r7, #2
 80066ee:	9305      	str	r3, [sp, #20]
 80066f0:	4c2c      	ldr	r4, [pc, #176]	; (80067a4 <_svfiprintf_r+0x1d8>)
 80066f2:	7839      	ldrb	r1, [r7, #0]
 80066f4:	2203      	movs	r2, #3
 80066f6:	4620      	mov	r0, r4
 80066f8:	f7f9 fd92 	bl	8000220 <memchr>
 80066fc:	b138      	cbz	r0, 800670e <_svfiprintf_r+0x142>
 80066fe:	2340      	movs	r3, #64	; 0x40
 8006700:	1b00      	subs	r0, r0, r4
 8006702:	fa03 f000 	lsl.w	r0, r3, r0
 8006706:	9b04      	ldr	r3, [sp, #16]
 8006708:	4303      	orrs	r3, r0
 800670a:	9304      	str	r3, [sp, #16]
 800670c:	3701      	adds	r7, #1
 800670e:	7839      	ldrb	r1, [r7, #0]
 8006710:	4825      	ldr	r0, [pc, #148]	; (80067a8 <_svfiprintf_r+0x1dc>)
 8006712:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006716:	2206      	movs	r2, #6
 8006718:	1c7e      	adds	r6, r7, #1
 800671a:	f7f9 fd81 	bl	8000220 <memchr>
 800671e:	2800      	cmp	r0, #0
 8006720:	d035      	beq.n	800678e <_svfiprintf_r+0x1c2>
 8006722:	4b22      	ldr	r3, [pc, #136]	; (80067ac <_svfiprintf_r+0x1e0>)
 8006724:	b9fb      	cbnz	r3, 8006766 <_svfiprintf_r+0x19a>
 8006726:	9b03      	ldr	r3, [sp, #12]
 8006728:	3307      	adds	r3, #7
 800672a:	f023 0307 	bic.w	r3, r3, #7
 800672e:	3308      	adds	r3, #8
 8006730:	9303      	str	r3, [sp, #12]
 8006732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006734:	444b      	add	r3, r9
 8006736:	9309      	str	r3, [sp, #36]	; 0x24
 8006738:	e76c      	b.n	8006614 <_svfiprintf_r+0x48>
 800673a:	fb00 3202 	mla	r2, r0, r2, r3
 800673e:	2101      	movs	r1, #1
 8006740:	e7a3      	b.n	800668a <_svfiprintf_r+0xbe>
 8006742:	2300      	movs	r3, #0
 8006744:	9305      	str	r3, [sp, #20]
 8006746:	4618      	mov	r0, r3
 8006748:	240a      	movs	r4, #10
 800674a:	460f      	mov	r7, r1
 800674c:	3101      	adds	r1, #1
 800674e:	783a      	ldrb	r2, [r7, #0]
 8006750:	3a30      	subs	r2, #48	; 0x30
 8006752:	2a09      	cmp	r2, #9
 8006754:	d903      	bls.n	800675e <_svfiprintf_r+0x192>
 8006756:	2b00      	cmp	r3, #0
 8006758:	d0ca      	beq.n	80066f0 <_svfiprintf_r+0x124>
 800675a:	9005      	str	r0, [sp, #20]
 800675c:	e7c8      	b.n	80066f0 <_svfiprintf_r+0x124>
 800675e:	fb04 2000 	mla	r0, r4, r0, r2
 8006762:	2301      	movs	r3, #1
 8006764:	e7f1      	b.n	800674a <_svfiprintf_r+0x17e>
 8006766:	ab03      	add	r3, sp, #12
 8006768:	9300      	str	r3, [sp, #0]
 800676a:	462a      	mov	r2, r5
 800676c:	4b10      	ldr	r3, [pc, #64]	; (80067b0 <_svfiprintf_r+0x1e4>)
 800676e:	a904      	add	r1, sp, #16
 8006770:	4640      	mov	r0, r8
 8006772:	f3af 8000 	nop.w
 8006776:	f1b0 3fff 	cmp.w	r0, #4294967295
 800677a:	4681      	mov	r9, r0
 800677c:	d1d9      	bne.n	8006732 <_svfiprintf_r+0x166>
 800677e:	89ab      	ldrh	r3, [r5, #12]
 8006780:	065b      	lsls	r3, r3, #25
 8006782:	f53f af38 	bmi.w	80065f6 <_svfiprintf_r+0x2a>
 8006786:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006788:	b01d      	add	sp, #116	; 0x74
 800678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800678e:	ab03      	add	r3, sp, #12
 8006790:	9300      	str	r3, [sp, #0]
 8006792:	462a      	mov	r2, r5
 8006794:	4b06      	ldr	r3, [pc, #24]	; (80067b0 <_svfiprintf_r+0x1e4>)
 8006796:	a904      	add	r1, sp, #16
 8006798:	4640      	mov	r0, r8
 800679a:	f000 f881 	bl	80068a0 <_printf_i>
 800679e:	e7ea      	b.n	8006776 <_svfiprintf_r+0x1aa>
 80067a0:	080081a0 	.word	0x080081a0
 80067a4:	080081a6 	.word	0x080081a6
 80067a8:	080081aa 	.word	0x080081aa
 80067ac:	00000000 	.word	0x00000000
 80067b0:	08006515 	.word	0x08006515

080067b4 <_printf_common>:
 80067b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b8:	4691      	mov	r9, r2
 80067ba:	461f      	mov	r7, r3
 80067bc:	688a      	ldr	r2, [r1, #8]
 80067be:	690b      	ldr	r3, [r1, #16]
 80067c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80067c4:	4293      	cmp	r3, r2
 80067c6:	bfb8      	it	lt
 80067c8:	4613      	movlt	r3, r2
 80067ca:	f8c9 3000 	str.w	r3, [r9]
 80067ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80067d2:	4606      	mov	r6, r0
 80067d4:	460c      	mov	r4, r1
 80067d6:	b112      	cbz	r2, 80067de <_printf_common+0x2a>
 80067d8:	3301      	adds	r3, #1
 80067da:	f8c9 3000 	str.w	r3, [r9]
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	0699      	lsls	r1, r3, #26
 80067e2:	bf42      	ittt	mi
 80067e4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80067e8:	3302      	addmi	r3, #2
 80067ea:	f8c9 3000 	strmi.w	r3, [r9]
 80067ee:	6825      	ldr	r5, [r4, #0]
 80067f0:	f015 0506 	ands.w	r5, r5, #6
 80067f4:	d107      	bne.n	8006806 <_printf_common+0x52>
 80067f6:	f104 0a19 	add.w	sl, r4, #25
 80067fa:	68e3      	ldr	r3, [r4, #12]
 80067fc:	f8d9 2000 	ldr.w	r2, [r9]
 8006800:	1a9b      	subs	r3, r3, r2
 8006802:	429d      	cmp	r5, r3
 8006804:	db29      	blt.n	800685a <_printf_common+0xa6>
 8006806:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800680a:	6822      	ldr	r2, [r4, #0]
 800680c:	3300      	adds	r3, #0
 800680e:	bf18      	it	ne
 8006810:	2301      	movne	r3, #1
 8006812:	0692      	lsls	r2, r2, #26
 8006814:	d42e      	bmi.n	8006874 <_printf_common+0xc0>
 8006816:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800681a:	4639      	mov	r1, r7
 800681c:	4630      	mov	r0, r6
 800681e:	47c0      	blx	r8
 8006820:	3001      	adds	r0, #1
 8006822:	d021      	beq.n	8006868 <_printf_common+0xb4>
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	68e5      	ldr	r5, [r4, #12]
 8006828:	f8d9 2000 	ldr.w	r2, [r9]
 800682c:	f003 0306 	and.w	r3, r3, #6
 8006830:	2b04      	cmp	r3, #4
 8006832:	bf08      	it	eq
 8006834:	1aad      	subeq	r5, r5, r2
 8006836:	68a3      	ldr	r3, [r4, #8]
 8006838:	6922      	ldr	r2, [r4, #16]
 800683a:	bf0c      	ite	eq
 800683c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006840:	2500      	movne	r5, #0
 8006842:	4293      	cmp	r3, r2
 8006844:	bfc4      	itt	gt
 8006846:	1a9b      	subgt	r3, r3, r2
 8006848:	18ed      	addgt	r5, r5, r3
 800684a:	f04f 0900 	mov.w	r9, #0
 800684e:	341a      	adds	r4, #26
 8006850:	454d      	cmp	r5, r9
 8006852:	d11b      	bne.n	800688c <_printf_common+0xd8>
 8006854:	2000      	movs	r0, #0
 8006856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800685a:	2301      	movs	r3, #1
 800685c:	4652      	mov	r2, sl
 800685e:	4639      	mov	r1, r7
 8006860:	4630      	mov	r0, r6
 8006862:	47c0      	blx	r8
 8006864:	3001      	adds	r0, #1
 8006866:	d103      	bne.n	8006870 <_printf_common+0xbc>
 8006868:	f04f 30ff 	mov.w	r0, #4294967295
 800686c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006870:	3501      	adds	r5, #1
 8006872:	e7c2      	b.n	80067fa <_printf_common+0x46>
 8006874:	18e1      	adds	r1, r4, r3
 8006876:	1c5a      	adds	r2, r3, #1
 8006878:	2030      	movs	r0, #48	; 0x30
 800687a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800687e:	4422      	add	r2, r4
 8006880:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006884:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006888:	3302      	adds	r3, #2
 800688a:	e7c4      	b.n	8006816 <_printf_common+0x62>
 800688c:	2301      	movs	r3, #1
 800688e:	4622      	mov	r2, r4
 8006890:	4639      	mov	r1, r7
 8006892:	4630      	mov	r0, r6
 8006894:	47c0      	blx	r8
 8006896:	3001      	adds	r0, #1
 8006898:	d0e6      	beq.n	8006868 <_printf_common+0xb4>
 800689a:	f109 0901 	add.w	r9, r9, #1
 800689e:	e7d7      	b.n	8006850 <_printf_common+0x9c>

080068a0 <_printf_i>:
 80068a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068a4:	4617      	mov	r7, r2
 80068a6:	7e0a      	ldrb	r2, [r1, #24]
 80068a8:	b085      	sub	sp, #20
 80068aa:	2a6e      	cmp	r2, #110	; 0x6e
 80068ac:	4698      	mov	r8, r3
 80068ae:	4606      	mov	r6, r0
 80068b0:	460c      	mov	r4, r1
 80068b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068b4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80068b8:	f000 80bc 	beq.w	8006a34 <_printf_i+0x194>
 80068bc:	d81a      	bhi.n	80068f4 <_printf_i+0x54>
 80068be:	2a63      	cmp	r2, #99	; 0x63
 80068c0:	d02e      	beq.n	8006920 <_printf_i+0x80>
 80068c2:	d80a      	bhi.n	80068da <_printf_i+0x3a>
 80068c4:	2a00      	cmp	r2, #0
 80068c6:	f000 80c8 	beq.w	8006a5a <_printf_i+0x1ba>
 80068ca:	2a58      	cmp	r2, #88	; 0x58
 80068cc:	f000 808a 	beq.w	80069e4 <_printf_i+0x144>
 80068d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80068d4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80068d8:	e02a      	b.n	8006930 <_printf_i+0x90>
 80068da:	2a64      	cmp	r2, #100	; 0x64
 80068dc:	d001      	beq.n	80068e2 <_printf_i+0x42>
 80068de:	2a69      	cmp	r2, #105	; 0x69
 80068e0:	d1f6      	bne.n	80068d0 <_printf_i+0x30>
 80068e2:	6821      	ldr	r1, [r4, #0]
 80068e4:	681a      	ldr	r2, [r3, #0]
 80068e6:	f011 0f80 	tst.w	r1, #128	; 0x80
 80068ea:	d023      	beq.n	8006934 <_printf_i+0x94>
 80068ec:	1d11      	adds	r1, r2, #4
 80068ee:	6019      	str	r1, [r3, #0]
 80068f0:	6813      	ldr	r3, [r2, #0]
 80068f2:	e027      	b.n	8006944 <_printf_i+0xa4>
 80068f4:	2a73      	cmp	r2, #115	; 0x73
 80068f6:	f000 80b4 	beq.w	8006a62 <_printf_i+0x1c2>
 80068fa:	d808      	bhi.n	800690e <_printf_i+0x6e>
 80068fc:	2a6f      	cmp	r2, #111	; 0x6f
 80068fe:	d02a      	beq.n	8006956 <_printf_i+0xb6>
 8006900:	2a70      	cmp	r2, #112	; 0x70
 8006902:	d1e5      	bne.n	80068d0 <_printf_i+0x30>
 8006904:	680a      	ldr	r2, [r1, #0]
 8006906:	f042 0220 	orr.w	r2, r2, #32
 800690a:	600a      	str	r2, [r1, #0]
 800690c:	e003      	b.n	8006916 <_printf_i+0x76>
 800690e:	2a75      	cmp	r2, #117	; 0x75
 8006910:	d021      	beq.n	8006956 <_printf_i+0xb6>
 8006912:	2a78      	cmp	r2, #120	; 0x78
 8006914:	d1dc      	bne.n	80068d0 <_printf_i+0x30>
 8006916:	2278      	movs	r2, #120	; 0x78
 8006918:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800691c:	496e      	ldr	r1, [pc, #440]	; (8006ad8 <_printf_i+0x238>)
 800691e:	e064      	b.n	80069ea <_printf_i+0x14a>
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8006926:	1d11      	adds	r1, r2, #4
 8006928:	6019      	str	r1, [r3, #0]
 800692a:	6813      	ldr	r3, [r2, #0]
 800692c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006930:	2301      	movs	r3, #1
 8006932:	e0a3      	b.n	8006a7c <_printf_i+0x1dc>
 8006934:	f011 0f40 	tst.w	r1, #64	; 0x40
 8006938:	f102 0104 	add.w	r1, r2, #4
 800693c:	6019      	str	r1, [r3, #0]
 800693e:	d0d7      	beq.n	80068f0 <_printf_i+0x50>
 8006940:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006944:	2b00      	cmp	r3, #0
 8006946:	da03      	bge.n	8006950 <_printf_i+0xb0>
 8006948:	222d      	movs	r2, #45	; 0x2d
 800694a:	425b      	negs	r3, r3
 800694c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006950:	4962      	ldr	r1, [pc, #392]	; (8006adc <_printf_i+0x23c>)
 8006952:	220a      	movs	r2, #10
 8006954:	e017      	b.n	8006986 <_printf_i+0xe6>
 8006956:	6820      	ldr	r0, [r4, #0]
 8006958:	6819      	ldr	r1, [r3, #0]
 800695a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800695e:	d003      	beq.n	8006968 <_printf_i+0xc8>
 8006960:	1d08      	adds	r0, r1, #4
 8006962:	6018      	str	r0, [r3, #0]
 8006964:	680b      	ldr	r3, [r1, #0]
 8006966:	e006      	b.n	8006976 <_printf_i+0xd6>
 8006968:	f010 0f40 	tst.w	r0, #64	; 0x40
 800696c:	f101 0004 	add.w	r0, r1, #4
 8006970:	6018      	str	r0, [r3, #0]
 8006972:	d0f7      	beq.n	8006964 <_printf_i+0xc4>
 8006974:	880b      	ldrh	r3, [r1, #0]
 8006976:	4959      	ldr	r1, [pc, #356]	; (8006adc <_printf_i+0x23c>)
 8006978:	2a6f      	cmp	r2, #111	; 0x6f
 800697a:	bf14      	ite	ne
 800697c:	220a      	movne	r2, #10
 800697e:	2208      	moveq	r2, #8
 8006980:	2000      	movs	r0, #0
 8006982:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006986:	6865      	ldr	r5, [r4, #4]
 8006988:	60a5      	str	r5, [r4, #8]
 800698a:	2d00      	cmp	r5, #0
 800698c:	f2c0 809c 	blt.w	8006ac8 <_printf_i+0x228>
 8006990:	6820      	ldr	r0, [r4, #0]
 8006992:	f020 0004 	bic.w	r0, r0, #4
 8006996:	6020      	str	r0, [r4, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d13f      	bne.n	8006a1c <_printf_i+0x17c>
 800699c:	2d00      	cmp	r5, #0
 800699e:	f040 8095 	bne.w	8006acc <_printf_i+0x22c>
 80069a2:	4675      	mov	r5, lr
 80069a4:	2a08      	cmp	r2, #8
 80069a6:	d10b      	bne.n	80069c0 <_printf_i+0x120>
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	07da      	lsls	r2, r3, #31
 80069ac:	d508      	bpl.n	80069c0 <_printf_i+0x120>
 80069ae:	6923      	ldr	r3, [r4, #16]
 80069b0:	6862      	ldr	r2, [r4, #4]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	bfde      	ittt	le
 80069b6:	2330      	movle	r3, #48	; 0x30
 80069b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80069bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80069c0:	ebae 0305 	sub.w	r3, lr, r5
 80069c4:	6123      	str	r3, [r4, #16]
 80069c6:	f8cd 8000 	str.w	r8, [sp]
 80069ca:	463b      	mov	r3, r7
 80069cc:	aa03      	add	r2, sp, #12
 80069ce:	4621      	mov	r1, r4
 80069d0:	4630      	mov	r0, r6
 80069d2:	f7ff feef 	bl	80067b4 <_printf_common>
 80069d6:	3001      	adds	r0, #1
 80069d8:	d155      	bne.n	8006a86 <_printf_i+0x1e6>
 80069da:	f04f 30ff 	mov.w	r0, #4294967295
 80069de:	b005      	add	sp, #20
 80069e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069e4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80069e8:	493c      	ldr	r1, [pc, #240]	; (8006adc <_printf_i+0x23c>)
 80069ea:	6822      	ldr	r2, [r4, #0]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	f012 0f80 	tst.w	r2, #128	; 0x80
 80069f2:	f100 0504 	add.w	r5, r0, #4
 80069f6:	601d      	str	r5, [r3, #0]
 80069f8:	d001      	beq.n	80069fe <_printf_i+0x15e>
 80069fa:	6803      	ldr	r3, [r0, #0]
 80069fc:	e002      	b.n	8006a04 <_printf_i+0x164>
 80069fe:	0655      	lsls	r5, r2, #25
 8006a00:	d5fb      	bpl.n	80069fa <_printf_i+0x15a>
 8006a02:	8803      	ldrh	r3, [r0, #0]
 8006a04:	07d0      	lsls	r0, r2, #31
 8006a06:	bf44      	itt	mi
 8006a08:	f042 0220 	orrmi.w	r2, r2, #32
 8006a0c:	6022      	strmi	r2, [r4, #0]
 8006a0e:	b91b      	cbnz	r3, 8006a18 <_printf_i+0x178>
 8006a10:	6822      	ldr	r2, [r4, #0]
 8006a12:	f022 0220 	bic.w	r2, r2, #32
 8006a16:	6022      	str	r2, [r4, #0]
 8006a18:	2210      	movs	r2, #16
 8006a1a:	e7b1      	b.n	8006980 <_printf_i+0xe0>
 8006a1c:	4675      	mov	r5, lr
 8006a1e:	fbb3 f0f2 	udiv	r0, r3, r2
 8006a22:	fb02 3310 	mls	r3, r2, r0, r3
 8006a26:	5ccb      	ldrb	r3, [r1, r3]
 8006a28:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	2800      	cmp	r0, #0
 8006a30:	d1f5      	bne.n	8006a1e <_printf_i+0x17e>
 8006a32:	e7b7      	b.n	80069a4 <_printf_i+0x104>
 8006a34:	6808      	ldr	r0, [r1, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	6949      	ldr	r1, [r1, #20]
 8006a3a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006a3e:	d004      	beq.n	8006a4a <_printf_i+0x1aa>
 8006a40:	1d10      	adds	r0, r2, #4
 8006a42:	6018      	str	r0, [r3, #0]
 8006a44:	6813      	ldr	r3, [r2, #0]
 8006a46:	6019      	str	r1, [r3, #0]
 8006a48:	e007      	b.n	8006a5a <_printf_i+0x1ba>
 8006a4a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a4e:	f102 0004 	add.w	r0, r2, #4
 8006a52:	6018      	str	r0, [r3, #0]
 8006a54:	6813      	ldr	r3, [r2, #0]
 8006a56:	d0f6      	beq.n	8006a46 <_printf_i+0x1a6>
 8006a58:	8019      	strh	r1, [r3, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	6123      	str	r3, [r4, #16]
 8006a5e:	4675      	mov	r5, lr
 8006a60:	e7b1      	b.n	80069c6 <_printf_i+0x126>
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	1d11      	adds	r1, r2, #4
 8006a66:	6019      	str	r1, [r3, #0]
 8006a68:	6815      	ldr	r5, [r2, #0]
 8006a6a:	6862      	ldr	r2, [r4, #4]
 8006a6c:	2100      	movs	r1, #0
 8006a6e:	4628      	mov	r0, r5
 8006a70:	f7f9 fbd6 	bl	8000220 <memchr>
 8006a74:	b108      	cbz	r0, 8006a7a <_printf_i+0x1da>
 8006a76:	1b40      	subs	r0, r0, r5
 8006a78:	6060      	str	r0, [r4, #4]
 8006a7a:	6863      	ldr	r3, [r4, #4]
 8006a7c:	6123      	str	r3, [r4, #16]
 8006a7e:	2300      	movs	r3, #0
 8006a80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a84:	e79f      	b.n	80069c6 <_printf_i+0x126>
 8006a86:	6923      	ldr	r3, [r4, #16]
 8006a88:	462a      	mov	r2, r5
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	4630      	mov	r0, r6
 8006a8e:	47c0      	blx	r8
 8006a90:	3001      	adds	r0, #1
 8006a92:	d0a2      	beq.n	80069da <_printf_i+0x13a>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	079b      	lsls	r3, r3, #30
 8006a98:	d507      	bpl.n	8006aaa <_printf_i+0x20a>
 8006a9a:	2500      	movs	r5, #0
 8006a9c:	f104 0919 	add.w	r9, r4, #25
 8006aa0:	68e3      	ldr	r3, [r4, #12]
 8006aa2:	9a03      	ldr	r2, [sp, #12]
 8006aa4:	1a9b      	subs	r3, r3, r2
 8006aa6:	429d      	cmp	r5, r3
 8006aa8:	db05      	blt.n	8006ab6 <_printf_i+0x216>
 8006aaa:	68e0      	ldr	r0, [r4, #12]
 8006aac:	9b03      	ldr	r3, [sp, #12]
 8006aae:	4298      	cmp	r0, r3
 8006ab0:	bfb8      	it	lt
 8006ab2:	4618      	movlt	r0, r3
 8006ab4:	e793      	b.n	80069de <_printf_i+0x13e>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	464a      	mov	r2, r9
 8006aba:	4639      	mov	r1, r7
 8006abc:	4630      	mov	r0, r6
 8006abe:	47c0      	blx	r8
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d08a      	beq.n	80069da <_printf_i+0x13a>
 8006ac4:	3501      	adds	r5, #1
 8006ac6:	e7eb      	b.n	8006aa0 <_printf_i+0x200>
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1a7      	bne.n	8006a1c <_printf_i+0x17c>
 8006acc:	780b      	ldrb	r3, [r1, #0]
 8006ace:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ad2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ad6:	e765      	b.n	80069a4 <_printf_i+0x104>
 8006ad8:	080081c2 	.word	0x080081c2
 8006adc:	080081b1 	.word	0x080081b1

08006ae0 <memcpy>:
 8006ae0:	b510      	push	{r4, lr}
 8006ae2:	1e43      	subs	r3, r0, #1
 8006ae4:	440a      	add	r2, r1
 8006ae6:	4291      	cmp	r1, r2
 8006ae8:	d100      	bne.n	8006aec <memcpy+0xc>
 8006aea:	bd10      	pop	{r4, pc}
 8006aec:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006af0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006af4:	e7f7      	b.n	8006ae6 <memcpy+0x6>

08006af6 <memmove>:
 8006af6:	4288      	cmp	r0, r1
 8006af8:	b510      	push	{r4, lr}
 8006afa:	eb01 0302 	add.w	r3, r1, r2
 8006afe:	d803      	bhi.n	8006b08 <memmove+0x12>
 8006b00:	1e42      	subs	r2, r0, #1
 8006b02:	4299      	cmp	r1, r3
 8006b04:	d10c      	bne.n	8006b20 <memmove+0x2a>
 8006b06:	bd10      	pop	{r4, pc}
 8006b08:	4298      	cmp	r0, r3
 8006b0a:	d2f9      	bcs.n	8006b00 <memmove+0xa>
 8006b0c:	1881      	adds	r1, r0, r2
 8006b0e:	1ad2      	subs	r2, r2, r3
 8006b10:	42d3      	cmn	r3, r2
 8006b12:	d100      	bne.n	8006b16 <memmove+0x20>
 8006b14:	bd10      	pop	{r4, pc}
 8006b16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006b1a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006b1e:	e7f7      	b.n	8006b10 <memmove+0x1a>
 8006b20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b24:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006b28:	e7eb      	b.n	8006b02 <memmove+0xc>

08006b2a <_realloc_r>:
 8006b2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	4614      	mov	r4, r2
 8006b30:	460e      	mov	r6, r1
 8006b32:	b921      	cbnz	r1, 8006b3e <_realloc_r+0x14>
 8006b34:	4611      	mov	r1, r2
 8006b36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006b3a:	f7ff bc57 	b.w	80063ec <_malloc_r>
 8006b3e:	b922      	cbnz	r2, 8006b4a <_realloc_r+0x20>
 8006b40:	f7ff fc06 	bl	8006350 <_free_r>
 8006b44:	4625      	mov	r5, r4
 8006b46:	4628      	mov	r0, r5
 8006b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b4a:	f000 f814 	bl	8006b76 <_malloc_usable_size_r>
 8006b4e:	4284      	cmp	r4, r0
 8006b50:	d90f      	bls.n	8006b72 <_realloc_r+0x48>
 8006b52:	4621      	mov	r1, r4
 8006b54:	4638      	mov	r0, r7
 8006b56:	f7ff fc49 	bl	80063ec <_malloc_r>
 8006b5a:	4605      	mov	r5, r0
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	d0f2      	beq.n	8006b46 <_realloc_r+0x1c>
 8006b60:	4631      	mov	r1, r6
 8006b62:	4622      	mov	r2, r4
 8006b64:	f7ff ffbc 	bl	8006ae0 <memcpy>
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	f7ff fbf0 	bl	8006350 <_free_r>
 8006b70:	e7e9      	b.n	8006b46 <_realloc_r+0x1c>
 8006b72:	4635      	mov	r5, r6
 8006b74:	e7e7      	b.n	8006b46 <_realloc_r+0x1c>

08006b76 <_malloc_usable_size_r>:
 8006b76:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	f1a0 0004 	sub.w	r0, r0, #4
 8006b80:	bfbc      	itt	lt
 8006b82:	580b      	ldrlt	r3, [r1, r0]
 8006b84:	18c0      	addlt	r0, r0, r3
 8006b86:	4770      	bx	lr

08006b88 <sin>:
 8006b88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b8a:	ec51 0b10 	vmov	r0, r1, d0
 8006b8e:	4a20      	ldr	r2, [pc, #128]	; (8006c10 <sin+0x88>)
 8006b90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8006b94:	4293      	cmp	r3, r2
 8006b96:	dc07      	bgt.n	8006ba8 <sin+0x20>
 8006b98:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8006c08 <sin+0x80>
 8006b9c:	2000      	movs	r0, #0
 8006b9e:	f000 fe67 	bl	8007870 <__kernel_sin>
 8006ba2:	ec51 0b10 	vmov	r0, r1, d0
 8006ba6:	e007      	b.n	8006bb8 <sin+0x30>
 8006ba8:	4a1a      	ldr	r2, [pc, #104]	; (8006c14 <sin+0x8c>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	dd09      	ble.n	8006bc2 <sin+0x3a>
 8006bae:	ee10 2a10 	vmov	r2, s0
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	f7f9 fb88 	bl	80002c8 <__aeabi_dsub>
 8006bb8:	ec41 0b10 	vmov	d0, r0, r1
 8006bbc:	b005      	add	sp, #20
 8006bbe:	f85d fb04 	ldr.w	pc, [sp], #4
 8006bc2:	4668      	mov	r0, sp
 8006bc4:	f000 f828 	bl	8006c18 <__ieee754_rem_pio2>
 8006bc8:	f000 0003 	and.w	r0, r0, #3
 8006bcc:	2801      	cmp	r0, #1
 8006bce:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bd2:	ed9d 0b00 	vldr	d0, [sp]
 8006bd6:	d004      	beq.n	8006be2 <sin+0x5a>
 8006bd8:	2802      	cmp	r0, #2
 8006bda:	d005      	beq.n	8006be8 <sin+0x60>
 8006bdc:	b970      	cbnz	r0, 8006bfc <sin+0x74>
 8006bde:	2001      	movs	r0, #1
 8006be0:	e7dd      	b.n	8006b9e <sin+0x16>
 8006be2:	f000 fa0d 	bl	8007000 <__kernel_cos>
 8006be6:	e7dc      	b.n	8006ba2 <sin+0x1a>
 8006be8:	2001      	movs	r0, #1
 8006bea:	f000 fe41 	bl	8007870 <__kernel_sin>
 8006bee:	ec53 2b10 	vmov	r2, r3, d0
 8006bf2:	ee10 0a10 	vmov	r0, s0
 8006bf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006bfa:	e7dd      	b.n	8006bb8 <sin+0x30>
 8006bfc:	f000 fa00 	bl	8007000 <__kernel_cos>
 8006c00:	e7f5      	b.n	8006bee <sin+0x66>
 8006c02:	bf00      	nop
 8006c04:	f3af 8000 	nop.w
	...
 8006c10:	3fe921fb 	.word	0x3fe921fb
 8006c14:	7fefffff 	.word	0x7fefffff

08006c18 <__ieee754_rem_pio2>:
 8006c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c1c:	ec57 6b10 	vmov	r6, r7, d0
 8006c20:	4bc3      	ldr	r3, [pc, #780]	; (8006f30 <__ieee754_rem_pio2+0x318>)
 8006c22:	b08d      	sub	sp, #52	; 0x34
 8006c24:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8006c28:	4598      	cmp	r8, r3
 8006c2a:	4604      	mov	r4, r0
 8006c2c:	9704      	str	r7, [sp, #16]
 8006c2e:	dc07      	bgt.n	8006c40 <__ieee754_rem_pio2+0x28>
 8006c30:	2200      	movs	r2, #0
 8006c32:	2300      	movs	r3, #0
 8006c34:	ed84 0b00 	vstr	d0, [r4]
 8006c38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006c3c:	2500      	movs	r5, #0
 8006c3e:	e027      	b.n	8006c90 <__ieee754_rem_pio2+0x78>
 8006c40:	4bbc      	ldr	r3, [pc, #752]	; (8006f34 <__ieee754_rem_pio2+0x31c>)
 8006c42:	4598      	cmp	r8, r3
 8006c44:	dc75      	bgt.n	8006d32 <__ieee754_rem_pio2+0x11a>
 8006c46:	9b04      	ldr	r3, [sp, #16]
 8006c48:	4dbb      	ldr	r5, [pc, #748]	; (8006f38 <__ieee754_rem_pio2+0x320>)
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	ee10 0a10 	vmov	r0, s0
 8006c50:	a3a9      	add	r3, pc, #676	; (adr r3, 8006ef8 <__ieee754_rem_pio2+0x2e0>)
 8006c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c56:	4639      	mov	r1, r7
 8006c58:	dd36      	ble.n	8006cc8 <__ieee754_rem_pio2+0xb0>
 8006c5a:	f7f9 fb35 	bl	80002c8 <__aeabi_dsub>
 8006c5e:	45a8      	cmp	r8, r5
 8006c60:	4606      	mov	r6, r0
 8006c62:	460f      	mov	r7, r1
 8006c64:	d018      	beq.n	8006c98 <__ieee754_rem_pio2+0x80>
 8006c66:	a3a6      	add	r3, pc, #664	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x2e8>)
 8006c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c6c:	f7f9 fb2c 	bl	80002c8 <__aeabi_dsub>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	e9c4 2300 	strd	r2, r3, [r4]
 8006c78:	4630      	mov	r0, r6
 8006c7a:	4639      	mov	r1, r7
 8006c7c:	f7f9 fb24 	bl	80002c8 <__aeabi_dsub>
 8006c80:	a39f      	add	r3, pc, #636	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x2e8>)
 8006c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c86:	f7f9 fb1f 	bl	80002c8 <__aeabi_dsub>
 8006c8a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006c8e:	2501      	movs	r5, #1
 8006c90:	4628      	mov	r0, r5
 8006c92:	b00d      	add	sp, #52	; 0x34
 8006c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c98:	a39b      	add	r3, pc, #620	; (adr r3, 8006f08 <__ieee754_rem_pio2+0x2f0>)
 8006c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c9e:	f7f9 fb13 	bl	80002c8 <__aeabi_dsub>
 8006ca2:	a39b      	add	r3, pc, #620	; (adr r3, 8006f10 <__ieee754_rem_pio2+0x2f8>)
 8006ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca8:	4606      	mov	r6, r0
 8006caa:	460f      	mov	r7, r1
 8006cac:	f7f9 fb0c 	bl	80002c8 <__aeabi_dsub>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	e9c4 2300 	strd	r2, r3, [r4]
 8006cb8:	4630      	mov	r0, r6
 8006cba:	4639      	mov	r1, r7
 8006cbc:	f7f9 fb04 	bl	80002c8 <__aeabi_dsub>
 8006cc0:	a393      	add	r3, pc, #588	; (adr r3, 8006f10 <__ieee754_rem_pio2+0x2f8>)
 8006cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc6:	e7de      	b.n	8006c86 <__ieee754_rem_pio2+0x6e>
 8006cc8:	f7f9 fb00 	bl	80002cc <__adddf3>
 8006ccc:	45a8      	cmp	r8, r5
 8006cce:	4606      	mov	r6, r0
 8006cd0:	460f      	mov	r7, r1
 8006cd2:	d016      	beq.n	8006d02 <__ieee754_rem_pio2+0xea>
 8006cd4:	a38a      	add	r3, pc, #552	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x2e8>)
 8006cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cda:	f7f9 faf7 	bl	80002cc <__adddf3>
 8006cde:	4602      	mov	r2, r0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	e9c4 2300 	strd	r2, r3, [r4]
 8006ce6:	4630      	mov	r0, r6
 8006ce8:	4639      	mov	r1, r7
 8006cea:	f7f9 faed 	bl	80002c8 <__aeabi_dsub>
 8006cee:	a384      	add	r3, pc, #528	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x2e8>)
 8006cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cf4:	f7f9 faea 	bl	80002cc <__adddf3>
 8006cf8:	f04f 35ff 	mov.w	r5, #4294967295
 8006cfc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006d00:	e7c6      	b.n	8006c90 <__ieee754_rem_pio2+0x78>
 8006d02:	a381      	add	r3, pc, #516	; (adr r3, 8006f08 <__ieee754_rem_pio2+0x2f0>)
 8006d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d08:	f7f9 fae0 	bl	80002cc <__adddf3>
 8006d0c:	a380      	add	r3, pc, #512	; (adr r3, 8006f10 <__ieee754_rem_pio2+0x2f8>)
 8006d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d12:	4606      	mov	r6, r0
 8006d14:	460f      	mov	r7, r1
 8006d16:	f7f9 fad9 	bl	80002cc <__adddf3>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	460b      	mov	r3, r1
 8006d1e:	e9c4 2300 	strd	r2, r3, [r4]
 8006d22:	4630      	mov	r0, r6
 8006d24:	4639      	mov	r1, r7
 8006d26:	f7f9 facf 	bl	80002c8 <__aeabi_dsub>
 8006d2a:	a379      	add	r3, pc, #484	; (adr r3, 8006f10 <__ieee754_rem_pio2+0x2f8>)
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	e7e0      	b.n	8006cf4 <__ieee754_rem_pio2+0xdc>
 8006d32:	4b82      	ldr	r3, [pc, #520]	; (8006f3c <__ieee754_rem_pio2+0x324>)
 8006d34:	4598      	cmp	r8, r3
 8006d36:	f300 80d0 	bgt.w	8006eda <__ieee754_rem_pio2+0x2c2>
 8006d3a:	f000 fe53 	bl	80079e4 <fabs>
 8006d3e:	ec57 6b10 	vmov	r6, r7, d0
 8006d42:	ee10 0a10 	vmov	r0, s0
 8006d46:	a374      	add	r3, pc, #464	; (adr r3, 8006f18 <__ieee754_rem_pio2+0x300>)
 8006d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4c:	4639      	mov	r1, r7
 8006d4e:	f7f9 fc6f 	bl	8000630 <__aeabi_dmul>
 8006d52:	2200      	movs	r2, #0
 8006d54:	4b7a      	ldr	r3, [pc, #488]	; (8006f40 <__ieee754_rem_pio2+0x328>)
 8006d56:	f7f9 fab9 	bl	80002cc <__adddf3>
 8006d5a:	f7f9 ff03 	bl	8000b64 <__aeabi_d2iz>
 8006d5e:	4605      	mov	r5, r0
 8006d60:	f7f9 fc00 	bl	8000564 <__aeabi_i2d>
 8006d64:	a364      	add	r3, pc, #400	; (adr r3, 8006ef8 <__ieee754_rem_pio2+0x2e0>)
 8006d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d6e:	f7f9 fc5f 	bl	8000630 <__aeabi_dmul>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	4630      	mov	r0, r6
 8006d78:	4639      	mov	r1, r7
 8006d7a:	f7f9 faa5 	bl	80002c8 <__aeabi_dsub>
 8006d7e:	a360      	add	r3, pc, #384	; (adr r3, 8006f00 <__ieee754_rem_pio2+0x2e8>)
 8006d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d84:	4682      	mov	sl, r0
 8006d86:	468b      	mov	fp, r1
 8006d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d8c:	f7f9 fc50 	bl	8000630 <__aeabi_dmul>
 8006d90:	2d1f      	cmp	r5, #31
 8006d92:	4606      	mov	r6, r0
 8006d94:	460f      	mov	r7, r1
 8006d96:	dc2a      	bgt.n	8006dee <__ieee754_rem_pio2+0x1d6>
 8006d98:	1e6a      	subs	r2, r5, #1
 8006d9a:	4b6a      	ldr	r3, [pc, #424]	; (8006f44 <__ieee754_rem_pio2+0x32c>)
 8006d9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006da0:	4598      	cmp	r8, r3
 8006da2:	d024      	beq.n	8006dee <__ieee754_rem_pio2+0x1d6>
 8006da4:	4632      	mov	r2, r6
 8006da6:	463b      	mov	r3, r7
 8006da8:	4650      	mov	r0, sl
 8006daa:	4659      	mov	r1, fp
 8006dac:	f7f9 fa8c 	bl	80002c8 <__aeabi_dsub>
 8006db0:	e9c4 0100 	strd	r0, r1, [r4]
 8006db4:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006db8:	4650      	mov	r0, sl
 8006dba:	4642      	mov	r2, r8
 8006dbc:	464b      	mov	r3, r9
 8006dbe:	4659      	mov	r1, fp
 8006dc0:	f7f9 fa82 	bl	80002c8 <__aeabi_dsub>
 8006dc4:	463b      	mov	r3, r7
 8006dc6:	4632      	mov	r2, r6
 8006dc8:	f7f9 fa7e 	bl	80002c8 <__aeabi_dsub>
 8006dcc:	9b04      	ldr	r3, [sp, #16]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006dd4:	f6bf af5c 	bge.w	8006c90 <__ieee754_rem_pio2+0x78>
 8006dd8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006ddc:	6063      	str	r3, [r4, #4]
 8006dde:	f8c4 8000 	str.w	r8, [r4]
 8006de2:	60a0      	str	r0, [r4, #8]
 8006de4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006de8:	60e3      	str	r3, [r4, #12]
 8006dea:	426d      	negs	r5, r5
 8006dec:	e750      	b.n	8006c90 <__ieee754_rem_pio2+0x78>
 8006dee:	4632      	mov	r2, r6
 8006df0:	463b      	mov	r3, r7
 8006df2:	4650      	mov	r0, sl
 8006df4:	4659      	mov	r1, fp
 8006df6:	f7f9 fa67 	bl	80002c8 <__aeabi_dsub>
 8006dfa:	ea4f 5228 	mov.w	r2, r8, asr #20
 8006dfe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	2b10      	cmp	r3, #16
 8006e06:	e9c4 0100 	strd	r0, r1, [r4]
 8006e0a:	9205      	str	r2, [sp, #20]
 8006e0c:	ddd2      	ble.n	8006db4 <__ieee754_rem_pio2+0x19c>
 8006e0e:	a33e      	add	r3, pc, #248	; (adr r3, 8006f08 <__ieee754_rem_pio2+0x2f0>)
 8006e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e18:	f7f9 fc0a 	bl	8000630 <__aeabi_dmul>
 8006e1c:	4606      	mov	r6, r0
 8006e1e:	460f      	mov	r7, r1
 8006e20:	4602      	mov	r2, r0
 8006e22:	460b      	mov	r3, r1
 8006e24:	4650      	mov	r0, sl
 8006e26:	4659      	mov	r1, fp
 8006e28:	f7f9 fa4e 	bl	80002c8 <__aeabi_dsub>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	4680      	mov	r8, r0
 8006e32:	4689      	mov	r9, r1
 8006e34:	4650      	mov	r0, sl
 8006e36:	4659      	mov	r1, fp
 8006e38:	f7f9 fa46 	bl	80002c8 <__aeabi_dsub>
 8006e3c:	4632      	mov	r2, r6
 8006e3e:	463b      	mov	r3, r7
 8006e40:	f7f9 fa42 	bl	80002c8 <__aeabi_dsub>
 8006e44:	a332      	add	r3, pc, #200	; (adr r3, 8006f10 <__ieee754_rem_pio2+0x2f8>)
 8006e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e4a:	4606      	mov	r6, r0
 8006e4c:	460f      	mov	r7, r1
 8006e4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e52:	f7f9 fbed 	bl	8000630 <__aeabi_dmul>
 8006e56:	4632      	mov	r2, r6
 8006e58:	463b      	mov	r3, r7
 8006e5a:	f7f9 fa35 	bl	80002c8 <__aeabi_dsub>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4606      	mov	r6, r0
 8006e64:	460f      	mov	r7, r1
 8006e66:	4640      	mov	r0, r8
 8006e68:	4649      	mov	r1, r9
 8006e6a:	f7f9 fa2d 	bl	80002c8 <__aeabi_dsub>
 8006e6e:	9a05      	ldr	r2, [sp, #20]
 8006e70:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b31      	cmp	r3, #49	; 0x31
 8006e78:	e9c4 0100 	strd	r0, r1, [r4]
 8006e7c:	dd2a      	ble.n	8006ed4 <__ieee754_rem_pio2+0x2bc>
 8006e7e:	a328      	add	r3, pc, #160	; (adr r3, 8006f20 <__ieee754_rem_pio2+0x308>)
 8006e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e88:	f7f9 fbd2 	bl	8000630 <__aeabi_dmul>
 8006e8c:	4606      	mov	r6, r0
 8006e8e:	460f      	mov	r7, r1
 8006e90:	4602      	mov	r2, r0
 8006e92:	460b      	mov	r3, r1
 8006e94:	4640      	mov	r0, r8
 8006e96:	4649      	mov	r1, r9
 8006e98:	f7f9 fa16 	bl	80002c8 <__aeabi_dsub>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	4682      	mov	sl, r0
 8006ea2:	468b      	mov	fp, r1
 8006ea4:	4640      	mov	r0, r8
 8006ea6:	4649      	mov	r1, r9
 8006ea8:	f7f9 fa0e 	bl	80002c8 <__aeabi_dsub>
 8006eac:	4632      	mov	r2, r6
 8006eae:	463b      	mov	r3, r7
 8006eb0:	f7f9 fa0a 	bl	80002c8 <__aeabi_dsub>
 8006eb4:	a31c      	add	r3, pc, #112	; (adr r3, 8006f28 <__ieee754_rem_pio2+0x310>)
 8006eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eba:	4606      	mov	r6, r0
 8006ebc:	460f      	mov	r7, r1
 8006ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ec2:	f7f9 fbb5 	bl	8000630 <__aeabi_dmul>
 8006ec6:	4632      	mov	r2, r6
 8006ec8:	463b      	mov	r3, r7
 8006eca:	f7f9 f9fd 	bl	80002c8 <__aeabi_dsub>
 8006ece:	4606      	mov	r6, r0
 8006ed0:	460f      	mov	r7, r1
 8006ed2:	e767      	b.n	8006da4 <__ieee754_rem_pio2+0x18c>
 8006ed4:	46c2      	mov	sl, r8
 8006ed6:	46cb      	mov	fp, r9
 8006ed8:	e76c      	b.n	8006db4 <__ieee754_rem_pio2+0x19c>
 8006eda:	4b1b      	ldr	r3, [pc, #108]	; (8006f48 <__ieee754_rem_pio2+0x330>)
 8006edc:	4598      	cmp	r8, r3
 8006ede:	dd35      	ble.n	8006f4c <__ieee754_rem_pio2+0x334>
 8006ee0:	ee10 2a10 	vmov	r2, s0
 8006ee4:	463b      	mov	r3, r7
 8006ee6:	4630      	mov	r0, r6
 8006ee8:	4639      	mov	r1, r7
 8006eea:	f7f9 f9ed 	bl	80002c8 <__aeabi_dsub>
 8006eee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006ef2:	e9c4 0100 	strd	r0, r1, [r4]
 8006ef6:	e6a1      	b.n	8006c3c <__ieee754_rem_pio2+0x24>
 8006ef8:	54400000 	.word	0x54400000
 8006efc:	3ff921fb 	.word	0x3ff921fb
 8006f00:	1a626331 	.word	0x1a626331
 8006f04:	3dd0b461 	.word	0x3dd0b461
 8006f08:	1a600000 	.word	0x1a600000
 8006f0c:	3dd0b461 	.word	0x3dd0b461
 8006f10:	2e037073 	.word	0x2e037073
 8006f14:	3ba3198a 	.word	0x3ba3198a
 8006f18:	6dc9c883 	.word	0x6dc9c883
 8006f1c:	3fe45f30 	.word	0x3fe45f30
 8006f20:	2e000000 	.word	0x2e000000
 8006f24:	3ba3198a 	.word	0x3ba3198a
 8006f28:	252049c1 	.word	0x252049c1
 8006f2c:	397b839a 	.word	0x397b839a
 8006f30:	3fe921fb 	.word	0x3fe921fb
 8006f34:	4002d97b 	.word	0x4002d97b
 8006f38:	3ff921fb 	.word	0x3ff921fb
 8006f3c:	413921fb 	.word	0x413921fb
 8006f40:	3fe00000 	.word	0x3fe00000
 8006f44:	080081d4 	.word	0x080081d4
 8006f48:	7fefffff 	.word	0x7fefffff
 8006f4c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006f50:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8006f54:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006f58:	4630      	mov	r0, r6
 8006f5a:	460f      	mov	r7, r1
 8006f5c:	f7f9 fe02 	bl	8000b64 <__aeabi_d2iz>
 8006f60:	f7f9 fb00 	bl	8000564 <__aeabi_i2d>
 8006f64:	4602      	mov	r2, r0
 8006f66:	460b      	mov	r3, r1
 8006f68:	4630      	mov	r0, r6
 8006f6a:	4639      	mov	r1, r7
 8006f6c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f70:	f7f9 f9aa 	bl	80002c8 <__aeabi_dsub>
 8006f74:	2200      	movs	r2, #0
 8006f76:	4b1f      	ldr	r3, [pc, #124]	; (8006ff4 <__ieee754_rem_pio2+0x3dc>)
 8006f78:	f7f9 fb5a 	bl	8000630 <__aeabi_dmul>
 8006f7c:	460f      	mov	r7, r1
 8006f7e:	4606      	mov	r6, r0
 8006f80:	f7f9 fdf0 	bl	8000b64 <__aeabi_d2iz>
 8006f84:	f7f9 faee 	bl	8000564 <__aeabi_i2d>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	4639      	mov	r1, r7
 8006f90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006f94:	f7f9 f998 	bl	80002c8 <__aeabi_dsub>
 8006f98:	2200      	movs	r2, #0
 8006f9a:	4b16      	ldr	r3, [pc, #88]	; (8006ff4 <__ieee754_rem_pio2+0x3dc>)
 8006f9c:	f7f9 fb48 	bl	8000630 <__aeabi_dmul>
 8006fa0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006fa4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8006fa8:	f04f 0803 	mov.w	r8, #3
 8006fac:	2600      	movs	r6, #0
 8006fae:	2700      	movs	r7, #0
 8006fb0:	4632      	mov	r2, r6
 8006fb2:	463b      	mov	r3, r7
 8006fb4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006fb8:	f108 3aff 	add.w	sl, r8, #4294967295
 8006fbc:	f7f9 fda0 	bl	8000b00 <__aeabi_dcmpeq>
 8006fc0:	b9b0      	cbnz	r0, 8006ff0 <__ieee754_rem_pio2+0x3d8>
 8006fc2:	4b0d      	ldr	r3, [pc, #52]	; (8006ff8 <__ieee754_rem_pio2+0x3e0>)
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	2302      	movs	r3, #2
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	462a      	mov	r2, r5
 8006fcc:	4643      	mov	r3, r8
 8006fce:	4621      	mov	r1, r4
 8006fd0:	a806      	add	r0, sp, #24
 8006fd2:	f000 f8fd 	bl	80071d0 <__kernel_rem_pio2>
 8006fd6:	9b04      	ldr	r3, [sp, #16]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	4605      	mov	r5, r0
 8006fdc:	f6bf ae58 	bge.w	8006c90 <__ieee754_rem_pio2+0x78>
 8006fe0:	6863      	ldr	r3, [r4, #4]
 8006fe2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006fe6:	6063      	str	r3, [r4, #4]
 8006fe8:	68e3      	ldr	r3, [r4, #12]
 8006fea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006fee:	e6fb      	b.n	8006de8 <__ieee754_rem_pio2+0x1d0>
 8006ff0:	46d0      	mov	r8, sl
 8006ff2:	e7dd      	b.n	8006fb0 <__ieee754_rem_pio2+0x398>
 8006ff4:	41700000 	.word	0x41700000
 8006ff8:	08008254 	.word	0x08008254
 8006ffc:	00000000 	.word	0x00000000

08007000 <__kernel_cos>:
 8007000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007004:	ec59 8b10 	vmov	r8, r9, d0
 8007008:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800700c:	b085      	sub	sp, #20
 800700e:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8007012:	ed8d 1b00 	vstr	d1, [sp]
 8007016:	da07      	bge.n	8007028 <__kernel_cos+0x28>
 8007018:	ee10 0a10 	vmov	r0, s0
 800701c:	4649      	mov	r1, r9
 800701e:	f7f9 fda1 	bl	8000b64 <__aeabi_d2iz>
 8007022:	2800      	cmp	r0, #0
 8007024:	f000 80aa 	beq.w	800717c <__kernel_cos+0x17c>
 8007028:	4642      	mov	r2, r8
 800702a:	464b      	mov	r3, r9
 800702c:	4640      	mov	r0, r8
 800702e:	4649      	mov	r1, r9
 8007030:	f7f9 fafe 	bl	8000630 <__aeabi_dmul>
 8007034:	a359      	add	r3, pc, #356	; (adr r3, 800719c <__kernel_cos+0x19c>)
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	4604      	mov	r4, r0
 800703c:	460d      	mov	r5, r1
 800703e:	f7f9 faf7 	bl	8000630 <__aeabi_dmul>
 8007042:	a358      	add	r3, pc, #352	; (adr r3, 80071a4 <__kernel_cos+0x1a4>)
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	f7f9 f940 	bl	80002cc <__adddf3>
 800704c:	4622      	mov	r2, r4
 800704e:	462b      	mov	r3, r5
 8007050:	f7f9 faee 	bl	8000630 <__aeabi_dmul>
 8007054:	a355      	add	r3, pc, #340	; (adr r3, 80071ac <__kernel_cos+0x1ac>)
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	f7f9 f935 	bl	80002c8 <__aeabi_dsub>
 800705e:	4622      	mov	r2, r4
 8007060:	462b      	mov	r3, r5
 8007062:	f7f9 fae5 	bl	8000630 <__aeabi_dmul>
 8007066:	a353      	add	r3, pc, #332	; (adr r3, 80071b4 <__kernel_cos+0x1b4>)
 8007068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706c:	f7f9 f92e 	bl	80002cc <__adddf3>
 8007070:	4622      	mov	r2, r4
 8007072:	462b      	mov	r3, r5
 8007074:	f7f9 fadc 	bl	8000630 <__aeabi_dmul>
 8007078:	a350      	add	r3, pc, #320	; (adr r3, 80071bc <__kernel_cos+0x1bc>)
 800707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707e:	f7f9 f923 	bl	80002c8 <__aeabi_dsub>
 8007082:	4622      	mov	r2, r4
 8007084:	462b      	mov	r3, r5
 8007086:	f7f9 fad3 	bl	8000630 <__aeabi_dmul>
 800708a:	a34e      	add	r3, pc, #312	; (adr r3, 80071c4 <__kernel_cos+0x1c4>)
 800708c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007090:	f7f9 f91c 	bl	80002cc <__adddf3>
 8007094:	462b      	mov	r3, r5
 8007096:	4622      	mov	r2, r4
 8007098:	f7f9 faca 	bl	8000630 <__aeabi_dmul>
 800709c:	4b3a      	ldr	r3, [pc, #232]	; (8007188 <__kernel_cos+0x188>)
 800709e:	429f      	cmp	r7, r3
 80070a0:	4682      	mov	sl, r0
 80070a2:	468b      	mov	fp, r1
 80070a4:	dc2c      	bgt.n	8007100 <__kernel_cos+0x100>
 80070a6:	2200      	movs	r2, #0
 80070a8:	4b38      	ldr	r3, [pc, #224]	; (800718c <__kernel_cos+0x18c>)
 80070aa:	4620      	mov	r0, r4
 80070ac:	4629      	mov	r1, r5
 80070ae:	f7f9 fabf 	bl	8000630 <__aeabi_dmul>
 80070b2:	4652      	mov	r2, sl
 80070b4:	4606      	mov	r6, r0
 80070b6:	460f      	mov	r7, r1
 80070b8:	465b      	mov	r3, fp
 80070ba:	4620      	mov	r0, r4
 80070bc:	4629      	mov	r1, r5
 80070be:	f7f9 fab7 	bl	8000630 <__aeabi_dmul>
 80070c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070c6:	4604      	mov	r4, r0
 80070c8:	460d      	mov	r5, r1
 80070ca:	4640      	mov	r0, r8
 80070cc:	4649      	mov	r1, r9
 80070ce:	f7f9 faaf 	bl	8000630 <__aeabi_dmul>
 80070d2:	4602      	mov	r2, r0
 80070d4:	460b      	mov	r3, r1
 80070d6:	4620      	mov	r0, r4
 80070d8:	4629      	mov	r1, r5
 80070da:	f7f9 f8f5 	bl	80002c8 <__aeabi_dsub>
 80070de:	4602      	mov	r2, r0
 80070e0:	460b      	mov	r3, r1
 80070e2:	4630      	mov	r0, r6
 80070e4:	4639      	mov	r1, r7
 80070e6:	f7f9 f8ef 	bl	80002c8 <__aeabi_dsub>
 80070ea:	460b      	mov	r3, r1
 80070ec:	4928      	ldr	r1, [pc, #160]	; (8007190 <__kernel_cos+0x190>)
 80070ee:	4602      	mov	r2, r0
 80070f0:	2000      	movs	r0, #0
 80070f2:	f7f9 f8e9 	bl	80002c8 <__aeabi_dsub>
 80070f6:	ec41 0b10 	vmov	d0, r0, r1
 80070fa:	b005      	add	sp, #20
 80070fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007100:	4b24      	ldr	r3, [pc, #144]	; (8007194 <__kernel_cos+0x194>)
 8007102:	4923      	ldr	r1, [pc, #140]	; (8007190 <__kernel_cos+0x190>)
 8007104:	429f      	cmp	r7, r3
 8007106:	bfd7      	itett	le
 8007108:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800710c:	4f22      	ldrgt	r7, [pc, #136]	; (8007198 <__kernel_cos+0x198>)
 800710e:	2200      	movle	r2, #0
 8007110:	4616      	movle	r6, r2
 8007112:	bfd4      	ite	le
 8007114:	461f      	movle	r7, r3
 8007116:	2600      	movgt	r6, #0
 8007118:	4632      	mov	r2, r6
 800711a:	463b      	mov	r3, r7
 800711c:	2000      	movs	r0, #0
 800711e:	f7f9 f8d3 	bl	80002c8 <__aeabi_dsub>
 8007122:	2200      	movs	r2, #0
 8007124:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007128:	4b18      	ldr	r3, [pc, #96]	; (800718c <__kernel_cos+0x18c>)
 800712a:	4620      	mov	r0, r4
 800712c:	4629      	mov	r1, r5
 800712e:	f7f9 fa7f 	bl	8000630 <__aeabi_dmul>
 8007132:	4632      	mov	r2, r6
 8007134:	463b      	mov	r3, r7
 8007136:	f7f9 f8c7 	bl	80002c8 <__aeabi_dsub>
 800713a:	4652      	mov	r2, sl
 800713c:	4606      	mov	r6, r0
 800713e:	460f      	mov	r7, r1
 8007140:	465b      	mov	r3, fp
 8007142:	4620      	mov	r0, r4
 8007144:	4629      	mov	r1, r5
 8007146:	f7f9 fa73 	bl	8000630 <__aeabi_dmul>
 800714a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	4640      	mov	r0, r8
 8007154:	4649      	mov	r1, r9
 8007156:	f7f9 fa6b 	bl	8000630 <__aeabi_dmul>
 800715a:	4602      	mov	r2, r0
 800715c:	460b      	mov	r3, r1
 800715e:	4620      	mov	r0, r4
 8007160:	4629      	mov	r1, r5
 8007162:	f7f9 f8b1 	bl	80002c8 <__aeabi_dsub>
 8007166:	4602      	mov	r2, r0
 8007168:	460b      	mov	r3, r1
 800716a:	4630      	mov	r0, r6
 800716c:	4639      	mov	r1, r7
 800716e:	f7f9 f8ab 	bl	80002c8 <__aeabi_dsub>
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800717a:	e7ba      	b.n	80070f2 <__kernel_cos+0xf2>
 800717c:	2000      	movs	r0, #0
 800717e:	4904      	ldr	r1, [pc, #16]	; (8007190 <__kernel_cos+0x190>)
 8007180:	e7b9      	b.n	80070f6 <__kernel_cos+0xf6>
 8007182:	bf00      	nop
 8007184:	f3af 8000 	nop.w
 8007188:	3fd33332 	.word	0x3fd33332
 800718c:	3fe00000 	.word	0x3fe00000
 8007190:	3ff00000 	.word	0x3ff00000
 8007194:	3fe90000 	.word	0x3fe90000
 8007198:	3fd20000 	.word	0x3fd20000
 800719c:	be8838d4 	.word	0xbe8838d4
 80071a0:	bda8fae9 	.word	0xbda8fae9
 80071a4:	bdb4b1c4 	.word	0xbdb4b1c4
 80071a8:	3e21ee9e 	.word	0x3e21ee9e
 80071ac:	809c52ad 	.word	0x809c52ad
 80071b0:	3e927e4f 	.word	0x3e927e4f
 80071b4:	19cb1590 	.word	0x19cb1590
 80071b8:	3efa01a0 	.word	0x3efa01a0
 80071bc:	16c15177 	.word	0x16c15177
 80071c0:	3f56c16c 	.word	0x3f56c16c
 80071c4:	5555554c 	.word	0x5555554c
 80071c8:	3fa55555 	.word	0x3fa55555
 80071cc:	00000000 	.word	0x00000000

080071d0 <__kernel_rem_pio2>:
 80071d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d4:	ed2d 8b02 	vpush	{d8}
 80071d8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80071dc:	1ed4      	subs	r4, r2, #3
 80071de:	9306      	str	r3, [sp, #24]
 80071e0:	9102      	str	r1, [sp, #8]
 80071e2:	4bc3      	ldr	r3, [pc, #780]	; (80074f0 <__kernel_rem_pio2+0x320>)
 80071e4:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80071e6:	9009      	str	r0, [sp, #36]	; 0x24
 80071e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80071ec:	9300      	str	r3, [sp, #0]
 80071ee:	9b06      	ldr	r3, [sp, #24]
 80071f0:	3b01      	subs	r3, #1
 80071f2:	9304      	str	r3, [sp, #16]
 80071f4:	2318      	movs	r3, #24
 80071f6:	fb94 f4f3 	sdiv	r4, r4, r3
 80071fa:	f06f 0317 	mvn.w	r3, #23
 80071fe:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8007202:	fb04 3303 	mla	r3, r4, r3, r3
 8007206:	eb03 0a02 	add.w	sl, r3, r2
 800720a:	9b00      	ldr	r3, [sp, #0]
 800720c:	9a04      	ldr	r2, [sp, #16]
 800720e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80074e0 <__kernel_rem_pio2+0x310>
 8007212:	eb03 0802 	add.w	r8, r3, r2
 8007216:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007218:	1aa7      	subs	r7, r4, r2
 800721a:	ae20      	add	r6, sp, #128	; 0x80
 800721c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8007220:	2500      	movs	r5, #0
 8007222:	4545      	cmp	r5, r8
 8007224:	dd13      	ble.n	800724e <__kernel_rem_pio2+0x7e>
 8007226:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80074e0 <__kernel_rem_pio2+0x310>
 800722a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800722e:	2600      	movs	r6, #0
 8007230:	9b00      	ldr	r3, [sp, #0]
 8007232:	429e      	cmp	r6, r3
 8007234:	dc32      	bgt.n	800729c <__kernel_rem_pio2+0xcc>
 8007236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007238:	9303      	str	r3, [sp, #12]
 800723a:	9b06      	ldr	r3, [sp, #24]
 800723c:	199d      	adds	r5, r3, r6
 800723e:	ab20      	add	r3, sp, #128	; 0x80
 8007240:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007244:	9308      	str	r3, [sp, #32]
 8007246:	ec59 8b18 	vmov	r8, r9, d8
 800724a:	2700      	movs	r7, #0
 800724c:	e01f      	b.n	800728e <__kernel_rem_pio2+0xbe>
 800724e:	42ef      	cmn	r7, r5
 8007250:	d407      	bmi.n	8007262 <__kernel_rem_pio2+0x92>
 8007252:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8007256:	f7f9 f985 	bl	8000564 <__aeabi_i2d>
 800725a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800725e:	3501      	adds	r5, #1
 8007260:	e7df      	b.n	8007222 <__kernel_rem_pio2+0x52>
 8007262:	ec51 0b18 	vmov	r0, r1, d8
 8007266:	e7f8      	b.n	800725a <__kernel_rem_pio2+0x8a>
 8007268:	9908      	ldr	r1, [sp, #32]
 800726a:	9d03      	ldr	r5, [sp, #12]
 800726c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8007270:	9108      	str	r1, [sp, #32]
 8007272:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8007276:	9503      	str	r5, [sp, #12]
 8007278:	f7f9 f9da 	bl	8000630 <__aeabi_dmul>
 800727c:	4602      	mov	r2, r0
 800727e:	460b      	mov	r3, r1
 8007280:	4640      	mov	r0, r8
 8007282:	4649      	mov	r1, r9
 8007284:	f7f9 f822 	bl	80002cc <__adddf3>
 8007288:	3701      	adds	r7, #1
 800728a:	4680      	mov	r8, r0
 800728c:	4689      	mov	r9, r1
 800728e:	9b04      	ldr	r3, [sp, #16]
 8007290:	429f      	cmp	r7, r3
 8007292:	dde9      	ble.n	8007268 <__kernel_rem_pio2+0x98>
 8007294:	e8eb 8902 	strd	r8, r9, [fp], #8
 8007298:	3601      	adds	r6, #1
 800729a:	e7c9      	b.n	8007230 <__kernel_rem_pio2+0x60>
 800729c:	9b00      	ldr	r3, [sp, #0]
 800729e:	9f00      	ldr	r7, [sp, #0]
 80072a0:	aa0c      	add	r2, sp, #48	; 0x30
 80072a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80072a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80072a8:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80072aa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80072ae:	930a      	str	r3, [sp, #40]	; 0x28
 80072b0:	ab98      	add	r3, sp, #608	; 0x260
 80072b2:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 80072b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072ba:	f10b 3bff 	add.w	fp, fp, #4294967295
 80072be:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80072c2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80072c6:	9308      	str	r3, [sp, #32]
 80072c8:	9a08      	ldr	r2, [sp, #32]
 80072ca:	ab98      	add	r3, sp, #608	; 0x260
 80072cc:	4413      	add	r3, r2
 80072ce:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 80072d2:	2600      	movs	r6, #0
 80072d4:	1bbb      	subs	r3, r7, r6
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	dc77      	bgt.n	80073ca <__kernel_rem_pio2+0x1fa>
 80072da:	ec49 8b10 	vmov	d0, r8, r9
 80072de:	4650      	mov	r0, sl
 80072e0:	f000 fc0e 	bl	8007b00 <scalbn>
 80072e4:	ec55 4b10 	vmov	r4, r5, d0
 80072e8:	2200      	movs	r2, #0
 80072ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80072ee:	ee10 0a10 	vmov	r0, s0
 80072f2:	4629      	mov	r1, r5
 80072f4:	f7f9 f99c 	bl	8000630 <__aeabi_dmul>
 80072f8:	ec41 0b10 	vmov	d0, r0, r1
 80072fc:	f000 fb7c 	bl	80079f8 <floor>
 8007300:	2200      	movs	r2, #0
 8007302:	ec51 0b10 	vmov	r0, r1, d0
 8007306:	4b7b      	ldr	r3, [pc, #492]	; (80074f4 <__kernel_rem_pio2+0x324>)
 8007308:	f7f9 f992 	bl	8000630 <__aeabi_dmul>
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	4620      	mov	r0, r4
 8007312:	4629      	mov	r1, r5
 8007314:	f7f8 ffd8 	bl	80002c8 <__aeabi_dsub>
 8007318:	460d      	mov	r5, r1
 800731a:	4604      	mov	r4, r0
 800731c:	f7f9 fc22 	bl	8000b64 <__aeabi_d2iz>
 8007320:	9003      	str	r0, [sp, #12]
 8007322:	f7f9 f91f 	bl	8000564 <__aeabi_i2d>
 8007326:	4602      	mov	r2, r0
 8007328:	460b      	mov	r3, r1
 800732a:	4620      	mov	r0, r4
 800732c:	4629      	mov	r1, r5
 800732e:	f7f8 ffcb 	bl	80002c8 <__aeabi_dsub>
 8007332:	f1ba 0f00 	cmp.w	sl, #0
 8007336:	4680      	mov	r8, r0
 8007338:	4689      	mov	r9, r1
 800733a:	dd6b      	ble.n	8007414 <__kernel_rem_pio2+0x244>
 800733c:	1e7a      	subs	r2, r7, #1
 800733e:	ab0c      	add	r3, sp, #48	; 0x30
 8007340:	f1ca 0118 	rsb	r1, sl, #24
 8007344:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8007348:	9c03      	ldr	r4, [sp, #12]
 800734a:	fa40 f301 	asr.w	r3, r0, r1
 800734e:	441c      	add	r4, r3
 8007350:	408b      	lsls	r3, r1
 8007352:	1ac0      	subs	r0, r0, r3
 8007354:	ab0c      	add	r3, sp, #48	; 0x30
 8007356:	9403      	str	r4, [sp, #12]
 8007358:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800735c:	f1ca 0317 	rsb	r3, sl, #23
 8007360:	fa40 fb03 	asr.w	fp, r0, r3
 8007364:	f1bb 0f00 	cmp.w	fp, #0
 8007368:	dd62      	ble.n	8007430 <__kernel_rem_pio2+0x260>
 800736a:	9b03      	ldr	r3, [sp, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	3301      	adds	r3, #1
 8007370:	9303      	str	r3, [sp, #12]
 8007372:	4614      	mov	r4, r2
 8007374:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8007378:	4297      	cmp	r7, r2
 800737a:	f300 8089 	bgt.w	8007490 <__kernel_rem_pio2+0x2c0>
 800737e:	f1ba 0f00 	cmp.w	sl, #0
 8007382:	dd07      	ble.n	8007394 <__kernel_rem_pio2+0x1c4>
 8007384:	f1ba 0f01 	cmp.w	sl, #1
 8007388:	f000 8096 	beq.w	80074b8 <__kernel_rem_pio2+0x2e8>
 800738c:	f1ba 0f02 	cmp.w	sl, #2
 8007390:	f000 809c 	beq.w	80074cc <__kernel_rem_pio2+0x2fc>
 8007394:	f1bb 0f02 	cmp.w	fp, #2
 8007398:	d14a      	bne.n	8007430 <__kernel_rem_pio2+0x260>
 800739a:	4642      	mov	r2, r8
 800739c:	464b      	mov	r3, r9
 800739e:	2000      	movs	r0, #0
 80073a0:	4955      	ldr	r1, [pc, #340]	; (80074f8 <__kernel_rem_pio2+0x328>)
 80073a2:	f7f8 ff91 	bl	80002c8 <__aeabi_dsub>
 80073a6:	4680      	mov	r8, r0
 80073a8:	4689      	mov	r9, r1
 80073aa:	2c00      	cmp	r4, #0
 80073ac:	d040      	beq.n	8007430 <__kernel_rem_pio2+0x260>
 80073ae:	4650      	mov	r0, sl
 80073b0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80074e8 <__kernel_rem_pio2+0x318>
 80073b4:	f000 fba4 	bl	8007b00 <scalbn>
 80073b8:	4640      	mov	r0, r8
 80073ba:	4649      	mov	r1, r9
 80073bc:	ec53 2b10 	vmov	r2, r3, d0
 80073c0:	f7f8 ff82 	bl	80002c8 <__aeabi_dsub>
 80073c4:	4680      	mov	r8, r0
 80073c6:	4689      	mov	r9, r1
 80073c8:	e032      	b.n	8007430 <__kernel_rem_pio2+0x260>
 80073ca:	2200      	movs	r2, #0
 80073cc:	4b4b      	ldr	r3, [pc, #300]	; (80074fc <__kernel_rem_pio2+0x32c>)
 80073ce:	4640      	mov	r0, r8
 80073d0:	4649      	mov	r1, r9
 80073d2:	f7f9 f92d 	bl	8000630 <__aeabi_dmul>
 80073d6:	f7f9 fbc5 	bl	8000b64 <__aeabi_d2iz>
 80073da:	f7f9 f8c3 	bl	8000564 <__aeabi_i2d>
 80073de:	2200      	movs	r2, #0
 80073e0:	4b47      	ldr	r3, [pc, #284]	; (8007500 <__kernel_rem_pio2+0x330>)
 80073e2:	4604      	mov	r4, r0
 80073e4:	460d      	mov	r5, r1
 80073e6:	f7f9 f923 	bl	8000630 <__aeabi_dmul>
 80073ea:	4602      	mov	r2, r0
 80073ec:	460b      	mov	r3, r1
 80073ee:	4640      	mov	r0, r8
 80073f0:	4649      	mov	r1, r9
 80073f2:	f7f8 ff69 	bl	80002c8 <__aeabi_dsub>
 80073f6:	f7f9 fbb5 	bl	8000b64 <__aeabi_d2iz>
 80073fa:	ab0c      	add	r3, sp, #48	; 0x30
 80073fc:	4629      	mov	r1, r5
 80073fe:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8007402:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8007406:	4620      	mov	r0, r4
 8007408:	f7f8 ff60 	bl	80002cc <__adddf3>
 800740c:	3601      	adds	r6, #1
 800740e:	4680      	mov	r8, r0
 8007410:	4689      	mov	r9, r1
 8007412:	e75f      	b.n	80072d4 <__kernel_rem_pio2+0x104>
 8007414:	d106      	bne.n	8007424 <__kernel_rem_pio2+0x254>
 8007416:	1e7b      	subs	r3, r7, #1
 8007418:	aa0c      	add	r2, sp, #48	; 0x30
 800741a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800741e:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8007422:	e79f      	b.n	8007364 <__kernel_rem_pio2+0x194>
 8007424:	2200      	movs	r2, #0
 8007426:	4b37      	ldr	r3, [pc, #220]	; (8007504 <__kernel_rem_pio2+0x334>)
 8007428:	f7f9 fb88 	bl	8000b3c <__aeabi_dcmpge>
 800742c:	bb68      	cbnz	r0, 800748a <__kernel_rem_pio2+0x2ba>
 800742e:	4683      	mov	fp, r0
 8007430:	2200      	movs	r2, #0
 8007432:	2300      	movs	r3, #0
 8007434:	4640      	mov	r0, r8
 8007436:	4649      	mov	r1, r9
 8007438:	f7f9 fb62 	bl	8000b00 <__aeabi_dcmpeq>
 800743c:	2800      	cmp	r0, #0
 800743e:	f000 80c1 	beq.w	80075c4 <__kernel_rem_pio2+0x3f4>
 8007442:	1e7c      	subs	r4, r7, #1
 8007444:	4623      	mov	r3, r4
 8007446:	2200      	movs	r2, #0
 8007448:	9900      	ldr	r1, [sp, #0]
 800744a:	428b      	cmp	r3, r1
 800744c:	da5c      	bge.n	8007508 <__kernel_rem_pio2+0x338>
 800744e:	2a00      	cmp	r2, #0
 8007450:	f040 808b 	bne.w	800756a <__kernel_rem_pio2+0x39a>
 8007454:	2401      	movs	r4, #1
 8007456:	f06f 0203 	mvn.w	r2, #3
 800745a:	fb02 f304 	mul.w	r3, r2, r4
 800745e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007460:	58cb      	ldr	r3, [r1, r3]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d056      	beq.n	8007514 <__kernel_rem_pio2+0x344>
 8007466:	9b08      	ldr	r3, [sp, #32]
 8007468:	aa98      	add	r2, sp, #608	; 0x260
 800746a:	4413      	add	r3, r2
 800746c:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8007470:	9b06      	ldr	r3, [sp, #24]
 8007472:	19dd      	adds	r5, r3, r7
 8007474:	ab20      	add	r3, sp, #128	; 0x80
 8007476:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800747a:	19e3      	adds	r3, r4, r7
 800747c:	1c7e      	adds	r6, r7, #1
 800747e:	9303      	str	r3, [sp, #12]
 8007480:	9b03      	ldr	r3, [sp, #12]
 8007482:	429e      	cmp	r6, r3
 8007484:	dd48      	ble.n	8007518 <__kernel_rem_pio2+0x348>
 8007486:	461f      	mov	r7, r3
 8007488:	e712      	b.n	80072b0 <__kernel_rem_pio2+0xe0>
 800748a:	f04f 0b02 	mov.w	fp, #2
 800748e:	e76c      	b.n	800736a <__kernel_rem_pio2+0x19a>
 8007490:	ab0c      	add	r3, sp, #48	; 0x30
 8007492:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007496:	b94c      	cbnz	r4, 80074ac <__kernel_rem_pio2+0x2dc>
 8007498:	b12b      	cbz	r3, 80074a6 <__kernel_rem_pio2+0x2d6>
 800749a:	a80c      	add	r0, sp, #48	; 0x30
 800749c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80074a0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80074a4:	2301      	movs	r3, #1
 80074a6:	3201      	adds	r2, #1
 80074a8:	461c      	mov	r4, r3
 80074aa:	e765      	b.n	8007378 <__kernel_rem_pio2+0x1a8>
 80074ac:	a80c      	add	r0, sp, #48	; 0x30
 80074ae:	1acb      	subs	r3, r1, r3
 80074b0:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80074b4:	4623      	mov	r3, r4
 80074b6:	e7f6      	b.n	80074a6 <__kernel_rem_pio2+0x2d6>
 80074b8:	1e7a      	subs	r2, r7, #1
 80074ba:	ab0c      	add	r3, sp, #48	; 0x30
 80074bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074c0:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80074c4:	a90c      	add	r1, sp, #48	; 0x30
 80074c6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80074ca:	e763      	b.n	8007394 <__kernel_rem_pio2+0x1c4>
 80074cc:	1e7a      	subs	r2, r7, #1
 80074ce:	ab0c      	add	r3, sp, #48	; 0x30
 80074d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80074d8:	e7f4      	b.n	80074c4 <__kernel_rem_pio2+0x2f4>
 80074da:	bf00      	nop
 80074dc:	f3af 8000 	nop.w
	...
 80074ec:	3ff00000 	.word	0x3ff00000
 80074f0:	080083a0 	.word	0x080083a0
 80074f4:	40200000 	.word	0x40200000
 80074f8:	3ff00000 	.word	0x3ff00000
 80074fc:	3e700000 	.word	0x3e700000
 8007500:	41700000 	.word	0x41700000
 8007504:	3fe00000 	.word	0x3fe00000
 8007508:	a90c      	add	r1, sp, #48	; 0x30
 800750a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800750e:	3b01      	subs	r3, #1
 8007510:	430a      	orrs	r2, r1
 8007512:	e799      	b.n	8007448 <__kernel_rem_pio2+0x278>
 8007514:	3401      	adds	r4, #1
 8007516:	e7a0      	b.n	800745a <__kernel_rem_pio2+0x28a>
 8007518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800751a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800751e:	f7f9 f821 	bl	8000564 <__aeabi_i2d>
 8007522:	e8e5 0102 	strd	r0, r1, [r5], #8
 8007526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007528:	9508      	str	r5, [sp, #32]
 800752a:	461c      	mov	r4, r3
 800752c:	2700      	movs	r7, #0
 800752e:	f04f 0800 	mov.w	r8, #0
 8007532:	f04f 0900 	mov.w	r9, #0
 8007536:	9b04      	ldr	r3, [sp, #16]
 8007538:	429f      	cmp	r7, r3
 800753a:	dd03      	ble.n	8007544 <__kernel_rem_pio2+0x374>
 800753c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8007540:	3601      	adds	r6, #1
 8007542:	e79d      	b.n	8007480 <__kernel_rem_pio2+0x2b0>
 8007544:	9908      	ldr	r1, [sp, #32]
 8007546:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800754a:	9108      	str	r1, [sp, #32]
 800754c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007550:	f7f9 f86e 	bl	8000630 <__aeabi_dmul>
 8007554:	4602      	mov	r2, r0
 8007556:	460b      	mov	r3, r1
 8007558:	4640      	mov	r0, r8
 800755a:	4649      	mov	r1, r9
 800755c:	f7f8 feb6 	bl	80002cc <__adddf3>
 8007560:	3701      	adds	r7, #1
 8007562:	4680      	mov	r8, r0
 8007564:	4689      	mov	r9, r1
 8007566:	e7e6      	b.n	8007536 <__kernel_rem_pio2+0x366>
 8007568:	3c01      	subs	r4, #1
 800756a:	ab0c      	add	r3, sp, #48	; 0x30
 800756c:	f1aa 0a18 	sub.w	sl, sl, #24
 8007570:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d0f7      	beq.n	8007568 <__kernel_rem_pio2+0x398>
 8007578:	4650      	mov	r0, sl
 800757a:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 8007850 <__kernel_rem_pio2+0x680>
 800757e:	f000 fabf 	bl	8007b00 <scalbn>
 8007582:	00e5      	lsls	r5, r4, #3
 8007584:	ab98      	add	r3, sp, #608	; 0x260
 8007586:	eb03 0905 	add.w	r9, r3, r5
 800758a:	ec57 6b10 	vmov	r6, r7, d0
 800758e:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8007592:	46a0      	mov	r8, r4
 8007594:	f1b8 0f00 	cmp.w	r8, #0
 8007598:	da4d      	bge.n	8007636 <__kernel_rem_pio2+0x466>
 800759a:	ed9f 8baf 	vldr	d8, [pc, #700]	; 8007858 <__kernel_rem_pio2+0x688>
 800759e:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 80075a2:	2300      	movs	r3, #0
 80075a4:	9304      	str	r3, [sp, #16]
 80075a6:	4657      	mov	r7, sl
 80075a8:	9b04      	ldr	r3, [sp, #16]
 80075aa:	ebb4 0903 	subs.w	r9, r4, r3
 80075ae:	d476      	bmi.n	800769e <__kernel_rem_pio2+0x4ce>
 80075b0:	4bab      	ldr	r3, [pc, #684]	; (8007860 <__kernel_rem_pio2+0x690>)
 80075b2:	461e      	mov	r6, r3
 80075b4:	ab70      	add	r3, sp, #448	; 0x1c0
 80075b6:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80075ba:	ed8d 8b06 	vstr	d8, [sp, #24]
 80075be:	f04f 0800 	mov.w	r8, #0
 80075c2:	e05e      	b.n	8007682 <__kernel_rem_pio2+0x4b2>
 80075c4:	f1ca 0000 	rsb	r0, sl, #0
 80075c8:	ec49 8b10 	vmov	d0, r8, r9
 80075cc:	f000 fa98 	bl	8007b00 <scalbn>
 80075d0:	ec55 4b10 	vmov	r4, r5, d0
 80075d4:	2200      	movs	r2, #0
 80075d6:	4ba3      	ldr	r3, [pc, #652]	; (8007864 <__kernel_rem_pio2+0x694>)
 80075d8:	ee10 0a10 	vmov	r0, s0
 80075dc:	4629      	mov	r1, r5
 80075de:	f7f9 faad 	bl	8000b3c <__aeabi_dcmpge>
 80075e2:	b1f8      	cbz	r0, 8007624 <__kernel_rem_pio2+0x454>
 80075e4:	2200      	movs	r2, #0
 80075e6:	4ba0      	ldr	r3, [pc, #640]	; (8007868 <__kernel_rem_pio2+0x698>)
 80075e8:	4620      	mov	r0, r4
 80075ea:	4629      	mov	r1, r5
 80075ec:	f7f9 f820 	bl	8000630 <__aeabi_dmul>
 80075f0:	f7f9 fab8 	bl	8000b64 <__aeabi_d2iz>
 80075f4:	4606      	mov	r6, r0
 80075f6:	f7f8 ffb5 	bl	8000564 <__aeabi_i2d>
 80075fa:	2200      	movs	r2, #0
 80075fc:	4b99      	ldr	r3, [pc, #612]	; (8007864 <__kernel_rem_pio2+0x694>)
 80075fe:	f7f9 f817 	bl	8000630 <__aeabi_dmul>
 8007602:	460b      	mov	r3, r1
 8007604:	4602      	mov	r2, r0
 8007606:	4629      	mov	r1, r5
 8007608:	4620      	mov	r0, r4
 800760a:	f7f8 fe5d 	bl	80002c8 <__aeabi_dsub>
 800760e:	f7f9 faa9 	bl	8000b64 <__aeabi_d2iz>
 8007612:	1c7c      	adds	r4, r7, #1
 8007614:	ab0c      	add	r3, sp, #48	; 0x30
 8007616:	f10a 0a18 	add.w	sl, sl, #24
 800761a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800761e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8007622:	e7a9      	b.n	8007578 <__kernel_rem_pio2+0x3a8>
 8007624:	4620      	mov	r0, r4
 8007626:	4629      	mov	r1, r5
 8007628:	f7f9 fa9c 	bl	8000b64 <__aeabi_d2iz>
 800762c:	ab0c      	add	r3, sp, #48	; 0x30
 800762e:	463c      	mov	r4, r7
 8007630:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8007634:	e7a0      	b.n	8007578 <__kernel_rem_pio2+0x3a8>
 8007636:	ab0c      	add	r3, sp, #48	; 0x30
 8007638:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800763c:	f7f8 ff92 	bl	8000564 <__aeabi_i2d>
 8007640:	4632      	mov	r2, r6
 8007642:	463b      	mov	r3, r7
 8007644:	f7f8 fff4 	bl	8000630 <__aeabi_dmul>
 8007648:	2200      	movs	r2, #0
 800764a:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800764e:	4b86      	ldr	r3, [pc, #536]	; (8007868 <__kernel_rem_pio2+0x698>)
 8007650:	4630      	mov	r0, r6
 8007652:	4639      	mov	r1, r7
 8007654:	f7f8 ffec 	bl	8000630 <__aeabi_dmul>
 8007658:	f108 38ff 	add.w	r8, r8, #4294967295
 800765c:	4606      	mov	r6, r0
 800765e:	460f      	mov	r7, r1
 8007660:	e798      	b.n	8007594 <__kernel_rem_pio2+0x3c4>
 8007662:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8007666:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800766a:	f7f8 ffe1 	bl	8000630 <__aeabi_dmul>
 800766e:	4602      	mov	r2, r0
 8007670:	460b      	mov	r3, r1
 8007672:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007676:	f7f8 fe29 	bl	80002cc <__adddf3>
 800767a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800767e:	f108 0801 	add.w	r8, r8, #1
 8007682:	9b00      	ldr	r3, [sp, #0]
 8007684:	4598      	cmp	r8, r3
 8007686:	dc02      	bgt.n	800768e <__kernel_rem_pio2+0x4be>
 8007688:	9b04      	ldr	r3, [sp, #16]
 800768a:	4598      	cmp	r8, r3
 800768c:	dde9      	ble.n	8007662 <__kernel_rem_pio2+0x492>
 800768e:	9b04      	ldr	r3, [sp, #16]
 8007690:	ed9d 7b06 	vldr	d7, [sp, #24]
 8007694:	3301      	adds	r3, #1
 8007696:	ecaa 7b02 	vstmia	sl!, {d7}
 800769a:	9304      	str	r3, [sp, #16]
 800769c:	e784      	b.n	80075a8 <__kernel_rem_pio2+0x3d8>
 800769e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80076a0:	2b03      	cmp	r3, #3
 80076a2:	d85d      	bhi.n	8007760 <__kernel_rem_pio2+0x590>
 80076a4:	e8df f003 	tbb	[pc, r3]
 80076a8:	0226264b 	.word	0x0226264b
 80076ac:	ab98      	add	r3, sp, #608	; 0x260
 80076ae:	441d      	add	r5, r3
 80076b0:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 80076b4:	462e      	mov	r6, r5
 80076b6:	46a2      	mov	sl, r4
 80076b8:	f1ba 0f00 	cmp.w	sl, #0
 80076bc:	dc6e      	bgt.n	800779c <__kernel_rem_pio2+0x5cc>
 80076be:	462e      	mov	r6, r5
 80076c0:	46a2      	mov	sl, r4
 80076c2:	f1ba 0f01 	cmp.w	sl, #1
 80076c6:	f300 808a 	bgt.w	80077de <__kernel_rem_pio2+0x60e>
 80076ca:	2000      	movs	r0, #0
 80076cc:	2100      	movs	r1, #0
 80076ce:	2c01      	cmp	r4, #1
 80076d0:	f300 80a6 	bgt.w	8007820 <__kernel_rem_pio2+0x650>
 80076d4:	f1bb 0f00 	cmp.w	fp, #0
 80076d8:	f040 80a8 	bne.w	800782c <__kernel_rem_pio2+0x65c>
 80076dc:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 80076e0:	9c02      	ldr	r4, [sp, #8]
 80076e2:	e9c4 2300 	strd	r2, r3, [r4]
 80076e6:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 80076ea:	e9c4 0104 	strd	r0, r1, [r4, #16]
 80076ee:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80076f2:	e035      	b.n	8007760 <__kernel_rem_pio2+0x590>
 80076f4:	3508      	adds	r5, #8
 80076f6:	ab48      	add	r3, sp, #288	; 0x120
 80076f8:	441d      	add	r5, r3
 80076fa:	4626      	mov	r6, r4
 80076fc:	2000      	movs	r0, #0
 80076fe:	2100      	movs	r1, #0
 8007700:	2e00      	cmp	r6, #0
 8007702:	da3c      	bge.n	800777e <__kernel_rem_pio2+0x5ae>
 8007704:	f1bb 0f00 	cmp.w	fp, #0
 8007708:	d03f      	beq.n	800778a <__kernel_rem_pio2+0x5ba>
 800770a:	4602      	mov	r2, r0
 800770c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007710:	9d02      	ldr	r5, [sp, #8]
 8007712:	e9c5 2300 	strd	r2, r3, [r5]
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800771e:	f7f8 fdd3 	bl	80002c8 <__aeabi_dsub>
 8007722:	ae4a      	add	r6, sp, #296	; 0x128
 8007724:	2501      	movs	r5, #1
 8007726:	42ac      	cmp	r4, r5
 8007728:	da32      	bge.n	8007790 <__kernel_rem_pio2+0x5c0>
 800772a:	f1bb 0f00 	cmp.w	fp, #0
 800772e:	d002      	beq.n	8007736 <__kernel_rem_pio2+0x566>
 8007730:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007734:	4619      	mov	r1, r3
 8007736:	9b02      	ldr	r3, [sp, #8]
 8007738:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800773c:	e010      	b.n	8007760 <__kernel_rem_pio2+0x590>
 800773e:	ab98      	add	r3, sp, #608	; 0x260
 8007740:	441d      	add	r5, r3
 8007742:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8007746:	2000      	movs	r0, #0
 8007748:	2100      	movs	r1, #0
 800774a:	2c00      	cmp	r4, #0
 800774c:	da11      	bge.n	8007772 <__kernel_rem_pio2+0x5a2>
 800774e:	f1bb 0f00 	cmp.w	fp, #0
 8007752:	d002      	beq.n	800775a <__kernel_rem_pio2+0x58a>
 8007754:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007758:	4619      	mov	r1, r3
 800775a:	9b02      	ldr	r3, [sp, #8]
 800775c:	e9c3 0100 	strd	r0, r1, [r3]
 8007760:	9b03      	ldr	r3, [sp, #12]
 8007762:	f003 0007 	and.w	r0, r3, #7
 8007766:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800776a:	ecbd 8b02 	vpop	{d8}
 800776e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007772:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007776:	f7f8 fda9 	bl	80002cc <__adddf3>
 800777a:	3c01      	subs	r4, #1
 800777c:	e7e5      	b.n	800774a <__kernel_rem_pio2+0x57a>
 800777e:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007782:	f7f8 fda3 	bl	80002cc <__adddf3>
 8007786:	3e01      	subs	r6, #1
 8007788:	e7ba      	b.n	8007700 <__kernel_rem_pio2+0x530>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	e7bf      	b.n	8007710 <__kernel_rem_pio2+0x540>
 8007790:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8007794:	f7f8 fd9a 	bl	80002cc <__adddf3>
 8007798:	3501      	adds	r5, #1
 800779a:	e7c4      	b.n	8007726 <__kernel_rem_pio2+0x556>
 800779c:	ed16 7b02 	vldr	d7, [r6, #-8]
 80077a0:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80077a4:	ec53 2b17 	vmov	r2, r3, d7
 80077a8:	4640      	mov	r0, r8
 80077aa:	4649      	mov	r1, r9
 80077ac:	ed8d 7b00 	vstr	d7, [sp]
 80077b0:	f7f8 fd8c 	bl	80002cc <__adddf3>
 80077b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077b8:	4602      	mov	r2, r0
 80077ba:	460b      	mov	r3, r1
 80077bc:	4640      	mov	r0, r8
 80077be:	4649      	mov	r1, r9
 80077c0:	f7f8 fd82 	bl	80002c8 <__aeabi_dsub>
 80077c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077c8:	f7f8 fd80 	bl	80002cc <__adddf3>
 80077cc:	ed9d 7b04 	vldr	d7, [sp, #16]
 80077d0:	e966 0102 	strd	r0, r1, [r6, #-8]!
 80077d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077d8:	ed06 7b02 	vstr	d7, [r6, #-8]
 80077dc:	e76c      	b.n	80076b8 <__kernel_rem_pio2+0x4e8>
 80077de:	ed16 7b02 	vldr	d7, [r6, #-8]
 80077e2:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 80077e6:	ec53 2b17 	vmov	r2, r3, d7
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	ed8d 7b00 	vstr	d7, [sp]
 80077f2:	f7f8 fd6b 	bl	80002cc <__adddf3>
 80077f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4640      	mov	r0, r8
 8007800:	4649      	mov	r1, r9
 8007802:	f7f8 fd61 	bl	80002c8 <__aeabi_dsub>
 8007806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800780a:	f7f8 fd5f 	bl	80002cc <__adddf3>
 800780e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007812:	e966 0102 	strd	r0, r1, [r6, #-8]!
 8007816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800781a:	ed06 7b02 	vstr	d7, [r6, #-8]
 800781e:	e750      	b.n	80076c2 <__kernel_rem_pio2+0x4f2>
 8007820:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8007824:	f7f8 fd52 	bl	80002cc <__adddf3>
 8007828:	3c01      	subs	r4, #1
 800782a:	e750      	b.n	80076ce <__kernel_rem_pio2+0x4fe>
 800782c:	9a02      	ldr	r2, [sp, #8]
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	6013      	str	r3, [r2, #0]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6110      	str	r0, [r2, #16]
 8007836:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800783a:	6053      	str	r3, [r2, #4]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	6093      	str	r3, [r2, #8]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007846:	60d3      	str	r3, [r2, #12]
 8007848:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800784c:	6153      	str	r3, [r2, #20]
 800784e:	e787      	b.n	8007760 <__kernel_rem_pio2+0x590>
 8007850:	00000000 	.word	0x00000000
 8007854:	3ff00000 	.word	0x3ff00000
	...
 8007860:	08008360 	.word	0x08008360
 8007864:	41700000 	.word	0x41700000
 8007868:	3e700000 	.word	0x3e700000
 800786c:	00000000 	.word	0x00000000

08007870 <__kernel_sin>:
 8007870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007874:	ec55 4b10 	vmov	r4, r5, d0
 8007878:	b085      	sub	sp, #20
 800787a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800787e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8007882:	ed8d 1b00 	vstr	d1, [sp]
 8007886:	9002      	str	r0, [sp, #8]
 8007888:	da06      	bge.n	8007898 <__kernel_sin+0x28>
 800788a:	ee10 0a10 	vmov	r0, s0
 800788e:	4629      	mov	r1, r5
 8007890:	f7f9 f968 	bl	8000b64 <__aeabi_d2iz>
 8007894:	2800      	cmp	r0, #0
 8007896:	d051      	beq.n	800793c <__kernel_sin+0xcc>
 8007898:	4622      	mov	r2, r4
 800789a:	462b      	mov	r3, r5
 800789c:	4620      	mov	r0, r4
 800789e:	4629      	mov	r1, r5
 80078a0:	f7f8 fec6 	bl	8000630 <__aeabi_dmul>
 80078a4:	4682      	mov	sl, r0
 80078a6:	468b      	mov	fp, r1
 80078a8:	4602      	mov	r2, r0
 80078aa:	460b      	mov	r3, r1
 80078ac:	4620      	mov	r0, r4
 80078ae:	4629      	mov	r1, r5
 80078b0:	f7f8 febe 	bl	8000630 <__aeabi_dmul>
 80078b4:	a341      	add	r3, pc, #260	; (adr r3, 80079bc <__kernel_sin+0x14c>)
 80078b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ba:	4680      	mov	r8, r0
 80078bc:	4689      	mov	r9, r1
 80078be:	4650      	mov	r0, sl
 80078c0:	4659      	mov	r1, fp
 80078c2:	f7f8 feb5 	bl	8000630 <__aeabi_dmul>
 80078c6:	a33f      	add	r3, pc, #252	; (adr r3, 80079c4 <__kernel_sin+0x154>)
 80078c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078cc:	f7f8 fcfc 	bl	80002c8 <__aeabi_dsub>
 80078d0:	4652      	mov	r2, sl
 80078d2:	465b      	mov	r3, fp
 80078d4:	f7f8 feac 	bl	8000630 <__aeabi_dmul>
 80078d8:	a33c      	add	r3, pc, #240	; (adr r3, 80079cc <__kernel_sin+0x15c>)
 80078da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078de:	f7f8 fcf5 	bl	80002cc <__adddf3>
 80078e2:	4652      	mov	r2, sl
 80078e4:	465b      	mov	r3, fp
 80078e6:	f7f8 fea3 	bl	8000630 <__aeabi_dmul>
 80078ea:	a33a      	add	r3, pc, #232	; (adr r3, 80079d4 <__kernel_sin+0x164>)
 80078ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f0:	f7f8 fcea 	bl	80002c8 <__aeabi_dsub>
 80078f4:	4652      	mov	r2, sl
 80078f6:	465b      	mov	r3, fp
 80078f8:	f7f8 fe9a 	bl	8000630 <__aeabi_dmul>
 80078fc:	a337      	add	r3, pc, #220	; (adr r3, 80079dc <__kernel_sin+0x16c>)
 80078fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007902:	f7f8 fce3 	bl	80002cc <__adddf3>
 8007906:	9b02      	ldr	r3, [sp, #8]
 8007908:	4606      	mov	r6, r0
 800790a:	460f      	mov	r7, r1
 800790c:	b9db      	cbnz	r3, 8007946 <__kernel_sin+0xd6>
 800790e:	4602      	mov	r2, r0
 8007910:	460b      	mov	r3, r1
 8007912:	4650      	mov	r0, sl
 8007914:	4659      	mov	r1, fp
 8007916:	f7f8 fe8b 	bl	8000630 <__aeabi_dmul>
 800791a:	a325      	add	r3, pc, #148	; (adr r3, 80079b0 <__kernel_sin+0x140>)
 800791c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007920:	f7f8 fcd2 	bl	80002c8 <__aeabi_dsub>
 8007924:	4642      	mov	r2, r8
 8007926:	464b      	mov	r3, r9
 8007928:	f7f8 fe82 	bl	8000630 <__aeabi_dmul>
 800792c:	4602      	mov	r2, r0
 800792e:	460b      	mov	r3, r1
 8007930:	4620      	mov	r0, r4
 8007932:	4629      	mov	r1, r5
 8007934:	f7f8 fcca 	bl	80002cc <__adddf3>
 8007938:	4604      	mov	r4, r0
 800793a:	460d      	mov	r5, r1
 800793c:	ec45 4b10 	vmov	d0, r4, r5
 8007940:	b005      	add	sp, #20
 8007942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007946:	2200      	movs	r2, #0
 8007948:	4b1b      	ldr	r3, [pc, #108]	; (80079b8 <__kernel_sin+0x148>)
 800794a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800794e:	f7f8 fe6f 	bl	8000630 <__aeabi_dmul>
 8007952:	4632      	mov	r2, r6
 8007954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007958:	463b      	mov	r3, r7
 800795a:	4640      	mov	r0, r8
 800795c:	4649      	mov	r1, r9
 800795e:	f7f8 fe67 	bl	8000630 <__aeabi_dmul>
 8007962:	4602      	mov	r2, r0
 8007964:	460b      	mov	r3, r1
 8007966:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800796a:	f7f8 fcad 	bl	80002c8 <__aeabi_dsub>
 800796e:	4652      	mov	r2, sl
 8007970:	465b      	mov	r3, fp
 8007972:	f7f8 fe5d 	bl	8000630 <__aeabi_dmul>
 8007976:	e9dd 2300 	ldrd	r2, r3, [sp]
 800797a:	f7f8 fca5 	bl	80002c8 <__aeabi_dsub>
 800797e:	a30c      	add	r3, pc, #48	; (adr r3, 80079b0 <__kernel_sin+0x140>)
 8007980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007984:	4606      	mov	r6, r0
 8007986:	460f      	mov	r7, r1
 8007988:	4640      	mov	r0, r8
 800798a:	4649      	mov	r1, r9
 800798c:	f7f8 fe50 	bl	8000630 <__aeabi_dmul>
 8007990:	4602      	mov	r2, r0
 8007992:	460b      	mov	r3, r1
 8007994:	4630      	mov	r0, r6
 8007996:	4639      	mov	r1, r7
 8007998:	f7f8 fc98 	bl	80002cc <__adddf3>
 800799c:	4602      	mov	r2, r0
 800799e:	460b      	mov	r3, r1
 80079a0:	4620      	mov	r0, r4
 80079a2:	4629      	mov	r1, r5
 80079a4:	f7f8 fc90 	bl	80002c8 <__aeabi_dsub>
 80079a8:	e7c6      	b.n	8007938 <__kernel_sin+0xc8>
 80079aa:	bf00      	nop
 80079ac:	f3af 8000 	nop.w
 80079b0:	55555549 	.word	0x55555549
 80079b4:	3fc55555 	.word	0x3fc55555
 80079b8:	3fe00000 	.word	0x3fe00000
 80079bc:	5acfd57c 	.word	0x5acfd57c
 80079c0:	3de5d93a 	.word	0x3de5d93a
 80079c4:	8a2b9ceb 	.word	0x8a2b9ceb
 80079c8:	3e5ae5e6 	.word	0x3e5ae5e6
 80079cc:	57b1fe7d 	.word	0x57b1fe7d
 80079d0:	3ec71de3 	.word	0x3ec71de3
 80079d4:	19c161d5 	.word	0x19c161d5
 80079d8:	3f2a01a0 	.word	0x3f2a01a0
 80079dc:	1110f8a6 	.word	0x1110f8a6
 80079e0:	3f811111 	.word	0x3f811111

080079e4 <fabs>:
 80079e4:	ec53 2b10 	vmov	r2, r3, d0
 80079e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80079ec:	ec43 2b10 	vmov	d0, r2, r3
 80079f0:	4770      	bx	lr
 80079f2:	0000      	movs	r0, r0
 80079f4:	0000      	movs	r0, r0
	...

080079f8 <floor>:
 80079f8:	ec51 0b10 	vmov	r0, r1, d0
 80079fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a00:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007a04:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007a08:	2e13      	cmp	r6, #19
 8007a0a:	ee10 8a10 	vmov	r8, s0
 8007a0e:	460c      	mov	r4, r1
 8007a10:	ee10 5a10 	vmov	r5, s0
 8007a14:	dc35      	bgt.n	8007a82 <floor+0x8a>
 8007a16:	2e00      	cmp	r6, #0
 8007a18:	da17      	bge.n	8007a4a <floor+0x52>
 8007a1a:	a335      	add	r3, pc, #212	; (adr r3, 8007af0 <floor+0xf8>)
 8007a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a20:	f7f8 fc54 	bl	80002cc <__adddf3>
 8007a24:	2200      	movs	r2, #0
 8007a26:	2300      	movs	r3, #0
 8007a28:	f7f9 f892 	bl	8000b50 <__aeabi_dcmpgt>
 8007a2c:	b150      	cbz	r0, 8007a44 <floor+0x4c>
 8007a2e:	2c00      	cmp	r4, #0
 8007a30:	da5a      	bge.n	8007ae8 <floor+0xf0>
 8007a32:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007a36:	ea53 0308 	orrs.w	r3, r3, r8
 8007a3a:	4b2f      	ldr	r3, [pc, #188]	; (8007af8 <floor+0x100>)
 8007a3c:	f04f 0500 	mov.w	r5, #0
 8007a40:	bf18      	it	ne
 8007a42:	461c      	movne	r4, r3
 8007a44:	4621      	mov	r1, r4
 8007a46:	4628      	mov	r0, r5
 8007a48:	e025      	b.n	8007a96 <floor+0x9e>
 8007a4a:	4f2c      	ldr	r7, [pc, #176]	; (8007afc <floor+0x104>)
 8007a4c:	4137      	asrs	r7, r6
 8007a4e:	ea01 0307 	and.w	r3, r1, r7
 8007a52:	4303      	orrs	r3, r0
 8007a54:	d01f      	beq.n	8007a96 <floor+0x9e>
 8007a56:	a326      	add	r3, pc, #152	; (adr r3, 8007af0 <floor+0xf8>)
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	f7f8 fc36 	bl	80002cc <__adddf3>
 8007a60:	2200      	movs	r2, #0
 8007a62:	2300      	movs	r3, #0
 8007a64:	f7f9 f874 	bl	8000b50 <__aeabi_dcmpgt>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d0eb      	beq.n	8007a44 <floor+0x4c>
 8007a6c:	2c00      	cmp	r4, #0
 8007a6e:	bfbe      	ittt	lt
 8007a70:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007a74:	fa43 f606 	asrlt.w	r6, r3, r6
 8007a78:	19a4      	addlt	r4, r4, r6
 8007a7a:	ea24 0407 	bic.w	r4, r4, r7
 8007a7e:	2500      	movs	r5, #0
 8007a80:	e7e0      	b.n	8007a44 <floor+0x4c>
 8007a82:	2e33      	cmp	r6, #51	; 0x33
 8007a84:	dd0b      	ble.n	8007a9e <floor+0xa6>
 8007a86:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007a8a:	d104      	bne.n	8007a96 <floor+0x9e>
 8007a8c:	ee10 2a10 	vmov	r2, s0
 8007a90:	460b      	mov	r3, r1
 8007a92:	f7f8 fc1b 	bl	80002cc <__adddf3>
 8007a96:	ec41 0b10 	vmov	d0, r0, r1
 8007a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a9e:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8007aa6:	fa23 f707 	lsr.w	r7, r3, r7
 8007aaa:	4238      	tst	r0, r7
 8007aac:	d0f3      	beq.n	8007a96 <floor+0x9e>
 8007aae:	a310      	add	r3, pc, #64	; (adr r3, 8007af0 <floor+0xf8>)
 8007ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab4:	f7f8 fc0a 	bl	80002cc <__adddf3>
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2300      	movs	r3, #0
 8007abc:	f7f9 f848 	bl	8000b50 <__aeabi_dcmpgt>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d0bf      	beq.n	8007a44 <floor+0x4c>
 8007ac4:	2c00      	cmp	r4, #0
 8007ac6:	da02      	bge.n	8007ace <floor+0xd6>
 8007ac8:	2e14      	cmp	r6, #20
 8007aca:	d103      	bne.n	8007ad4 <floor+0xdc>
 8007acc:	3401      	adds	r4, #1
 8007ace:	ea25 0507 	bic.w	r5, r5, r7
 8007ad2:	e7b7      	b.n	8007a44 <floor+0x4c>
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007ada:	fa03 f606 	lsl.w	r6, r3, r6
 8007ade:	4435      	add	r5, r6
 8007ae0:	45a8      	cmp	r8, r5
 8007ae2:	bf88      	it	hi
 8007ae4:	18e4      	addhi	r4, r4, r3
 8007ae6:	e7f2      	b.n	8007ace <floor+0xd6>
 8007ae8:	2500      	movs	r5, #0
 8007aea:	462c      	mov	r4, r5
 8007aec:	e7aa      	b.n	8007a44 <floor+0x4c>
 8007aee:	bf00      	nop
 8007af0:	8800759c 	.word	0x8800759c
 8007af4:	7e37e43c 	.word	0x7e37e43c
 8007af8:	bff00000 	.word	0xbff00000
 8007afc:	000fffff 	.word	0x000fffff

08007b00 <scalbn>:
 8007b00:	b570      	push	{r4, r5, r6, lr}
 8007b02:	ec55 4b10 	vmov	r4, r5, d0
 8007b06:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007b0a:	4606      	mov	r6, r0
 8007b0c:	462b      	mov	r3, r5
 8007b0e:	b9b2      	cbnz	r2, 8007b3e <scalbn+0x3e>
 8007b10:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007b14:	4323      	orrs	r3, r4
 8007b16:	d03c      	beq.n	8007b92 <scalbn+0x92>
 8007b18:	2200      	movs	r2, #0
 8007b1a:	4b33      	ldr	r3, [pc, #204]	; (8007be8 <scalbn+0xe8>)
 8007b1c:	4629      	mov	r1, r5
 8007b1e:	ee10 0a10 	vmov	r0, s0
 8007b22:	f7f8 fd85 	bl	8000630 <__aeabi_dmul>
 8007b26:	4a31      	ldr	r2, [pc, #196]	; (8007bec <scalbn+0xec>)
 8007b28:	4296      	cmp	r6, r2
 8007b2a:	4604      	mov	r4, r0
 8007b2c:	460d      	mov	r5, r1
 8007b2e:	460b      	mov	r3, r1
 8007b30:	da13      	bge.n	8007b5a <scalbn+0x5a>
 8007b32:	a329      	add	r3, pc, #164	; (adr r3, 8007bd8 <scalbn+0xd8>)
 8007b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b38:	f7f8 fd7a 	bl	8000630 <__aeabi_dmul>
 8007b3c:	e00a      	b.n	8007b54 <scalbn+0x54>
 8007b3e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007b42:	428a      	cmp	r2, r1
 8007b44:	d10c      	bne.n	8007b60 <scalbn+0x60>
 8007b46:	ee10 2a10 	vmov	r2, s0
 8007b4a:	462b      	mov	r3, r5
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	4629      	mov	r1, r5
 8007b50:	f7f8 fbbc 	bl	80002cc <__adddf3>
 8007b54:	4604      	mov	r4, r0
 8007b56:	460d      	mov	r5, r1
 8007b58:	e01b      	b.n	8007b92 <scalbn+0x92>
 8007b5a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007b5e:	3a36      	subs	r2, #54	; 0x36
 8007b60:	4432      	add	r2, r6
 8007b62:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007b66:	428a      	cmp	r2, r1
 8007b68:	dd0b      	ble.n	8007b82 <scalbn+0x82>
 8007b6a:	ec45 4b11 	vmov	d1, r4, r5
 8007b6e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8007be0 <scalbn+0xe0>
 8007b72:	f000 f83f 	bl	8007bf4 <copysign>
 8007b76:	a31a      	add	r3, pc, #104	; (adr r3, 8007be0 <scalbn+0xe0>)
 8007b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7c:	ec51 0b10 	vmov	r0, r1, d0
 8007b80:	e7da      	b.n	8007b38 <scalbn+0x38>
 8007b82:	2a00      	cmp	r2, #0
 8007b84:	dd08      	ble.n	8007b98 <scalbn+0x98>
 8007b86:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007b8a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007b8e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007b92:	ec45 4b10 	vmov	d0, r4, r5
 8007b96:	bd70      	pop	{r4, r5, r6, pc}
 8007b98:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007b9c:	da0d      	bge.n	8007bba <scalbn+0xba>
 8007b9e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007ba2:	429e      	cmp	r6, r3
 8007ba4:	ec45 4b11 	vmov	d1, r4, r5
 8007ba8:	dce1      	bgt.n	8007b6e <scalbn+0x6e>
 8007baa:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8007bd8 <scalbn+0xd8>
 8007bae:	f000 f821 	bl	8007bf4 <copysign>
 8007bb2:	a309      	add	r3, pc, #36	; (adr r3, 8007bd8 <scalbn+0xd8>)
 8007bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb8:	e7e0      	b.n	8007b7c <scalbn+0x7c>
 8007bba:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007bbe:	3236      	adds	r2, #54	; 0x36
 8007bc0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007bc4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007bc8:	4620      	mov	r0, r4
 8007bca:	4629      	mov	r1, r5
 8007bcc:	2200      	movs	r2, #0
 8007bce:	4b08      	ldr	r3, [pc, #32]	; (8007bf0 <scalbn+0xf0>)
 8007bd0:	e7b2      	b.n	8007b38 <scalbn+0x38>
 8007bd2:	bf00      	nop
 8007bd4:	f3af 8000 	nop.w
 8007bd8:	c2f8f359 	.word	0xc2f8f359
 8007bdc:	01a56e1f 	.word	0x01a56e1f
 8007be0:	8800759c 	.word	0x8800759c
 8007be4:	7e37e43c 	.word	0x7e37e43c
 8007be8:	43500000 	.word	0x43500000
 8007bec:	ffff3cb0 	.word	0xffff3cb0
 8007bf0:	3c900000 	.word	0x3c900000

08007bf4 <copysign>:
 8007bf4:	ec53 2b10 	vmov	r2, r3, d0
 8007bf8:	ee11 0a90 	vmov	r0, s3
 8007bfc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007c00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007c04:	ea41 0300 	orr.w	r3, r1, r0
 8007c08:	ec43 2b10 	vmov	d0, r2, r3
 8007c0c:	4770      	bx	lr
	...

08007c10 <_sbrk>:
 8007c10:	4b04      	ldr	r3, [pc, #16]	; (8007c24 <_sbrk+0x14>)
 8007c12:	6819      	ldr	r1, [r3, #0]
 8007c14:	4602      	mov	r2, r0
 8007c16:	b909      	cbnz	r1, 8007c1c <_sbrk+0xc>
 8007c18:	4903      	ldr	r1, [pc, #12]	; (8007c28 <_sbrk+0x18>)
 8007c1a:	6019      	str	r1, [r3, #0]
 8007c1c:	6818      	ldr	r0, [r3, #0]
 8007c1e:	4402      	add	r2, r0
 8007c20:	601a      	str	r2, [r3, #0]
 8007c22:	4770      	bx	lr
 8007c24:	200002c0 	.word	0x200002c0
 8007c28:	20004e8c 	.word	0x20004e8c

08007c2c <_init>:
 8007c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2e:	bf00      	nop
 8007c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c32:	bc08      	pop	{r3}
 8007c34:	469e      	mov	lr, r3
 8007c36:	4770      	bx	lr

08007c38 <_fini>:
 8007c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c3a:	bf00      	nop
 8007c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c3e:	bc08      	pop	{r3}
 8007c40:	469e      	mov	lr, r3
 8007c42:	4770      	bx	lr
