
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 50000000
Number of CPUs: 2
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 1 runs /home/alexcato/Documents/Proyecto_electrico/ChampSim_GUI/traces/600.perlbench_s-210B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 1 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99 instructions: 399000 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      68818  HIT:      68629  MISS:        189
cpu0_DTLB LOAD      ACCESS:      37241  HIT:      37141  MISS:        100
cpu0_DTLB RFO       ACCESS:      31577  HIT:      31488  MISS:         89
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB LOAD      ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I LOAD      ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu0_STLB LOAD      ACCESS:        128  HIT:         53  MISS:         75
cpu0_STLB RFO       ACCESS:         89  HIT:         83  MISS:          6
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     132642  HIT:     132440  MISS:        202
cpu0_L1D LOAD      ACCESS:      47556  HIT:      47384  MISS:        172
cpu0_L1D RFO       ACCESS:      85001  HIT:      84991  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu0_L2C LOAD      ACCESS:        332  HIT:          0  MISS:        332
cpu0_L2C RFO       ACCESS:         10  HIT:          0  MISS:         10
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        332  HIT:          0  MISS:        332
LLC RFO       ACCESS:         10  HIT:          0  MISS:         10
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.98936 instructions: 398936 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      68128  HIT:      67939  MISS:        189
cpu1_DTLB LOAD      ACCESS:      37170  HIT:      37071  MISS:         99
cpu1_DTLB RFO       ACCESS:      30958  HIT:      30868  MISS:         90
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB LOAD      ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I LOAD      ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu1_STLB LOAD      ACCESS:        127  HIT:         53  MISS:         74
cpu1_STLB RFO       ACCESS:         90  HIT:         83  MISS:          7
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     132083  HIT:     131881  MISS:        202
cpu1_L1D LOAD      ACCESS:      47074  HIT:      46903  MISS:        171
cpu1_L1D RFO       ACCESS:      84926  HIT:      84915  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu1_L2C LOAD      ACCESS:        331  HIT:          0  MISS:        331
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        331  HIT:          0  MISS:        331
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99 instructions: 399000 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      68818  HIT:      68629  MISS:        189
cpu0_DTLB LOAD      ACCESS:      37241  HIT:      37141  MISS:        100
cpu0_DTLB RFO       ACCESS:      31577  HIT:      31488  MISS:         89
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB LOAD      ACCESS:      12540  HIT:      12512  MISS:         28
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL     ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I LOAD      ACCESS:      43191  HIT:      43031  MISS:        160
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu0_STLB LOAD      ACCESS:        128  HIT:         53  MISS:         75
cpu0_STLB RFO       ACCESS:         89  HIT:         83  MISS:          6
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     132642  HIT:     132440  MISS:        202
cpu0_L1D LOAD      ACCESS:      47556  HIT:      47384  MISS:        172
cpu0_L1D RFO       ACCESS:      85001  HIT:      84991  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         85  HIT:         65  MISS:         20
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu0_L2C LOAD      ACCESS:        332  HIT:          0  MISS:        332
cpu0_L2C RFO       ACCESS:         10  HIT:          0  MISS:         10
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        332  HIT:          0  MISS:        332
LLC RFO       ACCESS:         10  HIT:          0  MISS:         10
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.98936 instructions: 398936 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      68128  HIT:      67939  MISS:        189
cpu1_DTLB LOAD      ACCESS:      37170  HIT:      37071  MISS:         99
cpu1_DTLB RFO       ACCESS:      30958  HIT:      30868  MISS:         90
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB LOAD      ACCESS:      12533  HIT:      12505  MISS:         28
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL     ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I LOAD      ACCESS:      41768  HIT:      41608  MISS:        160
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL     ACCESS:        217  HIT:        136  MISS:         81
cpu1_STLB LOAD      ACCESS:        127  HIT:         53  MISS:         74
cpu1_STLB RFO       ACCESS:         90  HIT:         83  MISS:          7
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     132083  HIT:     131881  MISS:        202
cpu1_L1D LOAD      ACCESS:      47074  HIT:      46903  MISS:        171
cpu1_L1D RFO       ACCESS:      84926  HIT:      84915  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         83  HIT:         63  MISS:         20
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:        362  HIT:          0  MISS:        362
cpu1_L2C LOAD      ACCESS:        331  HIT:          0  MISS:        331
cpu1_L2C RFO       ACCESS:         11  HIT:          0  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        362  HIT:          0  MISS:        362
LLC LOAD      ACCESS:        331  HIT:          0  MISS:        331
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6442% MPKI: 7.54063e-14 Average ROB Occupancy at Mispredict: 329.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0802005
BRANCH_INDIRECT: 0.0426065
BRANCH_CONDITIONAL: 3.26316
BRANCH_DIRECT_CALL: 0.0300752
BRANCH_INDIRECT_CALL: 0.0250627
BRANCH_RETURN: 0.0451128


CPU 1 Branch Prediction Accuracy: 97.6439% MPKI: 7.54063e-14 Average ROB Occupancy at Mispredict: 328.884
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0802134
BRANCH_INDIRECT: 0.0426134
BRANCH_CONDITIONAL: 3.26368
BRANCH_DIRECT_CALL: 0.03008
BRANCH_INDIRECT_CALL: 0.0250667
BRANCH_RETURN: 0.04512

(Simulation time: 0 hr 0 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.9887 instructions: 797740 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      68848  HIT:      68527  MISS:        321
cpu0_DTLB LOAD      ACCESS:      37033  HIT:      36739  MISS:        294
cpu0_DTLB RFO       ACCESS:      31815  HIT:      31788  MISS:         27
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB LOAD      ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I LOAD      ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        345  HIT:        220  MISS:        125
cpu0_STLB LOAD      ACCESS:        318  HIT:        198  MISS:        120
cpu0_STLB RFO       ACCESS:         27  HIT:         22  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126848  HIT:     126375  MISS:        473
cpu0_L1D LOAD      ACCESS:      44971  HIT:      44529  MISS:        442
cpu0_L1D RFO       ACCESS:      81757  HIT:      81728  MISS:         29
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu0_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu0_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.98667 instructions: 797334 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      68544  HIT:      68228  MISS:        316
cpu1_DTLB LOAD      ACCESS:      37133  HIT:      36843  MISS:        290
cpu1_DTLB RFO       ACCESS:      31411  HIT:      31385  MISS:         26
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB LOAD      ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I LOAD      ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        340  HIT:        215  MISS:        125
cpu1_STLB LOAD      ACCESS:        314  HIT:        194  MISS:        120
cpu1_STLB RFO       ACCESS:         26  HIT:         21  MISS:          5
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126669  HIT:     126196  MISS:        473
cpu1_L1D LOAD      ACCESS:      44873  HIT:      44431  MISS:        442
cpu1_L1D RFO       ACCESS:      81679  HIT:      81650  MISS:         29
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu1_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu1_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.9887 instructions: 797740 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      68848  HIT:      68527  MISS:        321
cpu0_DTLB LOAD      ACCESS:      37033  HIT:      36739  MISS:        294
cpu0_DTLB RFO       ACCESS:      31815  HIT:      31788  MISS:         27
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB LOAD      ACCESS:      13736  HIT:      13712  MISS:         24
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1I TOTAL     ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I LOAD      ACCESS:      44882  HIT:      44617  MISS:        265
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 0 cycles
cpu0_STLB TOTAL     ACCESS:        345  HIT:        220  MISS:        125
cpu0_STLB LOAD      ACCESS:        318  HIT:        198  MISS:        120
cpu0_STLB RFO       ACCESS:         27  HIT:         22  MISS:          5
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126848  HIT:     126375  MISS:        473
cpu0_L1D LOAD      ACCESS:      44971  HIT:      44529  MISS:        442
cpu0_L1D RFO       ACCESS:      81757  HIT:      81728  MISS:         29
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        120  HIT:        118  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu0_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu0_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.98667 instructions: 797334 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      68544  HIT:      68228  MISS:        316
cpu1_DTLB LOAD      ACCESS:      37133  HIT:      36843  MISS:        290
cpu1_DTLB RFO       ACCESS:      31411  HIT:      31385  MISS:         26
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB LOAD      ACCESS:      13725  HIT:      13701  MISS:         24
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1I TOTAL     ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I LOAD      ACCESS:      43093  HIT:      42828  MISS:        265
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 0 cycles
cpu1_STLB TOTAL     ACCESS:        340  HIT:        215  MISS:        125
cpu1_STLB LOAD      ACCESS:        314  HIT:        194  MISS:        120
cpu1_STLB RFO       ACCESS:         26  HIT:         21  MISS:          5
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126669  HIT:     126196  MISS:        473
cpu1_L1D LOAD      ACCESS:      44873  HIT:      44431  MISS:        442
cpu1_L1D RFO       ACCESS:      81679  HIT:      81650  MISS:         29
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:        117  HIT:        115  MISS:          2
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:        744  HIT:         54  MISS:        690
cpu1_L2C LOAD      ACCESS:        707  HIT:         46  MISS:        661
cpu1_L2C RFO       ACCESS:         29  HIT:          2  MISS:         27
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:        690  HIT:          0  MISS:        690
LLC LOAD      ACCESS:        661  HIT:          0  MISS:        661
LLC RFO       ACCESS:         27  HIT:          0  MISS:         27
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.334% MPKI: 8.60857e-14 Average ROB Occupancy at Mispredict: 290.889
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0589164
BRANCH_INDIRECT: 0.0175496
BRANCH_CONDITIONAL: 1.80385
BRANCH_DIRECT_CALL: 0.0363527
BRANCH_INDIRECT_CALL: 0.0376062
BRANCH_RETURN: 0.0363527


CPU 1 Branch Prediction Accuracy: 97.3319% MPKI: 8.60857e-14 Average ROB Occupancy at Mispredict: 290.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0589464
BRANCH_INDIRECT: 0.0175585
BRANCH_CONDITIONAL: 1.80476
BRANCH_DIRECT_CALL: 0.0363712
BRANCH_INDIRECT_CALL: 0.0376254
BRANCH_RETURN: 0.0363712

(Simulation time: 0 hr 0 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99247 instructions: 1197740 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      65912  HIT:      65860  MISS:         52
cpu0_DTLB LOAD      ACCESS:      33041  HIT:      33000  MISS:         41
cpu0_DTLB RFO       ACCESS:      32871  HIT:      32860  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I LOAD      ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu0_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126527  HIT:     126512  MISS:         15
cpu0_L1D LOAD      ACCESS:      40829  HIT:      40815  MISS:         14
cpu0_L1D RFO       ACCESS:      85695  HIT:      85695  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu0_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99111 instructions: 1197334 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      65672  HIT:      65620  MISS:         52
cpu1_DTLB LOAD      ACCESS:      33160  HIT:      33119  MISS:         41
cpu1_DTLB RFO       ACCESS:      32512  HIT:      32501  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I LOAD      ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu1_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126214  HIT:     126199  MISS:         15
cpu1_L1D LOAD      ACCESS:      40591  HIT:      40577  MISS:         14
cpu1_L1D RFO       ACCESS:      85620  HIT:      85620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu1_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99247 instructions: 1197740 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      65912  HIT:      65860  MISS:         52
cpu0_DTLB LOAD      ACCESS:      33041  HIT:      33000  MISS:         41
cpu0_DTLB RFO       ACCESS:      32871  HIT:      32860  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13117  HIT:      13117  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I LOAD      ACCESS:      44614  HIT:      44614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu0_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126527  HIT:     126512  MISS:         15
cpu0_L1D LOAD      ACCESS:      40829  HIT:      40815  MISS:         14
cpu0_L1D RFO       ACCESS:      85695  HIT:      85695  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu0_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99111 instructions: 1197334 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      65672  HIT:      65620  MISS:         52
cpu1_DTLB LOAD      ACCESS:      33160  HIT:      33119  MISS:         41
cpu1_DTLB RFO       ACCESS:      32512  HIT:      32501  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13122  HIT:      13122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I LOAD      ACCESS:      43040  HIT:      43040  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         52  HIT:         49  MISS:          3
cpu1_STLB LOAD      ACCESS:         41  HIT:         38  MISS:          3
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126214  HIT:     126199  MISS:         15
cpu1_L1D LOAD      ACCESS:      40591  HIT:      40577  MISS:         14
cpu1_L1D RFO       ACCESS:      85620  HIT:      85620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:         15  HIT:          8  MISS:          7
cpu1_L2C LOAD      ACCESS:         14  HIT:          7  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0145% MPKI: 5.92516e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000834906
BRANCH_CONDITIONAL: 0.911717
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.018% MPKI: 5.91432e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000835189
BRANCH_CONDITIONAL: 0.910356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99435 instructions: 1597740 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      65907  HIT:      65853  MISS:         54
cpu0_DTLB LOAD      ACCESS:      33031  HIT:      32989  MISS:         42
cpu0_DTLB RFO       ACCESS:      32876  HIT:      32864  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I LOAD      ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu0_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     126597  HIT:     126587  MISS:         10
cpu0_L1D LOAD      ACCESS:      40806  HIT:      40796  MISS:         10
cpu0_L1D RFO       ACCESS:      85786  HIT:      85786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99334 instructions: 1597334 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      65785  HIT:      65731  MISS:         54
cpu1_DTLB LOAD      ACCESS:      33233  HIT:      33191  MISS:         42
cpu1_DTLB RFO       ACCESS:      32552  HIT:      32540  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I LOAD      ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu1_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     126323  HIT:     126313  MISS:         10
cpu1_L1D LOAD      ACCESS:      40602  HIT:      40592  MISS:         10
cpu1_L1D RFO       ACCESS:      85716  HIT:      85716  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99435 instructions: 1597740 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      65907  HIT:      65853  MISS:         54
cpu0_DTLB LOAD      ACCESS:      33031  HIT:      32989  MISS:         42
cpu0_DTLB RFO       ACCESS:      32876  HIT:      32864  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I LOAD      ACCESS:      44656  HIT:      44656  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu0_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     126597  HIT:     126587  MISS:         10
cpu0_L1D LOAD      ACCESS:      40806  HIT:      40796  MISS:         10
cpu0_L1D RFO       ACCESS:      85786  HIT:      85786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99334 instructions: 1597334 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      65785  HIT:      65731  MISS:         54
cpu1_DTLB LOAD      ACCESS:      33233  HIT:      33191  MISS:         42
cpu1_DTLB RFO       ACCESS:      32552  HIT:      32540  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB LOAD      ACCESS:      13138  HIT:      13138  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I LOAD      ACCESS:      42883  HIT:      42883  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         54  HIT:         49  MISS:          5
cpu1_STLB LOAD      ACCESS:         42  HIT:         37  MISS:          5
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     126323  HIT:     126313  MISS:         10
cpu1_L1D LOAD      ACCESS:      40602  HIT:      40592  MISS:         10
cpu1_L1D RFO       ACCESS:      85716  HIT:      85716  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C LOAD      ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0256% MPKI: 5.89264e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.680336
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.026% MPKI: 5.89264e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.680509
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 3.99548 instructions: 1997740 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      65705  HIT:      65673  MISS:         32
cpu0_DTLB LOAD      ACCESS:      33303  HIT:      33275  MISS:         28
cpu0_DTLB RFO       ACCESS:      32402  HIT:      32398  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I LOAD      ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu0_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:     125808  HIT:     125799  MISS:          9
cpu0_L1D LOAD      ACCESS:      40783  HIT:      40774  MISS:          9
cpu0_L1D RFO       ACCESS:      85024  HIT:      85024  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 3.99467 instructions: 1997334 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      65553  HIT:      65521  MISS:         32
cpu1_DTLB LOAD      ACCESS:      33467  HIT:      33439  MISS:         28
cpu1_DTLB RFO       ACCESS:      32086  HIT:      32082  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I LOAD      ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu1_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:     125647  HIT:     125638  MISS:          9
cpu1_L1D LOAD      ACCESS:      40646  HIT:      40637  MISS:          9
cpu1_L1D RFO       ACCESS:      85000  HIT:      85000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 3.99548 instructions: 1997740 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      65705  HIT:      65673  MISS:         32
cpu0_DTLB LOAD      ACCESS:      33303  HIT:      33275  MISS:         28
cpu0_DTLB RFO       ACCESS:      32402  HIT:      32398  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu0_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I LOAD      ACCESS:      44196  HIT:      44196  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu0_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 0 cycles
cpu0_L1D TOTAL     ACCESS:     125808  HIT:     125799  MISS:          9
cpu0_L1D LOAD      ACCESS:      40783  HIT:      40774  MISS:          9
cpu0_L1D RFO       ACCESS:      85024  HIT:      85024  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 0 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

CPU 1 cumulative IPC: 3.99467 instructions: 1997334 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      65553  HIT:      65521  MISS:         32
cpu1_DTLB LOAD      ACCESS:      33467  HIT:      33439  MISS:         28
cpu1_DTLB RFO       ACCESS:      32086  HIT:      32082  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 0 cycles
cpu1_ITLB TOTAL     ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      12999  HIT:      12999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I LOAD      ACCESS:      42523  HIT:      42523  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         32  HIT:         31  MISS:          1
cpu1_STLB LOAD      ACCESS:         28  HIT:         27  MISS:          1
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 0 cycles
cpu1_L1D TOTAL     ACCESS:     125647  HIT:     125638  MISS:          9
cpu1_L1D LOAD      ACCESS:      40646  HIT:      40637  MISS:          9
cpu1_L1D RFO       ACCESS:      85000  HIT:      85000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 0 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 0 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 0 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0435% MPKI: 5.84385e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.53961
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0431% MPKI: 5.84385e-14 Average ROB Occupancy at Mispredict: 352
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.539719
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 9 sec) 

Warmup complete CPU 0 instructions: 2000408 cycles: 500667 (Simulation time: 0 hr 0 min 9 sec) 
Warmup complete CPU 1 instructions: 2000002 cycles: 500667 (Simulation time: 0 hr 0 min 9 sec) 



ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.9696 instructions: 196960 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33569  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18175  HIT:      18166  MISS:          9
cpu0_DTLB RFO       ACCESS:      15403  HIT:      15403  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I LOAD      ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63304  HIT:      63298  MISS:          6
cpu0_L1D LOAD      ACCESS:      21716  HIT:      21710  MISS:          6
cpu0_L1D RFO       ACCESS:      41588  HIT:      41588  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.96664 instructions: 196664 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      31557  HIT:      31548  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16664  HIT:      16655  MISS:          9
cpu1_DTLB RFO       ACCESS:      14893  HIT:      14893  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I LOAD      ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63122  HIT:      63116  MISS:          6
cpu1_L1D LOAD      ACCESS:      21593  HIT:      21587  MISS:          6
cpu1_L1D RFO       ACCESS:      41529  HIT:      41529  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.9696 instructions: 196960 cycles: 100000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33569  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18175  HIT:      18166  MISS:          9
cpu0_DTLB RFO       ACCESS:      15403  HIT:      15403  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14964  HIT:      14964  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I LOAD      ACCESS:       6986  HIT:       6986  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63304  HIT:      63298  MISS:          6
cpu0_L1D LOAD      ACCESS:      21716  HIT:      21710  MISS:          6
cpu0_L1D RFO       ACCESS:      41588  HIT:      41588  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.5 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C LOAD      ACCESS:          6  HIT:          5  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350 cycles

CPU 1 cumulative IPC: 1.96664 instructions: 196664 cycles: 100000
cpu1_DTLB TOTAL     ACCESS:      31557  HIT:      31548  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16664  HIT:      16655  MISS:          9
cpu1_DTLB RFO       ACCESS:      14893  HIT:      14893  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14818  HIT:      14818  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I LOAD      ACCESS:       5841  HIT:       5840  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63122  HIT:      63116  MISS:          6
cpu1_L1D LOAD      ACCESS:      21593  HIT:      21587  MISS:          6
cpu1_L1D RFO       ACCESS:      41529  HIT:      41529  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 45.3333 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 209 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE: -
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1777% MPKI: 2.49787 Average ROB Occupancy at Mispredict: 207.988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.50305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1818% MPKI: 2.49662 Average ROB Occupancy at Mispredict: 207.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.49664
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68194 instructions: 336388 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      24747  HIT:      24606  MISS:        141
cpu0_DTLB LOAD      ACCESS:      15117  HIT:      14983  MISS:        134
cpu0_DTLB RFO       ACCESS:       9630  HIT:       9623  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu0_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu0_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41025  HIT:      40940  MISS:         85
cpu0_L1D LOAD      ACCESS:      15976  HIT:      15899  MISS:         77
cpu0_L1D RFO       ACCESS:      25036  HIT:      25028  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        145  HIT:         38  MISS:        107
cpu0_L2C LOAD      ACCESS:        133  HIT:         34  MISS:         99
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67442 instructions: 334884 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      23559  HIT:      23418  MISS:        141
cpu1_DTLB LOAD      ACCESS:      14114  HIT:      13980  MISS:        134
cpu1_DTLB RFO       ACCESS:       9445  HIT:       9438  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB LOAD      ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I LOAD      ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu1_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41017  HIT:      40934  MISS:         83
cpu1_L1D LOAD      ACCESS:      15835  HIT:      15760  MISS:         75
cpu1_L1D RFO       ACCESS:      25169  HIT:      25161  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        143  HIT:         36  MISS:        107
cpu1_L2C LOAD      ACCESS:        131  HIT:         32  MISS:         99
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68194 instructions: 336388 cycles: 200000
cpu0_DTLB TOTAL     ACCESS:      24747  HIT:      24606  MISS:        141
cpu0_DTLB LOAD      ACCESS:      15117  HIT:      14983  MISS:        134
cpu0_DTLB RFO       ACCESS:       9630  HIT:       9623  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.9433 cycles
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9895  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.2 cycles
cpu0_L1I TOTAL     ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I LOAD      ACCESS:       5372  HIT:       5316  MISS:         56
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 131.554 cycles
cpu0_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu0_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu0_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      41025  HIT:      40940  MISS:         85
cpu0_L1D LOAD      ACCESS:      15976  HIT:      15899  MISS:         77
cpu0_L1D RFO       ACCESS:      25036  HIT:      25028  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 166.588 cycles
cpu0_L2C TOTAL     ACCESS:        145  HIT:         38  MISS:        107
cpu0_L2C LOAD      ACCESS:        133  HIT:         34  MISS:         99
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 186.308 cycles
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.794 cycles

CPU 1 cumulative IPC: 1.67442 instructions: 334884 cycles: 200000
cpu1_DTLB TOTAL     ACCESS:      23559  HIT:      23418  MISS:        141
cpu1_DTLB LOAD      ACCESS:      14114  HIT:      13980  MISS:        134
cpu1_DTLB RFO       ACCESS:       9445  HIT:       9438  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 28.1773 cycles
cpu1_ITLB TOTAL     ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB LOAD      ACCESS:       9875  HIT:       9870  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_L1I TOTAL     ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I LOAD      ACCESS:       4831  HIT:       4775  MISS:         56
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 133.036 cycles
cpu1_STLB TOTAL     ACCESS:        146  HIT:        133  MISS:         13
cpu1_STLB LOAD      ACCESS:        139  HIT:        128  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.923 cycles
cpu1_L1D TOTAL     ACCESS:      41017  HIT:      40934  MISS:         83
cpu1_L1D LOAD      ACCESS:      15835  HIT:      15760  MISS:         75
cpu1_L1D RFO       ACCESS:      25169  HIT:      25161  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         13  HIT:         13  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 177.602 cycles
cpu1_L2C TOTAL     ACCESS:        143  HIT:         36  MISS:        107
cpu1_L2C LOAD      ACCESS:        131  HIT:         32  MISS:         99
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 192.822 cycles
LLC TOTAL     ACCESS:        107  HIT:          0  MISS:        107
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.794 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         11  ROW_BUFFER_MISS:        203
 DBUS AVG_CONGESTED_CYCLE:    3.65258
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.089% MPKI: 1.42816 Average ROB Occupancy at Mispredict: 155.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0356731
BRANCH_INDIRECT: 0.011891
BRANCH_CONDITIONAL: 1.3526
BRANCH_DIRECT_CALL: 0.011891
BRANCH_INDIRECT_CALL: 0.00594552
BRANCH_RETURN: 0.011891


CPU 1 Branch Prediction Accuracy: 98.0549% MPKI: 1.43332 Average ROB Occupancy at Mispredict: 155.779
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0358333
BRANCH_INDIRECT: 0.0119444
BRANCH_CONDITIONAL: 1.35569
BRANCH_DIRECT_CALL: 0.0119444
BRANCH_INDIRECT_CALL: 0.00597222
BRANCH_RETURN: 0.0119444

(Simulation time: 0 hr 0 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.50873 instructions: 452620 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      19576  HIT:      19299  MISS:        277
cpu0_DTLB LOAD      ACCESS:      15659  HIT:      15393  MISS:        266
cpu0_DTLB RFO       ACCESS:       3917  HIT:       3906  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I LOAD      ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        283  HIT:        269  MISS:         14
cpu0_STLB LOAD      ACCESS:        272  HIT:        259  MISS:         13
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      21135  HIT:      21043  MISS:         92
cpu0_L1D LOAD      ACCESS:      12900  HIT:      12816  MISS:         84
cpu0_L1D RFO       ACCESS:       8223  HIT:       8215  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        132  HIT:         46  MISS:         86
cpu0_L2C LOAD      ACCESS:        116  HIT:         38  MISS:         78
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.5041 instructions: 451229 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      19685  HIT:      19413  MISS:        272
cpu1_DTLB LOAD      ACCESS:      15856  HIT:      15595  MISS:        261
cpu1_DTLB RFO       ACCESS:       3829  HIT:       3818  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB LOAD      ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        278  HIT:        264  MISS:         14
cpu1_STLB LOAD      ACCESS:        267  HIT:        254  MISS:         13
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      20836  HIT:      20742  MISS:         94
cpu1_L1D LOAD      ACCESS:      12729  HIT:      12643  MISS:         86
cpu1_L1D RFO       ACCESS:       8095  HIT:       8087  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        134  HIT:         48  MISS:         86
cpu1_L2C LOAD      ACCESS:        118  HIT:         40  MISS:         78
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50873 instructions: 452620 cycles: 300000
cpu0_DTLB TOTAL     ACCESS:      19576  HIT:      19299  MISS:        277
cpu0_DTLB LOAD      ACCESS:      15659  HIT:      15393  MISS:        266
cpu0_DTLB RFO       ACCESS:       3917  HIT:       3906  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.639 cycles
cpu0_ITLB TOTAL     ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB LOAD      ACCESS:       7794  HIT:       7788  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 78.5 cycles
cpu0_L1I TOTAL     ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I LOAD      ACCESS:       5849  HIT:       5817  MISS:         32
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 89.3438 cycles
cpu0_STLB TOTAL     ACCESS:        283  HIT:        269  MISS:         14
cpu0_STLB LOAD      ACCESS:        272  HIT:        259  MISS:         13
cpu0_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.714 cycles
cpu0_L1D TOTAL     ACCESS:      21135  HIT:      21043  MISS:         92
cpu0_L1D LOAD      ACCESS:      12900  HIT:      12816  MISS:         84
cpu0_L1D RFO       ACCESS:       8223  HIT:       8215  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 163.011 cycles
cpu0_L2C TOTAL     ACCESS:        132  HIT:         46  MISS:         86
cpu0_L2C LOAD      ACCESS:        116  HIT:         38  MISS:         78
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 191.314 cycles
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 348.07 cycles

CPU 1 cumulative IPC: 1.5041 instructions: 451229 cycles: 300000
cpu1_DTLB TOTAL     ACCESS:      19685  HIT:      19413  MISS:        272
cpu1_DTLB LOAD      ACCESS:      15856  HIT:      15595  MISS:        261
cpu1_DTLB RFO       ACCESS:       3829  HIT:       3818  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.1066 cycles
cpu1_ITLB TOTAL     ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB LOAD      ACCESS:       7532  HIT:       7526  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 78.5 cycles
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5765  MISS:         32
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 85.8438 cycles
cpu1_STLB TOTAL     ACCESS:        278  HIT:        264  MISS:         14
cpu1_STLB LOAD      ACCESS:        267  HIT:        254  MISS:         13
cpu1_STLB RFO       ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.5 cycles
cpu1_L1D TOTAL     ACCESS:      20836  HIT:      20742  MISS:         94
cpu1_L1D LOAD      ACCESS:      12729  HIT:      12643  MISS:         86
cpu1_L1D RFO       ACCESS:       8095  HIT:       8087  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 167.904 cycles
cpu1_L2C TOTAL     ACCESS:        134  HIT:         48  MISS:         86
cpu1_L2C LOAD      ACCESS:        118  HIT:         40  MISS:         78
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 199.14 cycles
LLC TOTAL     ACCESS:         86  HIT:          0  MISS:         86
LLC LOAD      ACCESS:         78  HIT:          0  MISS:         78
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 348.07 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:        171
 DBUS AVG_CONGESTED_CYCLE:    3.73759
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1171% MPKI: 1.53412 Average ROB Occupancy at Mispredict: 71.9338
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00441872
BRANCH_INDIRECT: 0.00662808
BRANCH_CONDITIONAL: 1.50236
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0198842
BRANCH_RETURN: 0.00220936


CPU 1 Branch Prediction Accuracy: 98.1447% MPKI: 1.51807 Average ROB Occupancy at Mispredict: 73.3912
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00443234
BRANCH_INDIRECT: 0.00664851
BRANCH_CONDITIONAL: 1.48483
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.0199455
BRANCH_RETURN: 0.00221617

(Simulation time: 0 hr 0 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.40587 instructions: 562350 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      17326  HIT:      17055  MISS:        271
cpu0_DTLB LOAD      ACCESS:      13422  HIT:      13165  MISS:        257
cpu0_DTLB RFO       ACCESS:       3904  HIT:       3890  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I LOAD      ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        272  HIT:        254  MISS:         18
cpu0_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20489  HIT:      20371  MISS:        118
cpu0_L1D LOAD      ACCESS:      12323  HIT:      12216  MISS:        107
cpu0_L1D RFO       ACCESS:       8148  HIT:       8137  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.39513 instructions: 558052 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      17028  HIT:      16758  MISS:        270
cpu1_DTLB LOAD      ACCESS:      13475  HIT:      13218  MISS:        257
cpu1_DTLB RFO       ACCESS:       3553  HIT:       3540  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB LOAD      ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I LOAD      ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        271  HIT:        253  MISS:         18
cpu1_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu1_STLB RFO       ACCESS:         13  HIT:         11  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      19235  HIT:      19117  MISS:        118
cpu1_L1D LOAD      ACCESS:      11924  HIT:      11817  MISS:        107
cpu1_L1D RFO       ACCESS:       7293  HIT:       7282  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.40587 instructions: 562350 cycles: 400000
cpu0_DTLB TOTAL     ACCESS:      17326  HIT:      17055  MISS:        271
cpu0_DTLB LOAD      ACCESS:      13422  HIT:      13165  MISS:        257
cpu0_DTLB RFO       ACCESS:       3904  HIT:       3890  MISS:         14
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.5609 cycles
cpu0_ITLB TOTAL     ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10863  HIT:      10862  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I LOAD      ACCESS:       4928  HIT:       4917  MISS:         11
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6364 cycles
cpu0_STLB TOTAL     ACCESS:        272  HIT:        254  MISS:         18
cpu0_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu0_STLB RFO       ACCESS:         14  HIT:         12  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      20489  HIT:      20371  MISS:        118
cpu0_L1D LOAD      ACCESS:      12323  HIT:      12216  MISS:        107
cpu0_L1D RFO       ACCESS:       8148  HIT:       8137  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170.78 cycles
cpu0_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu0_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu0_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 198.053 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 354.179 cycles

CPU 1 cumulative IPC: 1.39513 instructions: 558052 cycles: 400000
cpu1_DTLB TOTAL     ACCESS:      17028  HIT:      16758  MISS:        270
cpu1_DTLB LOAD      ACCESS:      13475  HIT:      13218  MISS:        257
cpu1_DTLB RFO       ACCESS:       3553  HIT:       3540  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.7778 cycles
cpu1_ITLB TOTAL     ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB LOAD      ACCESS:      10411  HIT:      10410  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I LOAD      ACCESS:       4926  HIT:       4915  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3636 cycles
cpu1_STLB TOTAL     ACCESS:        271  HIT:        253  MISS:         18
cpu1_STLB LOAD      ACCESS:        258  HIT:        242  MISS:         16
cpu1_STLB RFO       ACCESS:         13  HIT:         11  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.111 cycles
cpu1_L1D TOTAL     ACCESS:      19235  HIT:      19117  MISS:        118
cpu1_L1D LOAD      ACCESS:      11924  HIT:      11817  MISS:        107
cpu1_L1D RFO       ACCESS:       7293  HIT:       7282  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         18  HIT:         18  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 170.958 cycles
cpu1_L2C TOTAL     ACCESS:        140  HIT:         45  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         31  MISS:         87
cpu1_L2C RFO       ACCESS:         11  HIT:          3  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 198.421 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         87  HIT:          0  MISS:         87
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 354.179 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          4  ROW_BUFFER_MISS:        186
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4008% MPKI: 2.12702 Average ROB Occupancy at Mispredict: 46.3233
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.12679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00177825
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.399% MPKI: 2.13958 Average ROB Occupancy at Mispredict: 45.6616
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.13779
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00179195
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.51454 instructions: 757268 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      33486  HIT:      33464  MISS:         22
cpu0_DTLB LOAD      ACCESS:      18103  HIT:      18086  MISS:         17
cpu0_DTLB RFO       ACCESS:      15383  HIT:      15378  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I LOAD      ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63272  HIT:      63269  MISS:          3
cpu0_L1D LOAD      ACCESS:      21744  HIT:      21741  MISS:          3
cpu0_L1D RFO       ACCESS:      41528  HIT:      41528  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.50417 instructions: 752083 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      31499  HIT:      31471  MISS:         28
cpu1_DTLB LOAD      ACCESS:      16610  HIT:      16588  MISS:         22
cpu1_DTLB RFO       ACCESS:      14889  HIT:      14883  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I LOAD      ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62968  HIT:      62965  MISS:          3
cpu1_L1D LOAD      ACCESS:      21621  HIT:      21618  MISS:          3
cpu1_L1D RFO       ACCESS:      41347  HIT:      41347  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.51454 instructions: 757268 cycles: 500000
cpu0_DTLB TOTAL     ACCESS:      33486  HIT:      33464  MISS:         22
cpu0_DTLB LOAD      ACCESS:      18103  HIT:      18086  MISS:         17
cpu0_DTLB RFO       ACCESS:      15383  HIT:      15378  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63636 cycles
cpu0_ITLB TOTAL     ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I LOAD      ACCESS:       6881  HIT:       6880  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63272  HIT:      63269  MISS:          3
cpu0_L1D LOAD      ACCESS:      21744  HIT:      21741  MISS:          3
cpu0_L1D RFO       ACCESS:      41528  HIT:      41528  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.50417 instructions: 752083 cycles: 500000
cpu1_DTLB TOTAL     ACCESS:      31499  HIT:      31471  MISS:         28
cpu1_DTLB LOAD      ACCESS:      16610  HIT:      16588  MISS:         22
cpu1_DTLB RFO       ACCESS:      14889  HIT:      14883  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14795  HIT:      14795  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I LOAD      ACCESS:       5788  HIT:       5787  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62968  HIT:      62965  MISS:          3
cpu1_L1D LOAD      ACCESS:      21621  HIT:      21618  MISS:          3
cpu1_L1D RFO       ACCESS:      41347  HIT:      41347  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0328% MPKI: 0.694228 Average ROB Occupancy at Mispredict: 195.327
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.694602
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0364% MPKI: 0.69673 Average ROB Occupancy at Mispredict: 195.023
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.696732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.58889 instructions: 953336 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      33734  HIT:      33725  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18197  HIT:      18190  MISS:          7
cpu0_DTLB RFO       ACCESS:      15537  HIT:      15535  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I LOAD      ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63969  HIT:      63967  MISS:          2
cpu0_L1D LOAD      ACCESS:      21904  HIT:      21902  MISS:          2
cpu0_L1D RFO       ACCESS:      42065  HIT:      42065  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.57955 instructions: 947732 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      31685  HIT:      31676  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16633  MISS:          7
cpu1_DTLB RFO       ACCESS:      15045  HIT:      15043  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I LOAD      ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63748  HIT:      63746  MISS:          2
cpu1_L1D LOAD      ACCESS:      21785  HIT:      21783  MISS:          2
cpu1_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.58889 instructions: 953336 cycles: 600000
cpu0_DTLB TOTAL     ACCESS:      33734  HIT:      33725  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18197  HIT:      18190  MISS:          7
cpu0_DTLB RFO       ACCESS:      15537  HIT:      15535  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I LOAD      ACCESS:       7216  HIT:       7216  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63969  HIT:      63967  MISS:          2
cpu0_L1D LOAD      ACCESS:      21904  HIT:      21902  MISS:          2
cpu0_L1D RFO       ACCESS:      42065  HIT:      42065  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.57955 instructions: 947732 cycles: 600000
cpu1_DTLB TOTAL     ACCESS:      31685  HIT:      31676  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16633  MISS:          7
cpu1_DTLB RFO       ACCESS:      15045  HIT:      15043  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14714  HIT:      14714  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I LOAD      ACCESS:       6038  HIT:       6038  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63748  HIT:      63746  MISS:          2
cpu1_L1D LOAD      ACCESS:      21785  HIT:      21783  MISS:          2
cpu1_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0011% MPKI: 0.561996 Average ROB Occupancy at Mispredict: 185.748
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.562236
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9855% MPKI: 0.56767 Average ROB Occupancy at Mispredict: 185.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.567671
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.63635 instructions: 1145443 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      33192  HIT:      33162  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18066  MISS:         24
cpu0_DTLB RFO       ACCESS:      15102  HIT:      15096  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62395  HIT:      62392  MISS:          3
cpu0_L1D LOAD      ACCESS:      21611  HIT:      21608  MISS:          3
cpu0_L1D RFO       ACCESS:      40784  HIT:      40784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.62749 instructions: 1139244 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      31209  HIT:      31179  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16576  MISS:         24
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14603  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I LOAD      ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21457  HIT:      21454  MISS:          3
cpu1_L1D RFO       ACCESS:      40684  HIT:      40684  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.63635 instructions: 1145443 cycles: 700000
cpu0_DTLB TOTAL     ACCESS:      33192  HIT:      33162  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18066  MISS:         24
cpu0_DTLB RFO       ACCESS:      15102  HIT:      15096  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.36667 cycles
cpu0_ITLB TOTAL     ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14600  HIT:      14600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I LOAD      ACCESS:       7070  HIT:       7070  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62395  HIT:      62392  MISS:          3
cpu0_L1D LOAD      ACCESS:      21611  HIT:      21608  MISS:          3
cpu0_L1D RFO       ACCESS:      40784  HIT:      40784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62749 instructions: 1139244 cycles: 700000
cpu1_DTLB TOTAL     ACCESS:      31209  HIT:      31179  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16576  MISS:         24
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14603  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96667 cycles
cpu1_ITLB TOTAL     ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14468  HIT:      14468  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I LOAD      ACCESS:       5963  HIT:       5963  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62141  HIT:      62138  MISS:          3
cpu1_L1D LOAD      ACCESS:      21457  HIT:      21454  MISS:          3
cpu1_L1D RFO       ACCESS:      40684  HIT:      40684  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9106% MPKI: 0.483483 Average ROB Occupancy at Mispredict: 182.025
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.483656
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.932% MPKI: 0.48102 Average ROB Occupancy at Mispredict: 181.697
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.481021
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67186 instructions: 1337487 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      33203  HIT:      33168  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18050  HIT:      18024  MISS:         26
cpu0_DTLB RFO       ACCESS:      15153  HIT:      15144  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I LOAD      ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62497  HIT:      62491  MISS:          6
cpu0_L1D LOAD      ACCESS:      21647  HIT:      21641  MISS:          6
cpu0_L1D RFO       ACCESS:      40850  HIT:      40850  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.66352 instructions: 1330819 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31249  HIT:      31214  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16588  HIT:      16562  MISS:         26
cpu1_DTLB RFO       ACCESS:      14661  HIT:      14652  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I LOAD      ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62229  HIT:      62223  MISS:          6
cpu1_L1D LOAD      ACCESS:      21502  HIT:      21496  MISS:          6
cpu1_L1D RFO       ACCESS:      40727  HIT:      40727  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67186 instructions: 1337487 cycles: 800000
cpu0_DTLB TOTAL     ACCESS:      33203  HIT:      33168  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18050  HIT:      18024  MISS:         26
cpu0_DTLB RFO       ACCESS:      15153  HIT:      15144  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.37143 cycles
cpu0_ITLB TOTAL     ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14643  HIT:      14643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I LOAD      ACCESS:       7141  HIT:       7141  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62497  HIT:      62491  MISS:          6
cpu0_L1D LOAD      ACCESS:      21647  HIT:      21641  MISS:          6
cpu0_L1D RFO       ACCESS:      40850  HIT:      40850  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.66352 instructions: 1330819 cycles: 800000
cpu1_DTLB TOTAL     ACCESS:      31249  HIT:      31214  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16588  HIT:      16562  MISS:         26
cpu1_DTLB RFO       ACCESS:      14661  HIT:      14652  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94286 cycles
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I LOAD      ACCESS:       6071  HIT:       6071  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62229  HIT:      62223  MISS:          6
cpu1_L1D LOAD      ACCESS:      21502  HIT:      21496  MISS:          6
cpu1_L1D RFO       ACCESS:      40727  HIT:      40727  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9154% MPKI: 0.414083 Average ROB Occupancy at Mispredict: 182.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.41421
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8931% MPKI: 0.41929 Average ROB Occupancy at Mispredict: 180.636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.419291
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69857 instructions: 1528714 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      33178  HIT:      33140  MISS:         38
cpu0_DTLB LOAD      ACCESS:      18027  HIT:      17999  MISS:         28
cpu0_DTLB RFO       ACCESS:      15151  HIT:      15141  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I LOAD      ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62496  HIT:      62493  MISS:          3
cpu0_L1D LOAD      ACCESS:      21625  HIT:      21622  MISS:          3
cpu0_L1D RFO       ACCESS:      40871  HIT:      40871  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6907 instructions: 1521629 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      31263  HIT:      31225  MISS:         38
cpu1_DTLB LOAD      ACCESS:      16577  HIT:      16549  MISS:         28
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14676  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I LOAD      ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62280  HIT:      62277  MISS:          3
cpu1_L1D LOAD      ACCESS:      21516  HIT:      21513  MISS:          3
cpu1_L1D RFO       ACCESS:      40764  HIT:      40764  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69857 instructions: 1528714 cycles: 900000
cpu0_DTLB TOTAL     ACCESS:      33178  HIT:      33140  MISS:         38
cpu0_DTLB LOAD      ACCESS:      18027  HIT:      17999  MISS:         28
cpu0_DTLB RFO       ACCESS:      15151  HIT:      15141  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47368 cycles
cpu0_ITLB TOTAL     ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14619  HIT:      14619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I LOAD      ACCESS:       7064  HIT:       7064  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62496  HIT:      62493  MISS:          3
cpu0_L1D LOAD      ACCESS:      21625  HIT:      21622  MISS:          3
cpu0_L1D RFO       ACCESS:      40871  HIT:      40871  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6907 instructions: 1521629 cycles: 900000
cpu1_DTLB TOTAL     ACCESS:      31263  HIT:      31225  MISS:         38
cpu1_DTLB LOAD      ACCESS:      16577  HIT:      16549  MISS:         28
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14676  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94737 cycles
cpu1_ITLB TOTAL     ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14432  HIT:      14432  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I LOAD      ACCESS:       6041  HIT:       6041  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62280  HIT:      62277  MISS:          3
cpu1_L1D LOAD      ACCESS:      21516  HIT:      21513  MISS:          3
cpu1_L1D RFO       ACCESS:      40764  HIT:      40764  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9518% MPKI: 0.353798 Average ROB Occupancy at Mispredict: 185.325
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.353892
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.94% MPKI: 0.356197 Average ROB Occupancy at Mispredict: 183.631
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.356197
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71988 instructions: 1719884 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      33033  HIT:      32997  MISS:         36
cpu0_DTLB LOAD      ACCESS:      18028  HIT:      17999  MISS:         29
cpu0_DTLB RFO       ACCESS:      15005  HIT:      14998  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I LOAD      ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61850  HIT:      61844  MISS:          6
cpu0_L1D LOAD      ACCESS:      21479  HIT:      21473  MISS:          6
cpu0_L1D RFO       ACCESS:      40371  HIT:      40371  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71212 instructions: 1712117 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      31100  HIT:      31063  MISS:         37
cpu1_DTLB LOAD      ACCESS:      16550  HIT:      16520  MISS:         30
cpu1_DTLB RFO       ACCESS:      14550  HIT:      14543  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I LOAD      ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61690  HIT:      61684  MISS:          6
cpu1_L1D LOAD      ACCESS:      21399  HIT:      21393  MISS:          6
cpu1_L1D RFO       ACCESS:      40291  HIT:      40291  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71988 instructions: 1719884 cycles: 1000000
cpu0_DTLB TOTAL     ACCESS:      33033  HIT:      32997  MISS:         36
cpu0_DTLB LOAD      ACCESS:      18028  HIT:      17999  MISS:         29
cpu0_DTLB RFO       ACCESS:      15005  HIT:      14998  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52778 cycles
cpu0_ITLB TOTAL     ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14715  HIT:      14715  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I LOAD      ACCESS:       6942  HIT:       6942  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61850  HIT:      61844  MISS:          6
cpu0_L1D LOAD      ACCESS:      21479  HIT:      21473  MISS:          6
cpu0_L1D RFO       ACCESS:      40371  HIT:      40371  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.71212 instructions: 1712117 cycles: 1000000
cpu1_DTLB TOTAL     ACCESS:      31100  HIT:      31063  MISS:         37
cpu1_DTLB LOAD      ACCESS:      16550  HIT:      16520  MISS:         30
cpu1_DTLB RFO       ACCESS:      14550  HIT:      14543  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97297 cycles
cpu1_ITLB TOTAL     ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14503  HIT:      14503  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I LOAD      ACCESS:       5996  HIT:       5996  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61690  HIT:      61684  MISS:          6
cpu1_L1D LOAD      ACCESS:      21399  HIT:      21393  MISS:          6
cpu1_L1D RFO       ACCESS:      40291  HIT:      40291  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.1667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9366% MPKI: 0.317969 Average ROB Occupancy at Mispredict: 188.638
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000581435
BRANCH_CONDITIONAL: 0.316882
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000581435
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9546% MPKI: 0.316567 Average ROB Occupancy at Mispredict: 188.286
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000584072
BRANCH_CONDITIONAL: 0.315399
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000584072
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74085 instructions: 1914940 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      33516  HIT:      33505  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18120  HIT:      18109  MISS:         11
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I LOAD      ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63163  HIT:      63159  MISS:          4
cpu0_L1D LOAD      ACCESS:      21656  HIT:      21652  MISS:          4
cpu0_L1D RFO       ACCESS:      41507  HIT:      41507  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.73326 instructions: 1906585 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      31415  HIT:      31404  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16558  MISS:         11
cpu1_DTLB RFO       ACCESS:      14846  HIT:      14846  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I LOAD      ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62848  HIT:      62844  MISS:          4
cpu1_L1D LOAD      ACCESS:      21538  HIT:      21534  MISS:          4
cpu1_L1D RFO       ACCESS:      41310  HIT:      41310  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74085 instructions: 1914940 cycles: 1100000
cpu0_DTLB TOTAL     ACCESS:      33516  HIT:      33505  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18120  HIT:      18109  MISS:         11
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45455 cycles
cpu0_ITLB TOTAL     ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15160  HIT:      15160  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I LOAD      ACCESS:       6527  HIT:       6527  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63163  HIT:      63159  MISS:          4
cpu0_L1D LOAD      ACCESS:      21656  HIT:      21652  MISS:          4
cpu0_L1D RFO       ACCESS:      41507  HIT:      41507  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73326 instructions: 1906585 cycles: 1100000
cpu1_DTLB TOTAL     ACCESS:      31415  HIT:      31404  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16558  MISS:         11
cpu1_DTLB RFO       ACCESS:      14846  HIT:      14846  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15118  HIT:      15118  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I LOAD      ACCESS:       5331  HIT:       5331  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62848  HIT:      62844  MISS:          4
cpu1_L1D LOAD      ACCESS:      21538  HIT:      21534  MISS:          4
cpu1_L1D RFO       ACCESS:      41310  HIT:      41310  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0459% MPKI: 0.273057 Average ROB Occupancy at Mispredict: 202.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.273116
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0444% MPKI: 0.273788 Average ROB Occupancy at Mispredict: 203.592
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.273788
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75935 instructions: 2111222 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      33557  HIT:      33552  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18162  HIT:      18157  MISS:          5
cpu0_DTLB RFO       ACCESS:      15395  HIT:      15395  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I LOAD      ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63236  HIT:      63233  MISS:          3
cpu0_L1D LOAD      ACCESS:      21683  HIT:      21680  MISS:          3
cpu0_L1D RFO       ACCESS:      41553  HIT:      41553  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75183 instructions: 2102193 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      31510  HIT:      31505  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16630  HIT:      16625  MISS:          5
cpu1_DTLB RFO       ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I LOAD      ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62966  HIT:      62963  MISS:          3
cpu1_L1D LOAD      ACCESS:      21552  HIT:      21549  MISS:          3
cpu1_L1D RFO       ACCESS:      41414  HIT:      41414  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75935 instructions: 2111222 cycles: 1200000
cpu0_DTLB TOTAL     ACCESS:      33557  HIT:      33552  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18162  HIT:      18157  MISS:          5
cpu0_DTLB RFO       ACCESS:      15395  HIT:      15395  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I LOAD      ACCESS:       6935  HIT:       6935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63236  HIT:      63233  MISS:          3
cpu0_L1D LOAD      ACCESS:      21683  HIT:      21680  MISS:          3
cpu0_L1D RFO       ACCESS:      41553  HIT:      41553  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75183 instructions: 2102193 cycles: 1200000
cpu1_DTLB TOTAL     ACCESS:      31510  HIT:      31505  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16630  HIT:      16625  MISS:          5
cpu1_DTLB RFO       ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14849  HIT:      14849  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I LOAD      ACCESS:       5756  HIT:       5756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62966  HIT:      62963  MISS:          3
cpu1_L1D LOAD      ACCESS:      21552  HIT:      21549  MISS:          3
cpu1_L1D RFO       ACCESS:      41414  HIT:      41414  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1418% MPKI: 0.237731 Average ROB Occupancy at Mispredict: 204.685
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.237777
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1352% MPKI: 0.238322 Average ROB Occupancy at Mispredict: 205.162
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.238323
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77197 instructions: 2303559 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      33071  HIT:      33055  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17981  HIT:      17965  MISS:         16
cpu0_DTLB RFO       ACCESS:      15090  HIT:      15090  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I LOAD      ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62041  HIT:      62038  MISS:          3
cpu0_L1D LOAD      ACCESS:      21476  HIT:      21473  MISS:          3
cpu0_L1D RFO       ACCESS:      40565  HIT:      40565  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.76473 instructions: 2294153 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      31144  HIT:      31128  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16532  MISS:         16
cpu1_DTLB RFO       ACCESS:      14596  HIT:      14596  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I LOAD      ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61870  HIT:      61867  MISS:          3
cpu1_L1D LOAD      ACCESS:      21384  HIT:      21381  MISS:          3
cpu1_L1D RFO       ACCESS:      40486  HIT:      40486  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77197 instructions: 2303559 cycles: 1300000
cpu0_DTLB TOTAL     ACCESS:      33071  HIT:      33055  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17981  HIT:      17965  MISS:         16
cpu0_DTLB RFO       ACCESS:      15090  HIT:      15090  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4375 cycles
cpu0_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I LOAD      ACCESS:       6629  HIT:       6629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62041  HIT:      62038  MISS:          3
cpu0_L1D LOAD      ACCESS:      21476  HIT:      21473  MISS:          3
cpu0_L1D RFO       ACCESS:      40565  HIT:      40565  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.76473 instructions: 2294153 cycles: 1300000
cpu1_DTLB TOTAL     ACCESS:      31144  HIT:      31128  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16532  MISS:         16
cpu1_DTLB RFO       ACCESS:      14596  HIT:      14596  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I LOAD      ACCESS:       5629  HIT:       5629  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61870  HIT:      61867  MISS:          3
cpu1_L1D LOAD      ACCESS:      21384  HIT:      21381  MISS:          3
cpu1_L1D RFO       ACCESS:      40486  HIT:      40486  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.73647
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0576% MPKI: 0.224396 Average ROB Occupancy at Mispredict: 201.789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.224435
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0589% MPKI: 0.224919 Average ROB Occupancy at Mispredict: 201.275
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.22492
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71539 instructions: 2401552 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19210  HIT:      18756  MISS:        454
cpu0_DTLB LOAD      ACCESS:      11672  HIT:      11286  MISS:        386
cpu0_DTLB RFO       ACCESS:       7538  HIT:       7470  MISS:         68
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I LOAD      ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        461  HIT:        439  MISS:         22
cpu0_STLB LOAD      ACCESS:        393  HIT:        373  MISS:         20
cpu0_STLB RFO       ACCESS:         68  HIT:         66  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      31703  HIT:      31597  MISS:        106
cpu0_L1D LOAD      ACCESS:      13009  HIT:      12917  MISS:         92
cpu0_L1D RFO       ACCESS:      18674  HIT:      18661  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        187  HIT:         46  MISS:        141
cpu0_L2C LOAD      ACCESS:        162  HIT:         32  MISS:        130
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71079 instructions: 2395101 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19091  HIT:      18662  MISS:        429
cpu1_DTLB LOAD      ACCESS:      11410  HIT:      11045  MISS:        365
cpu1_DTLB RFO       ACCESS:       7681  HIT:       7617  MISS:         64
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB LOAD      ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I LOAD      ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        436  HIT:        414  MISS:         22
cpu1_STLB LOAD      ACCESS:        372  HIT:        352  MISS:         20
cpu1_STLB RFO       ACCESS:         64  HIT:         62  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      32551  HIT:      32445  MISS:        106
cpu1_L1D LOAD      ACCESS:      13020  HIT:      12928  MISS:         92
cpu1_L1D RFO       ACCESS:      19511  HIT:      19498  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        186  HIT:         45  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71539 instructions: 2401552 cycles: 1400000
cpu0_DTLB TOTAL     ACCESS:      19210  HIT:      18756  MISS:        454
cpu0_DTLB LOAD      ACCESS:      11672  HIT:      11286  MISS:        386
cpu0_DTLB RFO       ACCESS:       7538  HIT:       7470  MISS:         68
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.5352 cycles
cpu0_ITLB TOTAL     ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB LOAD      ACCESS:       6208  HIT:       6201  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 68.2857 cycles
cpu0_L1I TOTAL     ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I LOAD      ACCESS:       9095  HIT:       9025  MISS:         70
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 141.443 cycles
cpu0_STLB TOTAL     ACCESS:        461  HIT:        439  MISS:         22
cpu0_STLB LOAD      ACCESS:        393  HIT:        373  MISS:         20
cpu0_STLB RFO       ACCESS:         68  HIT:         66  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.636 cycles
cpu0_L1D TOTAL     ACCESS:      31703  HIT:      31597  MISS:        106
cpu0_L1D LOAD      ACCESS:      13009  HIT:      12917  MISS:         92
cpu0_L1D RFO       ACCESS:      18674  HIT:      18661  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.264 cycles
cpu0_L2C TOTAL     ACCESS:        187  HIT:         46  MISS:        141
cpu0_L2C LOAD      ACCESS:        162  HIT:         32  MISS:        130
cpu0_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.496 cycles
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.362 cycles

CPU 1 cumulative IPC: 1.71079 instructions: 2395101 cycles: 1400000
cpu1_DTLB TOTAL     ACCESS:      19091  HIT:      18662  MISS:        429
cpu1_DTLB LOAD      ACCESS:      11410  HIT:      11045  MISS:        365
cpu1_DTLB RFO       ACCESS:       7681  HIT:       7617  MISS:         64
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.4009 cycles
cpu1_ITLB TOTAL     ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB LOAD      ACCESS:       6536  HIT:       6529  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 67.8571 cycles
cpu1_L1I TOTAL     ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I LOAD      ACCESS:       8581  HIT:       8512  MISS:         69
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 136.725 cycles
cpu1_STLB TOTAL     ACCESS:        436  HIT:        414  MISS:         22
cpu1_STLB LOAD      ACCESS:        372  HIT:        352  MISS:         20
cpu1_STLB RFO       ACCESS:         64  HIT:         62  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 202.045 cycles
cpu1_L1D TOTAL     ACCESS:      32551  HIT:      32445  MISS:        106
cpu1_L1D LOAD      ACCESS:      13020  HIT:      12928  MISS:         92
cpu1_L1D RFO       ACCESS:      19511  HIT:      19498  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         20  HIT:         19  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 182.717 cycles
cpu1_L2C TOTAL     ACCESS:        186  HIT:         45  MISS:        141
cpu1_L2C LOAD      ACCESS:        161  HIT:         31  MISS:        130
cpu1_L2C RFO       ACCESS:         13  HIT:          2  MISS:         11
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 190.305 cycles
LLC TOTAL     ACCESS:        141  HIT:          0  MISS:        141
LLC LOAD      ACCESS:        130  HIT:          0  MISS:        130
LLC RFO       ACCESS:         11  HIT:          0  MISS:         11
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 336.362 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        270
 DBUS AVG_CONGESTED_CYCLE:    3.75676
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.892% MPKI: 0.2856 Average ROB Occupancy at Mispredict: 78.6283
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00499677
BRANCH_INDIRECT: 0.00291478
BRANCH_CONDITIONAL: 0.273573
BRANCH_DIRECT_CALL: 0.00208199
BRANCH_INDIRECT_CALL: 0.000416397
BRANCH_RETURN: 0.00166559


CPU 1 Branch Prediction Accuracy: 96.0281% MPKI: 0.278485 Average ROB Occupancy at Mispredict: 83.099
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00501023
BRANCH_INDIRECT: 0.00292263
BRANCH_CONDITIONAL: 0.266377
BRANCH_DIRECT_CALL: 0.00208759
BRANCH_INDIRECT_CALL: 0.000417519
BRANCH_RETURN: 0.00167008

(Simulation time: 0 hr 0 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67736 instructions: 2516043 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      18278  HIT:      17983  MISS:        295
cpu0_DTLB LOAD      ACCESS:      13915  HIT:      13664  MISS:        251
cpu0_DTLB RFO       ACCESS:       4363  HIT:       4319  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB LOAD      ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I LOAD      ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        301  HIT:        292  MISS:          9
cpu0_STLB LOAD      ACCESS:        257  HIT:        248  MISS:          9
cpu0_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      22144  HIT:      22030  MISS:        114
cpu0_L1D LOAD      ACCESS:      12921  HIT:      12814  MISS:        107
cpu0_L1D RFO       ACCESS:       9214  HIT:       9207  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        156  HIT:         74  MISS:         82
cpu0_L2C LOAD      ACCESS:        141  HIT:         66  MISS:         75
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67334 instructions: 2510010 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18732  HIT:      18428  MISS:        304
cpu1_DTLB LOAD      ACCESS:      14106  HIT:      13848  MISS:        258
cpu1_DTLB RFO       ACCESS:       4626  HIT:       4580  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I LOAD      ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        310  HIT:        301  MISS:          9
cpu1_STLB LOAD      ACCESS:        264  HIT:        255  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      22949  HIT:      22837  MISS:        112
cpu1_L1D LOAD      ACCESS:      13000  HIT:      12895  MISS:        105
cpu1_L1D RFO       ACCESS:       9940  HIT:       9933  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        153  HIT:         71  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67736 instructions: 2516043 cycles: 1500000
cpu0_DTLB TOTAL     ACCESS:      18278  HIT:      17983  MISS:        295
cpu0_DTLB LOAD      ACCESS:      13915  HIT:      13664  MISS:        251
cpu0_DTLB RFO       ACCESS:       4363  HIT:       4319  MISS:         44
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9627 cycles
cpu0_ITLB TOTAL     ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB LOAD      ACCESS:       9750  HIT:       9744  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_L1I TOTAL     ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I LOAD      ACCESS:       6819  HIT:       6785  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5294 cycles
cpu0_STLB TOTAL     ACCESS:        301  HIT:        292  MISS:          9
cpu0_STLB LOAD      ACCESS:        257  HIT:        248  MISS:          9
cpu0_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      22144  HIT:      22030  MISS:        114
cpu0_L1D LOAD      ACCESS:      12921  HIT:      12814  MISS:        107
cpu0_L1D RFO       ACCESS:       9214  HIT:       9207  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 149.474 cycles
cpu0_L2C TOTAL     ACCESS:        156  HIT:         74  MISS:         82
cpu0_L2C LOAD      ACCESS:        141  HIT:         66  MISS:         75
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 192.159 cycles
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 331.317 cycles

CPU 1 cumulative IPC: 1.67334 instructions: 2510010 cycles: 1500000
cpu1_DTLB TOTAL     ACCESS:      18732  HIT:      18428  MISS:        304
cpu1_DTLB LOAD      ACCESS:      14106  HIT:      13848  MISS:        258
cpu1_DTLB RFO       ACCESS:       4626  HIT:       4580  MISS:         46
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 15.1316 cycles
cpu1_ITLB TOTAL     ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB LOAD      ACCESS:       9402  HIT:       9396  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_L1I TOTAL     ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I LOAD      ACCESS:       7246  HIT:       7212  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4118 cycles
cpu1_STLB TOTAL     ACCESS:        310  HIT:        301  MISS:          9
cpu1_STLB LOAD      ACCESS:        264  HIT:        255  MISS:          9
cpu1_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.444 cycles
cpu1_L1D TOTAL     ACCESS:      22949  HIT:      22837  MISS:        112
cpu1_L1D LOAD      ACCESS:      13000  HIT:      12895  MISS:        105
cpu1_L1D RFO       ACCESS:       9940  HIT:       9933  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 144 cycles
cpu1_L2C TOTAL     ACCESS:        153  HIT:         71  MISS:         82
cpu1_L2C LOAD      ACCESS:        139  HIT:         64  MISS:         75
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 181.415 cycles
LLC TOTAL     ACCESS:         82  HIT:          0  MISS:         82
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 331.317 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        152
 DBUS AVG_CONGESTED_CYCLE:    3.76471
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1859% MPKI: 0.513421 Average ROB Occupancy at Mispredict: 45.3731
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.512312
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00119235
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2324% MPKI: 0.498404 Average ROB Occupancy at Mispredict: 47.6387
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.497209
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00119521
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62808 instructions: 2604929 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      15445  HIT:      15283  MISS:        162
cpu0_DTLB LOAD      ACCESS:      12209  HIT:      12058  MISS:        151
cpu0_DTLB RFO       ACCESS:       3236  HIT:       3225  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I LOAD      ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        169  HIT:        144  MISS:         25
cpu0_STLB LOAD      ACCESS:        158  HIT:        136  MISS:         22
cpu0_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      17989  HIT:      17842  MISS:        147
cpu0_L1D LOAD      ACCESS:      11952  HIT:      11818  MISS:        134
cpu0_L1D RFO       ACCESS:       6012  HIT:       6002  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        257  HIT:         71  MISS:        186
cpu0_L2C LOAD      ACCESS:        219  HIT:         42  MISS:        177
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62296 instructions: 2596744 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      14894  HIT:      14717  MISS:        177
cpu1_DTLB LOAD      ACCESS:      11696  HIT:      11533  MISS:        163
cpu1_DTLB RFO       ACCESS:       3198  HIT:       3184  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        184  HIT:        159  MISS:         25
cpu1_STLB LOAD      ACCESS:        170  HIT:        148  MISS:         22
cpu1_STLB RFO       ACCESS:         14  HIT:         11  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      17118  HIT:      16970  MISS:        148
cpu1_L1D LOAD      ACCESS:      11182  HIT:      11047  MISS:        135
cpu1_L1D RFO       ACCESS:       5911  HIT:       5901  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62808 instructions: 2604929 cycles: 1600000
cpu0_DTLB TOTAL     ACCESS:      15445  HIT:      15283  MISS:        162
cpu0_DTLB LOAD      ACCESS:      12209  HIT:      12058  MISS:        151
cpu0_DTLB RFO       ACCESS:       3236  HIT:       3225  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.3889 cycles
cpu0_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 188.429 cycles
cpu0_L1I TOTAL     ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I LOAD      ACCESS:       7441  HIT:       7356  MISS:         85
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 177.624 cycles
cpu0_STLB TOTAL     ACCESS:        169  HIT:        144  MISS:         25
cpu0_STLB LOAD      ACCESS:        158  HIT:        136  MISS:         22
cpu0_STLB RFO       ACCESS:         11  HIT:          8  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.16 cycles
cpu0_L1D TOTAL     ACCESS:      17989  HIT:      17842  MISS:        147
cpu0_L1D LOAD      ACCESS:      11952  HIT:      11818  MISS:        134
cpu0_L1D RFO       ACCESS:       6012  HIT:       6002  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 159.646 cycles
cpu0_L2C TOTAL     ACCESS:        257  HIT:         71  MISS:        186
cpu0_L2C LOAD      ACCESS:        219  HIT:         42  MISS:        177
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 193.21 cycles
LLC TOTAL     ACCESS:        186  HIT:          0  MISS:        186
LLC LOAD      ACCESS:        177  HIT:          0  MISS:        177
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 337.753 cycles

CPU 1 cumulative IPC: 1.62296 instructions: 2596744 cycles: 1600000
cpu1_DTLB TOTAL     ACCESS:      14894  HIT:      14717  MISS:        177
cpu1_DTLB LOAD      ACCESS:      11696  HIT:      11533  MISS:        163
cpu1_DTLB RFO       ACCESS:       3198  HIT:       3184  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 31.5537 cycles
cpu1_ITLB TOTAL     ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB LOAD      ACCESS:       7530  HIT:       7523  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 187.714 cycles
cpu1_L1I TOTAL     ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I LOAD      ACCESS:       6624  HIT:       6539  MISS:         85
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 166.4 cycles
cpu1_STLB TOTAL     ACCESS:        184  HIT:        159  MISS:         25
cpu1_STLB LOAD      ACCESS:        170  HIT:        148  MISS:         22
cpu1_STLB RFO       ACCESS:         14  HIT:         11  MISS:          3
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.44 cycles
cpu1_L1D TOTAL     ACCESS:      17118  HIT:      16970  MISS:        148
cpu1_L1D LOAD      ACCESS:      11182  HIT:      11047  MISS:        135
cpu1_L1D RFO       ACCESS:       5911  HIT:       5901  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         25  HIT:         22  MISS:          3
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 156.743 cycles
cpu1_L2C TOTAL     ACCESS:        259  HIT:         74  MISS:        185
cpu1_L2C LOAD      ACCESS:        220  HIT:         44  MISS:        176
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         26  HIT:         26  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 187.789 cycles
LLC TOTAL     ACCESS:        185  HIT:          0  MISS:        185
LLC LOAD      ACCESS:        176  HIT:          0  MISS:        176
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 339.578 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         22  ROW_BUFFER_MISS:        349
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.7911% MPKI: 0.416453 Average ROB Occupancy at Mispredict: 36.2811
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0061422
BRANCH_INDIRECT: 0.00499054
BRANCH_CONDITIONAL: 0.393101
BRANCH_DIRECT_CALL: 0.0061422
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0061422


CPU 1 Branch Prediction Accuracy: 95.7418% MPKI: 0.422452 Average ROB Occupancy at Mispredict: 37.5251
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00616156
BRANCH_INDIRECT: 0.00500627
BRANCH_CONDITIONAL: 0.398961
BRANCH_DIRECT_CALL: 0.00616156
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00616156

(Simulation time: 0 hr 0 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62621 instructions: 2764556 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      32085  HIT:      32049  MISS:         36
cpu0_DTLB LOAD      ACCESS:      25317  HIT:      25283  MISS:         34
cpu0_DTLB RFO       ACCESS:       6768  HIT:       6766  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I LOAD      ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41243  HIT:      41241  MISS:          2
cpu0_L1D LOAD      ACCESS:      28699  HIT:      28697  MISS:          2
cpu0_L1D RFO       ACCESS:      12544  HIT:      12544  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62132 instructions: 2756236 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      31169  HIT:      31145  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24527  HIT:      24504  MISS:         23
cpu1_DTLB RFO       ACCESS:       6642  HIT:       6641  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I LOAD      ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40995  HIT:      40992  MISS:          3
cpu1_L1D LOAD      ACCESS:      28593  HIT:      28590  MISS:          3
cpu1_L1D RFO       ACCESS:      12402  HIT:      12402  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62621 instructions: 2764556 cycles: 1700000
cpu0_DTLB TOTAL     ACCESS:      32085  HIT:      32049  MISS:         36
cpu0_DTLB LOAD      ACCESS:      25317  HIT:      25283  MISS:         34
cpu0_DTLB RFO       ACCESS:       6768  HIT:       6766  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47222 cycles
cpu0_ITLB TOTAL     ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8937  HIT:       8937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I LOAD      ACCESS:      25044  HIT:      25044  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         36  HIT:         36  MISS:          0
cpu0_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41243  HIT:      41241  MISS:          2
cpu0_L1D LOAD      ACCESS:      28699  HIT:      28697  MISS:          2
cpu0_L1D RFO       ACCESS:      12544  HIT:      12544  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62132 instructions: 2756236 cycles: 1700000
cpu1_DTLB TOTAL     ACCESS:      31169  HIT:      31145  MISS:         24
cpu1_DTLB LOAD      ACCESS:      24527  HIT:      24504  MISS:         23
cpu1_DTLB RFO       ACCESS:       6642  HIT:       6641  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9311  HIT:       9311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I LOAD      ACCESS:      25081  HIT:      25081  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40995  HIT:      40992  MISS:          3
cpu1_L1D LOAD      ACCESS:      28593  HIT:      28590  MISS:          3
cpu1_L1D RFO       ACCESS:      12402  HIT:      12402  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 72 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C LOAD      ACCESS:          3  HIT:          2  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4272% MPKI: 0.45317 Average ROB Occupancy at Mispredict: 35.6353
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00289377
BRANCH_CONDITIONAL: 0.450344
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4075% MPKI: 0.457145 Average ROB Occupancy at Mispredict: 35.7294
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00217688
BRANCH_CONDITIONAL: 0.454968
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62285 instructions: 2921131 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      31705  HIT:      31651  MISS:         54
cpu0_DTLB LOAD      ACCESS:      24907  HIT:      24853  MISS:         54
cpu0_DTLB RFO       ACCESS:       6798  HIT:       6798  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I LOAD      ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      40750  HIT:      40745  MISS:          5
cpu0_L1D LOAD      ACCESS:      28131  HIT:      28126  MISS:          5
cpu0_L1D RFO       ACCESS:      12619  HIT:      12619  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61854 instructions: 2913378 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      30963  HIT:      30919  MISS:         44
cpu1_DTLB LOAD      ACCESS:      24248  HIT:      24205  MISS:         43
cpu1_DTLB RFO       ACCESS:       6715  HIT:       6714  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I LOAD      ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40652  HIT:      40647  MISS:          5
cpu1_L1D LOAD      ACCESS:      28160  HIT:      28155  MISS:          5
cpu1_L1D RFO       ACCESS:      12492  HIT:      12492  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62285 instructions: 2921131 cycles: 1800000
cpu0_DTLB TOTAL     ACCESS:      31705  HIT:      31651  MISS:         54
cpu0_DTLB LOAD      ACCESS:      24907  HIT:      24853  MISS:         54
cpu0_DTLB RFO       ACCESS:       6798  HIT:       6798  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8854  HIT:       8854  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I LOAD      ACCESS:      24413  HIT:      24413  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB LOAD      ACCESS:         54  HIT:         54  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      40750  HIT:      40745  MISS:          5
cpu0_L1D LOAD      ACCESS:      28131  HIT:      28126  MISS:          5
cpu0_L1D RFO       ACCESS:      12619  HIT:      12619  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61854 instructions: 2913378 cycles: 1800000
cpu1_DTLB TOTAL     ACCESS:      30963  HIT:      30919  MISS:         44
cpu1_DTLB LOAD      ACCESS:      24248  HIT:      24205  MISS:         43
cpu1_DTLB RFO       ACCESS:       6715  HIT:       6714  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9231  HIT:       9231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I LOAD      ACCESS:      24435  HIT:      24435  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40652  HIT:      40647  MISS:          5
cpu1_L1D LOAD      ACCESS:      28160  HIT:      28155  MISS:          5
cpu1_L1D RFO       ACCESS:      12492  HIT:      12492  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.3737% MPKI: 0.427514 Average ROB Occupancy at Mispredict: 36.1817
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000342333
BRANCH_INDIRECT: 0.00445033
BRANCH_CONDITIONAL: 0.422781
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3545% MPKI: 0.431458 Average ROB Occupancy at Mispredict: 36.3986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000343244
BRANCH_INDIRECT: 0.00377569
BRANCH_CONDITIONAL: 0.427339
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61833 instructions: 3074820 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      31201  HIT:      31149  MISS:         52
cpu0_DTLB LOAD      ACCESS:      24594  HIT:      24542  MISS:         52
cpu0_DTLB RFO       ACCESS:       6607  HIT:       6607  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I LOAD      ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39932  HIT:      39932  MISS:          0
cpu0_L1D LOAD      ACCESS:      27664  HIT:      27664  MISS:          0
cpu0_L1D RFO       ACCESS:      12268  HIT:      12268  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6133 instructions: 3065262 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      30219  HIT:      30148  MISS:         71
cpu1_DTLB LOAD      ACCESS:      23554  HIT:      23483  MISS:         71
cpu1_DTLB RFO       ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I LOAD      ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39638  HIT:      39638  MISS:          0
cpu1_L1D LOAD      ACCESS:      27187  HIT:      27187  MISS:          0
cpu1_L1D RFO       ACCESS:      12451  HIT:      12451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61833 instructions: 3074820 cycles: 1900000
cpu0_DTLB TOTAL     ACCESS:      31201  HIT:      31149  MISS:         52
cpu0_DTLB LOAD      ACCESS:      24594  HIT:      24542  MISS:         52
cpu0_DTLB RFO       ACCESS:       6607  HIT:       6607  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.38462 cycles
cpu0_ITLB TOTAL     ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8804  HIT:       8804  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I LOAD      ACCESS:      23914  HIT:      23914  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39932  HIT:      39932  MISS:          0
cpu0_L1D LOAD      ACCESS:      27664  HIT:      27664  MISS:          0
cpu0_L1D RFO       ACCESS:      12268  HIT:      12268  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6133 instructions: 3065262 cycles: 1900000
cpu1_DTLB TOTAL     ACCESS:      30219  HIT:      30148  MISS:         71
cpu1_DTLB LOAD      ACCESS:      23554  HIT:      23483  MISS:         71
cpu1_DTLB RFO       ACCESS:       6665  HIT:       6665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92958 cycles
cpu1_ITLB TOTAL     ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9027  HIT:       9027  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I LOAD      ACCESS:      23673  HIT:      23673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB LOAD      ACCESS:         71  HIT:         71  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39638  HIT:      39638  MISS:          0
cpu1_L1D LOAD      ACCESS:      27187  HIT:      27187  MISS:          0
cpu1_L1D RFO       ACCESS:      12451  HIT:      12451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.1504% MPKI: 0.422733 Average ROB Occupancy at Mispredict: 33.6585
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00325222
BRANCH_CONDITIONAL: 0.419537
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.1908% MPKI: 0.415951 Average ROB Occupancy at Mispredict: 35.0902
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00456731
BRANCH_CONDITIONAL: 0.411384
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61453 instructions: 3229068 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      31422  HIT:      31331  MISS:         91
cpu0_DTLB LOAD      ACCESS:      24429  HIT:      24339  MISS:         90
cpu0_DTLB RFO       ACCESS:       6993  HIT:       6992  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I LOAD      ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         91  HIT:         91  MISS:          0
cpu0_STLB LOAD      ACCESS:         90  HIT:         90  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      40551  HIT:      40549  MISS:          2
cpu0_L1D LOAD      ACCESS:      27582  HIT:      27580  MISS:          2
cpu0_L1D RFO       ACCESS:      12969  HIT:      12969  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6095 instructions: 3218991 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      30518  HIT:      30430  MISS:         88
cpu1_DTLB LOAD      ACCESS:      23636  HIT:      23549  MISS:         87
cpu1_DTLB RFO       ACCESS:       6882  HIT:       6881  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB LOAD      ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I LOAD      ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         88  HIT:         88  MISS:          0
cpu1_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      40323  HIT:      40321  MISS:          2
cpu1_L1D LOAD      ACCESS:      27395  HIT:      27393  MISS:          2
cpu1_L1D RFO       ACCESS:      12928  HIT:      12928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61453 instructions: 3229068 cycles: 2000000
cpu0_DTLB TOTAL     ACCESS:      31422  HIT:      31331  MISS:         91
cpu0_DTLB LOAD      ACCESS:      24429  HIT:      24339  MISS:         90
cpu0_DTLB RFO       ACCESS:       6993  HIT:       6992  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.51648 cycles
cpu0_ITLB TOTAL     ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8673  HIT:       8673  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I LOAD      ACCESS:      24032  HIT:      24032  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         91  HIT:         91  MISS:          0
cpu0_STLB LOAD      ACCESS:         90  HIT:         90  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      40551  HIT:      40549  MISS:          2
cpu0_L1D LOAD      ACCESS:      27582  HIT:      27580  MISS:          2
cpu0_L1D RFO       ACCESS:      12969  HIT:      12969  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6095 instructions: 3218991 cycles: 2000000
cpu1_DTLB TOTAL     ACCESS:      30518  HIT:      30430  MISS:         88
cpu1_DTLB LOAD      ACCESS:      23636  HIT:      23549  MISS:         87
cpu1_DTLB RFO       ACCESS:       6882  HIT:       6881  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94318 cycles
cpu1_ITLB TOTAL     ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB LOAD      ACCESS:       8986  HIT:       8986  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I LOAD      ACCESS:      23894  HIT:      23894  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         88  HIT:         88  MISS:          0
cpu1_STLB LOAD      ACCESS:         87  HIT:         87  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      40323  HIT:      40321  MISS:          2
cpu1_L1D LOAD      ACCESS:      27395  HIT:      27393  MISS:          2
cpu1_L1D RFO       ACCESS:      12928  HIT:      12928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4654% MPKI: 0.371268 Average ROB Occupancy at Mispredict: 38.3786
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00557436
BRANCH_CONDITIONAL: 0.36574
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4475% MPKI: 0.372787 Average ROB Occupancy at Mispredict: 38.9508
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00559181
BRANCH_CONDITIONAL: 0.367196
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61281 instructions: 3386898 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      31905  HIT:      31842  MISS:         63
cpu0_DTLB LOAD      ACCESS:      24982  HIT:      24920  MISS:         62
cpu0_DTLB RFO       ACCESS:       6923  HIT:       6922  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I LOAD      ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu0_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41192  HIT:      41188  MISS:          4
cpu0_L1D LOAD      ACCESS:      28278  HIT:      28274  MISS:          4
cpu0_L1D RFO       ACCESS:      12914  HIT:      12914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60842 instructions: 3377677 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31140  MISS:         46
cpu1_DTLB LOAD      ACCESS:      24396  HIT:      24351  MISS:         45
cpu1_DTLB RFO       ACCESS:       6790  HIT:       6789  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I LOAD      ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41036  HIT:      41033  MISS:          3
cpu1_L1D LOAD      ACCESS:      28396  HIT:      28393  MISS:          3
cpu1_L1D RFO       ACCESS:      12640  HIT:      12640  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61281 instructions: 3386898 cycles: 2100000
cpu0_DTLB TOTAL     ACCESS:      31905  HIT:      31842  MISS:         63
cpu0_DTLB LOAD      ACCESS:      24982  HIT:      24920  MISS:         62
cpu0_DTLB RFO       ACCESS:       6923  HIT:       6922  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.46032 cycles
cpu0_ITLB TOTAL     ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8834  HIT:       8834  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I LOAD      ACCESS:      24777  HIT:      24777  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu0_STLB LOAD      ACCESS:         62  HIT:         62  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41192  HIT:      41188  MISS:          4
cpu0_L1D LOAD      ACCESS:      28278  HIT:      28274  MISS:          4
cpu0_L1D RFO       ACCESS:      12914  HIT:      12914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60842 instructions: 3377677 cycles: 2100000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31140  MISS:         46
cpu1_DTLB LOAD      ACCESS:      24396  HIT:      24351  MISS:         45
cpu1_DTLB RFO       ACCESS:       6790  HIT:       6789  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97826 cycles
cpu1_ITLB TOTAL     ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9226  HIT:       9226  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I LOAD      ACCESS:      24917  HIT:      24917  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41036  HIT:      41033  MISS:          3
cpu1_L1D LOAD      ACCESS:      28396  HIT:      28393  MISS:          3
cpu1_L1D RFO       ACCESS:      12640  HIT:      12640  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4349% MPKI: 0.365777 Average ROB Occupancy at Mispredict: 35.908
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00442883
BRANCH_CONDITIONAL: 0.361393
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.4008% MPKI: 0.372149 Average ROB Occupancy at Mispredict: 35.4368
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00296061
BRANCH_CONDITIONAL: 0.369189
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61152 instructions: 3545339 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      31955  HIT:      31924  MISS:         31
cpu0_DTLB LOAD      ACCESS:      25095  HIT:      25067  MISS:         28
cpu0_DTLB RFO       ACCESS:       6860  HIT:       6857  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I LOAD      ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      41341  HIT:      41338  MISS:          3
cpu0_L1D LOAD      ACCESS:      28453  HIT:      28450  MISS:          3
cpu0_L1D RFO       ACCESS:      12888  HIT:      12888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60728 instructions: 3536006 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31193  MISS:         40
cpu1_DTLB LOAD      ACCESS:      24172  HIT:      24135  MISS:         37
cpu1_DTLB RFO       ACCESS:       7061  HIT:       7058  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I LOAD      ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         40  HIT:         40  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      41155  HIT:      41151  MISS:          4
cpu1_L1D LOAD      ACCESS:      28115  HIT:      28111  MISS:          4
cpu1_L1D RFO       ACCESS:      13040  HIT:      13040  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61152 instructions: 3545339 cycles: 2200000
cpu0_DTLB TOTAL     ACCESS:      31955  HIT:      31924  MISS:         31
cpu0_DTLB LOAD      ACCESS:      25095  HIT:      25067  MISS:         28
cpu0_DTLB RFO       ACCESS:       6860  HIT:       6857  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45161 cycles
cpu0_ITLB TOTAL     ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8950  HIT:       8950  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I LOAD      ACCESS:      25790  HIT:      25790  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      41341  HIT:      41338  MISS:          3
cpu0_L1D LOAD      ACCESS:      28453  HIT:      28450  MISS:          3
cpu0_L1D RFO       ACCESS:      12888  HIT:      12888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60728 instructions: 3536006 cycles: 2200000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31193  MISS:         40
cpu1_DTLB LOAD      ACCESS:      24172  HIT:      24135  MISS:         37
cpu1_DTLB RFO       ACCESS:       7061  HIT:       7058  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85 cycles
cpu1_ITLB TOTAL     ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9244  HIT:       9244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I LOAD      ACCESS:      25706  HIT:      25706  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         40  HIT:         40  MISS:          0
cpu1_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      41155  HIT:      41151  MISS:          4
cpu1_L1D LOAD      ACCESS:      28115  HIT:      28111  MISS:          4
cpu1_L1D RFO       ACCESS:      13040  HIT:      13040  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.5323% MPKI: 0.346612 Average ROB Occupancy at Mispredict: 34.1701
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00253854
BRANCH_CONDITIONAL: 0.344114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.5763% MPKI: 0.342759 Average ROB Occupancy at Mispredict: 35.4868
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00339366
BRANCH_CONDITIONAL: 0.339366
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.60663 instructions: 3695246 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      30579  HIT:      30552  MISS:         27
cpu0_DTLB LOAD      ACCESS:      24178  HIT:      24153  MISS:         25
cpu0_DTLB RFO       ACCESS:       6401  HIT:       6399  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I LOAD      ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39082  HIT:      39077  MISS:          5
cpu0_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu0_L1D RFO       ACCESS:      11937  HIT:      11937  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.60178 instructions: 3684085 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      29711  HIT:      29677  MISS:         34
cpu1_DTLB LOAD      ACCESS:      23184  HIT:      23152  MISS:         32
cpu1_DTLB RFO       ACCESS:       6527  HIT:       6525  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I LOAD      ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      38575  HIT:      38570  MISS:          5
cpu1_L1D LOAD      ACCESS:      26626  HIT:      26621  MISS:          5
cpu1_L1D RFO       ACCESS:      11949  HIT:      11949  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60663 instructions: 3695246 cycles: 2300000
cpu0_DTLB TOTAL     ACCESS:      30579  HIT:      30552  MISS:         27
cpu0_DTLB LOAD      ACCESS:      24178  HIT:      24153  MISS:         25
cpu0_DTLB RFO       ACCESS:       6401  HIT:       6399  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.40741 cycles
cpu0_ITLB TOTAL     ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8801  HIT:       8801  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I LOAD      ACCESS:      24147  HIT:      24147  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39082  HIT:      39077  MISS:          5
cpu0_L1D LOAD      ACCESS:      27145  HIT:      27140  MISS:          5
cpu0_L1D RFO       ACCESS:      11937  HIT:      11937  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.60178 instructions: 3684085 cycles: 2300000
cpu1_DTLB TOTAL     ACCESS:      29711  HIT:      29677  MISS:         34
cpu1_DTLB LOAD      ACCESS:      23184  HIT:      23152  MISS:         32
cpu1_DTLB RFO       ACCESS:       6527  HIT:       6525  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91176 cycles
cpu1_ITLB TOTAL     ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9058  HIT:       9058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I LOAD      ACCESS:      23769  HIT:      23769  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      38575  HIT:      38570  MISS:          5
cpu1_L1D LOAD      ACCESS:      26626  HIT:      26621  MISS:          5
cpu1_L1D RFO       ACCESS:      11949  HIT:      11949  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.0459% MPKI: 0.35907 Average ROB Occupancy at Mispredict: 30.3534
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00162371
BRANCH_CONDITIONAL: 0.357486
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 95.9998% MPKI: 0.359926 Average ROB Occupancy at Mispredict: 30.822
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0021715
BRANCH_CONDITIONAL: 0.357755
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.60272 instructions: 3846517 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      30864  HIT:      30826  MISS:         38
cpu0_DTLB LOAD      ACCESS:      24197  HIT:      24160  MISS:         37
cpu0_DTLB RFO       ACCESS:       6667  HIT:       6666  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I LOAD      ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      39717  HIT:      39711  MISS:          6
cpu0_L1D LOAD      ACCESS:      27289  HIT:      27283  MISS:          6
cpu0_L1D RFO       ACCESS:      12428  HIT:      12428  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.59838 instructions: 3836118 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      30314  HIT:      30277  MISS:         37
cpu1_DTLB LOAD      ACCESS:      23561  HIT:      23525  MISS:         36
cpu1_DTLB RFO       ACCESS:       6753  HIT:       6752  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I LOAD      ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         36  HIT:         36  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      39670  HIT:      39666  MISS:          4
cpu1_L1D LOAD      ACCESS:      27240  HIT:      27236  MISS:          4
cpu1_L1D RFO       ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.60272 instructions: 3846517 cycles: 2400000
cpu0_DTLB TOTAL     ACCESS:      30864  HIT:      30826  MISS:         38
cpu0_DTLB LOAD      ACCESS:      24197  HIT:      24160  MISS:         37
cpu0_DTLB RFO       ACCESS:       6667  HIT:       6666  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44737 cycles
cpu0_ITLB TOTAL     ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB LOAD      ACCESS:       8740  HIT:       8740  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I LOAD      ACCESS:      24523  HIT:      24522  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 194 cycles
cpu0_STLB TOTAL     ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB LOAD      ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      39717  HIT:      39711  MISS:          6
cpu0_L1D LOAD      ACCESS:      27289  HIT:      27283  MISS:          6
cpu0_L1D RFO       ACCESS:      12428  HIT:      12428  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 41.1667 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C LOAD      ACCESS:          7  HIT:          5  MISS:          2
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.59838 instructions: 3836118 cycles: 2400000
cpu1_DTLB TOTAL     ACCESS:      30314  HIT:      30277  MISS:         37
cpu1_DTLB LOAD      ACCESS:      23561  HIT:      23525  MISS:         36
cpu1_DTLB RFO       ACCESS:       6753  HIT:       6752  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97297 cycles
cpu1_ITLB TOTAL     ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9040  HIT:       9040  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I LOAD      ACCESS:      24651  HIT:      24651  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB LOAD      ACCESS:         36  HIT:         36  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      39670  HIT:      39666  MISS:          4
cpu1_L1D LOAD      ACCESS:      27240  HIT:      27236  MISS:          4
cpu1_L1D RFO       ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.76373
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.256% MPKI: 0.329874 Average ROB Occupancy at Mispredict: 31.7762
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00259975
BRANCH_CONDITIONAL: 0.327309
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2877% MPKI: 0.330021 Average ROB Occupancy at Mispredict: 32.1991
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.0026068
BRANCH_CONDITIONAL: 0.327414
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.6036 instructions: 4008998 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      29053  HIT:      28935  MISS:        118
cpu0_DTLB LOAD      ACCESS:      16878  HIT:      16770  MISS:        108
cpu0_DTLB RFO       ACCESS:      12175  HIT:      12165  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB LOAD      ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I LOAD      ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu0_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      51459  HIT:      51374  MISS:         85
cpu0_L1D LOAD      ACCESS:      19825  HIT:      19750  MISS:         75
cpu0_L1D RFO       ACCESS:      31626  HIT:      31616  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        155  HIT:         87  MISS:         68
cpu0_L2C LOAD      ACCESS:        135  HIT:         75  MISS:         60
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.59812 instructions: 3995288 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      27421  HIT:      27302  MISS:        119
cpu1_DTLB LOAD      ACCESS:      16146  HIT:      16037  MISS:        109
cpu1_DTLB RFO       ACCESS:      11275  HIT:      11265  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB LOAD      ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I LOAD      ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        121  HIT:        113  MISS:          8
cpu1_STLB LOAD      ACCESS:        111  HIT:        104  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      49635  HIT:      49548  MISS:         87
cpu1_L1D LOAD      ACCESS:      20114  HIT:      20037  MISS:         77
cpu1_L1D RFO       ACCESS:      29513  HIT:      29503  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu1_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.6036 instructions: 4008998 cycles: 2500000
cpu0_DTLB TOTAL     ACCESS:      29053  HIT:      28935  MISS:        118
cpu0_DTLB LOAD      ACCESS:      16878  HIT:      16770  MISS:        108
cpu0_DTLB RFO       ACCESS:      12175  HIT:      12165  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.3898 cycles
cpu0_ITLB TOTAL     ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB LOAD      ACCESS:      12120  HIT:      12118  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_L1I TOTAL     ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I LOAD      ACCESS:       8597  HIT:       8537  MISS:         60
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.85 cycles
cpu0_STLB TOTAL     ACCESS:        120  HIT:        112  MISS:          8
cpu0_STLB LOAD      ACCESS:        110  HIT:        103  MISS:          7
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 186.75 cycles
cpu0_L1D TOTAL     ACCESS:      51459  HIT:      51374  MISS:         85
cpu0_L1D LOAD      ACCESS:      19825  HIT:      19750  MISS:         75
cpu0_L1D RFO       ACCESS:      31626  HIT:      31616  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 156 cycles
cpu0_L2C TOTAL     ACCESS:        155  HIT:         87  MISS:         68
cpu0_L2C LOAD      ACCESS:        135  HIT:         75  MISS:         60
cpu0_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.868 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 321.868 cycles

CPU 1 cumulative IPC: 1.59812 instructions: 3995288 cycles: 2500000
cpu1_DTLB TOTAL     ACCESS:      27421  HIT:      27302  MISS:        119
cpu1_DTLB LOAD      ACCESS:      16146  HIT:      16037  MISS:        109
cpu1_DTLB RFO       ACCESS:      11275  HIT:      11265  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.4286 cycles
cpu1_ITLB TOTAL     ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB LOAD      ACCESS:      11630  HIT:      11628  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I LOAD      ACCESS:       9221  HIT:       9159  MISS:         62
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 13.6129 cycles
cpu1_STLB TOTAL     ACCESS:        121  HIT:        113  MISS:          8
cpu1_STLB LOAD      ACCESS:        111  HIT:        104  MISS:          7
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 185 cycles
cpu1_L1D TOTAL     ACCESS:      49635  HIT:      49548  MISS:         87
cpu1_L1D LOAD      ACCESS:      20114  HIT:      20037  MISS:         77
cpu1_L1D RFO       ACCESS:      29513  HIT:      29503  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          8  HIT:          8  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 152.931 cycles
cpu1_L2C TOTAL     ACCESS:        160  HIT:         90  MISS:         70
cpu1_L2C LOAD      ACCESS:        139  HIT:         77  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.7 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 312.671 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          8  ROW_BUFFER_MISS:        130
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5471% MPKI: 0.149399 Average ROB Occupancy at Mispredict: 136.905
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000498878
BRANCH_CONDITIONAL: 0.148915
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4013% MPKI: 0.161941 Average ROB Occupancy at Mispredict: 119.369
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00050059
BRANCH_CONDITIONAL: 0.16144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.61782 instructions: 4206321 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      33824  HIT:      33816  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18217  HIT:      18210  MISS:          7
cpu0_DTLB RFO       ACCESS:      15607  HIT:      15606  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64201  HIT:      64200  MISS:          1
cpu0_L1D LOAD      ACCESS:      21945  HIT:      21944  MISS:          1
cpu0_L1D RFO       ACCESS:      42256  HIT:      42256  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.61239 instructions: 4192215 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      31807  HIT:      31799  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16671  HIT:      16664  MISS:          7
cpu1_DTLB RFO       ACCESS:      15136  HIT:      15135  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I LOAD      ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63985  HIT:      63984  MISS:          1
cpu1_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu1_L1D RFO       ACCESS:      42161  HIT:      42161  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61782 instructions: 4206321 cycles: 2600000
cpu0_DTLB TOTAL     ACCESS:      33824  HIT:      33816  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18217  HIT:      18210  MISS:          7
cpu0_DTLB RFO       ACCESS:      15607  HIT:      15606  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64201  HIT:      64200  MISS:          1
cpu0_L1D LOAD      ACCESS:      21945  HIT:      21944  MISS:          1
cpu0_L1D RFO       ACCESS:      42256  HIT:      42256  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.61239 instructions: 4192215 cycles: 2600000
cpu1_DTLB TOTAL     ACCESS:      31807  HIT:      31799  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16671  HIT:      16664  MISS:          7
cpu1_DTLB RFO       ACCESS:      15136  HIT:      15135  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14674  HIT:      14674  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I LOAD      ACCESS:       6132  HIT:       6132  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63985  HIT:      63984  MISS:          1
cpu1_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu1_L1D RFO       ACCESS:      42161  HIT:      42161  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0826% MPKI: 0.122661 Average ROB Occupancy at Mispredict: 193.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.122673
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0844% MPKI: 0.122608 Average ROB Occupancy at Mispredict: 193.932
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.122608
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 34 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.62893 instructions: 4398100 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      33211  HIT:      33187  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18023  HIT:      17999  MISS:         24
cpu0_DTLB RFO       ACCESS:      15188  HIT:      15188  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I LOAD      ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21601  MISS:          1
cpu0_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.62349 instructions: 4383411 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      31294  HIT:      31271  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16533  MISS:         23
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I LOAD      ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62363  HIT:      62362  MISS:          1
cpu1_L1D LOAD      ACCESS:      21495  HIT:      21494  MISS:          1
cpu1_L1D RFO       ACCESS:      40868  HIT:      40868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.62893 instructions: 4398100 cycles: 2700000
cpu0_DTLB TOTAL     ACCESS:      33211  HIT:      33187  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18023  HIT:      17999  MISS:         24
cpu0_DTLB RFO       ACCESS:      15188  HIT:      15188  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14297  HIT:      14297  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I LOAD      ACCESS:       7624  HIT:       7624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21601  MISS:          1
cpu0_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.62349 instructions: 4383411 cycles: 2700000
cpu1_DTLB TOTAL     ACCESS:      31294  HIT:      31271  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16533  MISS:         23
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.78261 cycles
cpu1_ITLB TOTAL     ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14146  HIT:      14146  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I LOAD      ACCESS:       6502  HIT:       6502  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62363  HIT:      62362  MISS:          1
cpu1_L1D LOAD      ACCESS:      21495  HIT:      21494  MISS:          1
cpu1_L1D RFO       ACCESS:      40868  HIT:      40868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0179% MPKI: 0.119359 Average ROB Occupancy at Mispredict: 185.023
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11937
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.021% MPKI: 0.119313 Average ROB Occupancy at Mispredict: 184.013
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.119313
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64014 instructions: 4592390 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      33366  HIT:      33343  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18082  HIT:      18060  MISS:         22
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15283  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I LOAD      ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63028  HIT:      63026  MISS:          2
cpu0_L1D LOAD      ACCESS:      21742  HIT:      21740  MISS:          2
cpu0_L1D RFO       ACCESS:      41286  HIT:      41286  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.6349 instructions: 4577723 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31467  HIT:      31448  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16644  HIT:      16626  MISS:         18
cpu1_DTLB RFO       ACCESS:      14823  HIT:      14822  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62884  HIT:      62882  MISS:          2
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21632  MISS:          2
cpu1_L1D RFO       ACCESS:      41250  HIT:      41250  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64014 instructions: 4592390 cycles: 2800000
cpu0_DTLB TOTAL     ACCESS:      33366  HIT:      33343  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18082  HIT:      18060  MISS:         22
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15283  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.43478 cycles
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I LOAD      ACCESS:       7027  HIT:       7027  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63028  HIT:      63026  MISS:          2
cpu0_L1D LOAD      ACCESS:      21742  HIT:      21740  MISS:          2
cpu0_L1D RFO       ACCESS:      41286  HIT:      41286  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.6349 instructions: 4577723 cycles: 2800000
cpu1_DTLB TOTAL     ACCESS:      31467  HIT:      31448  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16644  HIT:      16626  MISS:         18
cpu1_DTLB RFO       ACCESS:      14823  HIT:      14822  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.89474 cycles
cpu1_ITLB TOTAL     ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14701  HIT:      14701  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I LOAD      ACCESS:       5900  HIT:       5900  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62884  HIT:      62882  MISS:          2
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21632  MISS:          2
cpu1_L1D RFO       ACCESS:      41250  HIT:      41250  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9508% MPKI: 0.1191 Average ROB Occupancy at Mispredict: 186.179
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11911
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9519% MPKI: 0.119492 Average ROB Occupancy at Mispredict: 187.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.119492
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 36 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.64902 instructions: 4782145 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33072  HIT:      33042  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18043  HIT:      18017  MISS:         26
cpu0_DTLB RFO       ACCESS:      15029  HIT:      15025  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I LOAD      ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62046  HIT:      62045  MISS:          1
cpu0_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu0_L1D RFO       ACCESS:      40483  HIT:      40483  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.64362 instructions: 4766504 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31049  HIT:      31017  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16515  HIT:      16487  MISS:         28
cpu1_DTLB RFO       ACCESS:      14534  HIT:      14530  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I LOAD      ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61666  HIT:      61665  MISS:          1
cpu1_L1D LOAD      ACCESS:      21364  HIT:      21363  MISS:          1
cpu1_L1D RFO       ACCESS:      40302  HIT:      40302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.64902 instructions: 4782145 cycles: 2900000
cpu0_DTLB TOTAL     ACCESS:      33072  HIT:      33042  MISS:         30
cpu0_DTLB LOAD      ACCESS:      18043  HIT:      18017  MISS:         26
cpu0_DTLB RFO       ACCESS:      15029  HIT:      15025  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I LOAD      ACCESS:       7329  HIT:       7329  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62046  HIT:      62045  MISS:          1
cpu0_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu0_L1D RFO       ACCESS:      40483  HIT:      40483  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.64362 instructions: 4766504 cycles: 2900000
cpu1_DTLB TOTAL     ACCESS:      31049  HIT:      31017  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16515  HIT:      16487  MISS:         28
cpu1_DTLB RFO       ACCESS:      14534  HIT:      14530  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84375 cycles
cpu1_ITLB TOTAL     ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14023  HIT:      14023  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I LOAD      ACCESS:       6310  HIT:       6310  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61666  HIT:      61665  MISS:          1
cpu1_L1D LOAD      ACCESS:      21364  HIT:      21363  MISS:          1
cpu1_L1D RFO       ACCESS:      40302  HIT:      40302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9286% MPKI: 0.113956 Average ROB Occupancy at Mispredict: 176.824
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.113966
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9124% MPKI: 0.11434 Average ROB Occupancy at Mispredict: 174.719
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.11434
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65799 instructions: 4973976 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33158  HIT:      33141  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18069  HIT:      18052  MISS:         17
cpu0_DTLB RFO       ACCESS:      15089  HIT:      15089  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I LOAD      ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62262  HIT:      62261  MISS:          1
cpu0_L1D LOAD      ACCESS:      21571  HIT:      21570  MISS:          1
cpu0_L1D RFO       ACCESS:      40691  HIT:      40691  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65356 instructions: 4960691 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      31443  HIT:      31429  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16636  HIT:      16622  MISS:         14
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14807  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I LOAD      ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62889  HIT:      62888  MISS:          1
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21633  MISS:          1
cpu1_L1D RFO       ACCESS:      41255  HIT:      41255  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65799 instructions: 4973976 cycles: 3000000
cpu0_DTLB TOTAL     ACCESS:      33158  HIT:      33141  MISS:         17
cpu0_DTLB LOAD      ACCESS:      18069  HIT:      18052  MISS:         17
cpu0_DTLB RFO       ACCESS:      15089  HIT:      15089  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.41176 cycles
cpu0_ITLB TOTAL     ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14664  HIT:      14664  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I LOAD      ACCESS:       7001  HIT:       7001  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62262  HIT:      62261  MISS:          1
cpu0_L1D LOAD      ACCESS:      21571  HIT:      21570  MISS:          1
cpu0_L1D RFO       ACCESS:      40691  HIT:      40691  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.65356 instructions: 4960691 cycles: 3000000
cpu1_DTLB TOTAL     ACCESS:      31443  HIT:      31429  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16636  HIT:      16622  MISS:         14
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14807  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92857 cycles
cpu1_ITLB TOTAL     ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14761  HIT:      14761  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I LOAD      ACCESS:       5796  HIT:       5796  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62889  HIT:      62888  MISS:          1
cpu1_L1D LOAD      ACCESS:      21634  HIT:      21633  MISS:          1
cpu1_L1D RFO       ACCESS:      41255  HIT:      41255  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9379% MPKI: 0.109963 Average ROB Occupancy at Mispredict: 185.695
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.109972
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9874% MPKI: 0.108453 Average ROB Occupancy at Mispredict: 189.805
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.108453
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.66763 instructions: 5169649 cycles: 3100000
cpu0_DTLB TOTAL     ACCESS:      33527  HIT:      33516  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18138  HIT:      18127  MISS:         11
cpu0_DTLB RFO       ACCESS:      15389  HIT:      15389  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15277  HIT:      15277  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15277  HIT:      15277  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6426  HIT:       6426  MISS:          0
cpu0_L1I LOAD      ACCESS:       6426  HIT:       6426  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63177  HIT:      63175  MISS:          2
cpu0_L1D LOAD      ACCESS:      21667  HIT:      21665  MISS:          2
cpu0_L1D RFO       ACCESS:      41510  HIT:      41510  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66245 instructions: 5153581 cycles: 3100000
cpu1_DTLB TOTAL     ACCESS:      31242  HIT:      31229  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16538  HIT:      16525  MISS:         13
cpu1_DTLB RFO       ACCESS:      14704  HIT:      14704  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15062  HIT:      15062  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15062  HIT:      15062  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5359  HIT:       5359  MISS:          0
cpu1_L1I LOAD      ACCESS:       5359  HIT:       5359  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62281  HIT:      62279  MISS:          2
cpu1_L1D LOAD      ACCESS:      21449  HIT:      21447  MISS:          2
cpu1_L1D RFO       ACCESS:      40832  HIT:      40832  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66763 instructions: 5169649 cycles: 3100000
cpu0_DTLB TOTAL     ACCESS:      33527  HIT:      33516  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18138  HIT:      18127  MISS:         11
cpu0_DTLB RFO       ACCESS:      15389  HIT:      15389  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.36364 cycles
cpu0_ITLB TOTAL     ACCESS:      15277  HIT:      15277  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15277  HIT:      15277  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6426  HIT:       6426  MISS:          0
cpu0_L1I LOAD      ACCESS:       6426  HIT:       6426  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63177  HIT:      63175  MISS:          2
cpu0_L1D LOAD      ACCESS:      21667  HIT:      21665  MISS:          2
cpu0_L1D RFO       ACCESS:      41510  HIT:      41510  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.66245 instructions: 5153581 cycles: 3100000
cpu1_DTLB TOTAL     ACCESS:      31242  HIT:      31229  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16538  HIT:      16525  MISS:         13
cpu1_DTLB RFO       ACCESS:      14704  HIT:      14704  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92308 cycles
cpu1_ITLB TOTAL     ACCESS:      15062  HIT:      15062  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15062  HIT:      15062  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5359  HIT:       5359  MISS:          0
cpu1_L1I LOAD      ACCESS:       5359  HIT:       5359  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62281  HIT:      62279  MISS:          2
cpu1_L1D LOAD      ACCESS:      21449  HIT:      21447  MISS:          2
cpu1_L1D RFO       ACCESS:      40832  HIT:      40832  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0477% MPKI: 0.101353 Average ROB Occupancy at Mispredict: 205.916
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.101361
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0173% MPKI: 0.102453 Average ROB Occupancy at Mispredict: 202.862
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.102453
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67627 instructions: 5364065 cycles: 3200000
cpu0_DTLB TOTAL     ACCESS:      33355  HIT:      33339  MISS:         16
cpu0_DTLB LOAD      ACCESS:      18121  HIT:      18105  MISS:         16
cpu0_DTLB RFO       ACCESS:      15234  HIT:      15234  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15047  HIT:      15047  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15047  HIT:      15047  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6659  HIT:       6659  MISS:          0
cpu0_L1I LOAD      ACCESS:       6659  HIT:       6659  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62692  HIT:      62689  MISS:          3
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21599  MISS:          3
cpu0_L1D RFO       ACCESS:      41090  HIT:      41090  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67134 instructions: 5348304 cycles: 3200000
cpu1_DTLB TOTAL     ACCESS:      31413  HIT:      31399  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16577  MISS:         14
cpu1_DTLB RFO       ACCESS:      14822  HIT:      14822  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14937  HIT:      14937  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14937  HIT:      14937  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5526  HIT:       5526  MISS:          0
cpu1_L1I LOAD      ACCESS:       5526  HIT:       5526  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62749  HIT:      62747  MISS:          2
cpu1_L1D LOAD      ACCESS:      21515  HIT:      21513  MISS:          2
cpu1_L1D RFO       ACCESS:      41234  HIT:      41234  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67627 instructions: 5364065 cycles: 3200000
cpu0_DTLB TOTAL     ACCESS:      33355  HIT:      33339  MISS:         16
cpu0_DTLB LOAD      ACCESS:      18121  HIT:      18105  MISS:         16
cpu0_DTLB RFO       ACCESS:      15234  HIT:      15234  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4375 cycles
cpu0_ITLB TOTAL     ACCESS:      15047  HIT:      15047  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15047  HIT:      15047  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6659  HIT:       6659  MISS:          0
cpu0_L1I LOAD      ACCESS:       6659  HIT:       6659  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62692  HIT:      62689  MISS:          3
cpu0_L1D LOAD      ACCESS:      21602  HIT:      21599  MISS:          3
cpu0_L1D RFO       ACCESS:      41090  HIT:      41090  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.67134 instructions: 5348304 cycles: 3200000
cpu1_DTLB TOTAL     ACCESS:      31413  HIT:      31399  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16577  MISS:         14
cpu1_DTLB RFO       ACCESS:      14822  HIT:      14822  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14937  HIT:      14937  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14937  HIT:      14937  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5526  HIT:       5526  MISS:          0
cpu1_L1I LOAD      ACCESS:       5526  HIT:       5526  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62749  HIT:      62747  MISS:          2
cpu1_L1D LOAD      ACCESS:      21515  HIT:      21513  MISS:          2
cpu1_L1D RFO       ACCESS:      41234  HIT:      41234  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0835% MPKI: 0.0958156 Average ROB Occupancy at Mispredict: 202.412
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0958229
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.081% MPKI: 0.0959182 Average ROB Occupancy at Mispredict: 203.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0959183
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 42 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68444 instructions: 5558643 cycles: 3300000
cpu0_DTLB TOTAL     ACCESS:      33332  HIT:      33321  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18108  HIT:      18097  MISS:         11
cpu0_DTLB RFO       ACCESS:      15224  HIT:      15224  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15083  HIT:      15083  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15083  HIT:      15083  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6572  HIT:       6572  MISS:          0
cpu0_L1I LOAD      ACCESS:       6572  HIT:       6572  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62680  HIT:      62678  MISS:          2
cpu0_L1D LOAD      ACCESS:      21623  HIT:      21621  MISS:          2
cpu0_L1D RFO       ACCESS:      41057  HIT:      41057  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.67905 instructions: 5540850 cycles: 3300000
cpu1_DTLB TOTAL     ACCESS:      31239  HIT:      31226  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16590  MISS:         13
cpu1_DTLB RFO       ACCESS:      14636  HIT:      14636  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14753  HIT:      14753  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14753  HIT:      14753  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5595  HIT:       5595  MISS:          0
cpu1_L1I LOAD      ACCESS:       5595  HIT:       5595  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62079  HIT:      62076  MISS:          3
cpu1_L1D LOAD      ACCESS:      21452  HIT:      21449  MISS:          3
cpu1_L1D RFO       ACCESS:      40627  HIT:      40627  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68444 instructions: 5558643 cycles: 3300000
cpu0_DTLB TOTAL     ACCESS:      33332  HIT:      33321  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18108  HIT:      18097  MISS:         11
cpu0_DTLB RFO       ACCESS:      15224  HIT:      15224  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63636 cycles
cpu0_ITLB TOTAL     ACCESS:      15083  HIT:      15083  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15083  HIT:      15083  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6572  HIT:       6572  MISS:          0
cpu0_L1I LOAD      ACCESS:       6572  HIT:       6572  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62680  HIT:      62678  MISS:          2
cpu0_L1D LOAD      ACCESS:      21623  HIT:      21621  MISS:          2
cpu0_L1D RFO       ACCESS:      41057  HIT:      41057  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.67905 instructions: 5540850 cycles: 3300000
cpu1_DTLB TOTAL     ACCESS:      31239  HIT:      31226  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16590  MISS:         13
cpu1_DTLB RFO       ACCESS:      14636  HIT:      14636  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14753  HIT:      14753  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14753  HIT:      14753  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5595  HIT:       5595  MISS:          0
cpu1_L1I LOAD      ACCESS:       5595  HIT:       5595  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62079  HIT:      62076  MISS:          3
cpu1_L1D LOAD      ACCESS:      21452  HIT:      21449  MISS:          3
cpu1_L1D RFO       ACCESS:      40627  HIT:      40627  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.75419
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0531% MPKI: 0.0939009 Average ROB Occupancy at Mispredict: 201.389
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0939078
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0508% MPKI: 0.0938484 Average ROB Occupancy at Mispredict: 198.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0938484
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67203 instructions: 5684913 cycles: 3400000
cpu0_DTLB TOTAL     ACCESS:      20096  HIT:      19839  MISS:        257
cpu0_DTLB LOAD      ACCESS:      14107  HIT:      13885  MISS:        222
cpu0_DTLB RFO       ACCESS:       5989  HIT:       5954  MISS:         35
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10993  HIT:      10989  MISS:          4
cpu0_ITLB LOAD      ACCESS:      10993  HIT:      10989  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5448  HIT:       5432  MISS:         16
cpu0_L1I LOAD      ACCESS:       5448  HIT:       5432  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        261  HIT:        246  MISS:         15
cpu0_STLB LOAD      ACCESS:        226  HIT:        212  MISS:         14
cpu0_STLB RFO       ACCESS:         35  HIT:         34  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      28090  HIT:      27990  MISS:        100
cpu0_L1D LOAD      ACCESS:      13875  HIT:      13784  MISS:         91
cpu0_L1D RFO       ACCESS:      14200  HIT:      14192  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        133  HIT:         53  MISS:         80
cpu0_L2C LOAD      ACCESS:        107  HIT:         35  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66881 instructions: 5673956 cycles: 3400000
cpu1_DTLB TOTAL     ACCESS:      21065  HIT:      20827  MISS:        238
cpu1_DTLB LOAD      ACCESS:      14102  HIT:      13895  MISS:        207
cpu1_DTLB RFO       ACCESS:       6963  HIT:       6932  MISS:         31
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11224  HIT:      11220  MISS:          4
cpu1_ITLB LOAD      ACCESS:      11224  HIT:      11220  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5223  HIT:       5207  MISS:         16
cpu1_L1I LOAD      ACCESS:       5223  HIT:       5207  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        242  HIT:        227  MISS:         15
cpu1_STLB LOAD      ACCESS:        211  HIT:        197  MISS:         14
cpu1_STLB RFO       ACCESS:         31  HIT:         30  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      31905  HIT:      31807  MISS:         98
cpu1_L1D LOAD      ACCESS:      14630  HIT:      14541  MISS:         89
cpu1_L1D RFO       ACCESS:      17260  HIT:      17252  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        131  HIT:         51  MISS:         80
cpu1_L2C LOAD      ACCESS:        105  HIT:         33  MISS:         72
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67203 instructions: 5684913 cycles: 3400000
cpu0_DTLB TOTAL     ACCESS:      20096  HIT:      19839  MISS:        257
cpu0_DTLB LOAD      ACCESS:      14107  HIT:      13885  MISS:        222
cpu0_DTLB RFO       ACCESS:       5989  HIT:       5954  MISS:         35
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.2451 cycles
cpu0_ITLB TOTAL     ACCESS:      10993  HIT:      10989  MISS:          4
cpu0_ITLB LOAD      ACCESS:      10993  HIT:      10989  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_L1I TOTAL     ACCESS:       5448  HIT:       5432  MISS:         16
cpu0_L1I LOAD      ACCESS:       5448  HIT:       5432  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.625 cycles
cpu0_STLB TOTAL     ACCESS:        261  HIT:        246  MISS:         15
cpu0_STLB LOAD      ACCESS:        226  HIT:        212  MISS:         14
cpu0_STLB RFO       ACCESS:         35  HIT:         34  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 198.067 cycles
cpu0_L1D TOTAL     ACCESS:      28090  HIT:      27990  MISS:        100
cpu0_L1D LOAD      ACCESS:      13875  HIT:      13784  MISS:         91
cpu0_L1D RFO       ACCESS:      14200  HIT:      14192  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 173.03 cycles
cpu0_L2C TOTAL     ACCESS:        133  HIT:         53  MISS:         80
cpu0_L2C LOAD      ACCESS:        107  HIT:         35  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 202.262 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350.525 cycles

CPU 1 cumulative IPC: 1.66881 instructions: 5673956 cycles: 3400000
cpu1_DTLB TOTAL     ACCESS:      21065  HIT:      20827  MISS:        238
cpu1_DTLB LOAD      ACCESS:      14102  HIT:      13895  MISS:        207
cpu1_DTLB RFO       ACCESS:       6963  HIT:       6932  MISS:         31
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 21.3319 cycles
cpu1_ITLB TOTAL     ACCESS:      11224  HIT:      11220  MISS:          4
cpu1_ITLB LOAD      ACCESS:      11224  HIT:      11220  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       5223  HIT:       5207  MISS:         16
cpu1_L1I LOAD      ACCESS:       5223  HIT:       5207  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.8125 cycles
cpu1_STLB TOTAL     ACCESS:        242  HIT:        227  MISS:         15
cpu1_STLB LOAD      ACCESS:        211  HIT:        197  MISS:         14
cpu1_STLB RFO       ACCESS:         31  HIT:         30  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 196.667 cycles
cpu1_L1D TOTAL     ACCESS:      31905  HIT:      31807  MISS:         98
cpu1_L1D LOAD      ACCESS:      14630  HIT:      14541  MISS:         89
cpu1_L1D RFO       ACCESS:      17260  HIT:      17252  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         15  HIT:         14  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 166.867 cycles
cpu1_L2C TOTAL     ACCESS:        131  HIT:         51  MISS:         80
cpu1_L2C LOAD      ACCESS:        105  HIT:         33  MISS:         72
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 190.675 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 350.525 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          4  ROW_BUFFER_MISS:        156
 DBUS AVG_CONGESTED_CYCLE:    3.76298
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.6107% MPKI: 0.194184 Average ROB Occupancy at Mispredict: 62.4167
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.194198
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.8297% MPKI: 0.175715 Average ROB Occupancy at Mispredict: 74.4082
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.175715
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.65755 instructions: 5801428 cycles: 3500000
cpu0_DTLB TOTAL     ACCESS:      19111  HIT:      18847  MISS:        264
cpu0_DTLB LOAD      ACCESS:      13553  HIT:      13306  MISS:        247
cpu0_DTLB RFO       ACCESS:       5558  HIT:       5541  MISS:         17
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10645  HIT:      10644  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10645  HIT:      10644  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4474  HIT:       4457  MISS:         17
cpu0_L1I LOAD      ACCESS:       4474  HIT:       4457  MISS:         17
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        265  HIT:        240  MISS:         25
cpu0_STLB LOAD      ACCESS:        248  HIT:        225  MISS:         23
cpu0_STLB RFO       ACCESS:         17  HIT:         15  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      26591  HIT:      26448  MISS:        143
cpu0_L1D LOAD      ACCESS:      13487  HIT:      13358  MISS:        129
cpu0_L1D RFO       ACCESS:      13080  HIT:      13067  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        172  HIT:         54  MISS:        118
cpu0_L2C LOAD      ACCESS:        146  HIT:         36  MISS:        110
cpu0_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.65194 instructions: 5781790 cycles: 3500000
cpu1_DTLB TOTAL     ACCESS:      17518  HIT:      17234  MISS:        284
cpu1_DTLB LOAD      ACCESS:      13181  HIT:      12918  MISS:        263
cpu1_DTLB RFO       ACCESS:       4337  HIT:       4316  MISS:         21
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9811  HIT:       9810  MISS:          1
cpu1_ITLB LOAD      ACCESS:       9811  HIT:       9810  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4904  HIT:       4889  MISS:         15
cpu1_L1I LOAD      ACCESS:       4904  HIT:       4889  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        285  HIT:        260  MISS:         25
cpu1_STLB LOAD      ACCESS:        264  HIT:        241  MISS:         23
cpu1_STLB RFO       ACCESS:         21  HIT:         19  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      21981  HIT:      21836  MISS:        145
cpu1_L1D LOAD      ACCESS:      12345  HIT:      12214  MISS:        131
cpu1_L1D RFO       ACCESS:       9612  HIT:       9599  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        175  HIT:         57  MISS:        118
cpu1_L2C LOAD      ACCESS:        146  HIT:         36  MISS:        110
cpu1_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.65755 instructions: 5801428 cycles: 3500000
cpu0_DTLB TOTAL     ACCESS:      19111  HIT:      18847  MISS:        264
cpu0_DTLB LOAD      ACCESS:      13553  HIT:      13306  MISS:        247
cpu0_DTLB RFO       ACCESS:       5558  HIT:       5541  MISS:         17
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 27.8485 cycles
cpu0_ITLB TOTAL     ACCESS:      10645  HIT:      10644  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10645  HIT:      10644  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       4474  HIT:       4457  MISS:         17
cpu0_L1I LOAD      ACCESS:       4474  HIT:       4457  MISS:         17
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.9412 cycles
cpu0_STLB TOTAL     ACCESS:        265  HIT:        240  MISS:         25
cpu0_STLB LOAD      ACCESS:        248  HIT:        225  MISS:         23
cpu0_STLB RFO       ACCESS:         17  HIT:         15  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 202.36 cycles
cpu0_L1D TOTAL     ACCESS:      26591  HIT:      26448  MISS:        143
cpu0_L1D LOAD      ACCESS:      13487  HIT:      13358  MISS:        129
cpu0_L1D RFO       ACCESS:      13080  HIT:      13067  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         24  HIT:         23  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 168.797 cycles
cpu0_L2C TOTAL     ACCESS:        172  HIT:         54  MISS:        118
cpu0_L2C LOAD      ACCESS:        146  HIT:         36  MISS:        110
cpu0_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 190.822 cycles
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 343.678 cycles

CPU 1 cumulative IPC: 1.65194 instructions: 5781790 cycles: 3500000
cpu1_DTLB TOTAL     ACCESS:      17518  HIT:      17234  MISS:        284
cpu1_DTLB LOAD      ACCESS:      13181  HIT:      12918  MISS:        263
cpu1_DTLB RFO       ACCESS:       4337  HIT:       4316  MISS:         21
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 26.6796 cycles
cpu1_ITLB TOTAL     ACCESS:       9811  HIT:       9810  MISS:          1
cpu1_ITLB LOAD      ACCESS:       9811  HIT:       9810  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4904  HIT:       4889  MISS:         15
cpu1_L1I LOAD      ACCESS:       4904  HIT:       4889  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.6 cycles
cpu1_STLB TOTAL     ACCESS:        285  HIT:        260  MISS:         25
cpu1_STLB LOAD      ACCESS:        264  HIT:        241  MISS:         23
cpu1_STLB RFO       ACCESS:         21  HIT:         19  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 201.16 cycles
cpu1_L1D TOTAL     ACCESS:      21981  HIT:      21836  MISS:        145
cpu1_L1D LOAD      ACCESS:      12345  HIT:      12214  MISS:        131
cpu1_L1D RFO       ACCESS:       9612  HIT:       9599  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         24  HIT:         23  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 170.041 cycles
cpu1_L2C TOTAL     ACCESS:        175  HIT:         57  MISS:        118
cpu1_L2C LOAD      ACCESS:        146  HIT:         36  MISS:        110
cpu1_L2C RFO       ACCESS:         13  HIT:          5  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 195.127 cycles
LLC TOTAL     ACCESS:        118  HIT:          0  MISS:        118
LLC LOAD      ACCESS:        110  HIT:          0  MISS:        110
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 343.678 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          3  ROW_BUFFER_MISS:        233
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.4841% MPKI: 0.183563 Average ROB Occupancy at Mispredict: 62.6873
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000344743
BRANCH_CONDITIONAL: 0.183231
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.2621% MPKI: 0.199765 Average ROB Occupancy at Mispredict: 52.7628
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000345914
BRANCH_CONDITIONAL: 0.199419
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.66837 instructions: 6006137 cycles: 3600000
cpu0_DTLB TOTAL     ACCESS:      35900  HIT:      35877  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19518  MISS:         21
cpu0_DTLB RFO       ACCESS:      16361  HIT:      16359  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15961  HIT:      15961  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15961  HIT:      15961  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5587  HIT:       5587  MISS:          0
cpu0_L1I LOAD      ACCESS:       5587  HIT:       5587  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67974  HIT:      67965  MISS:          9
cpu0_L1D LOAD      ACCESS:      24844  HIT:      24835  MISS:          9
cpu0_L1D RFO       ACCESS:      43130  HIT:      43130  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.66313 instructions: 5987261 cycles: 3600000
cpu1_DTLB TOTAL     ACCESS:      35018  HIT:      34995  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19925  HIT:      19904  MISS:         21
cpu1_DTLB RFO       ACCESS:      15093  HIT:      15091  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16181  HIT:      16181  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16181  HIT:      16181  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4998  HIT:       4996  MISS:          2
cpu1_L1I LOAD      ACCESS:       4998  HIT:       4996  MISS:          2
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67606  HIT:      67597  MISS:          9
cpu1_L1D LOAD      ACCESS:      24287  HIT:      24278  MISS:          9
cpu1_L1D RFO       ACCESS:      43319  HIT:      43319  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         11  HIT:          8  MISS:          3
cpu1_L2C LOAD      ACCESS:         11  HIT:          8  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.66837 instructions: 6006137 cycles: 3600000
cpu0_DTLB TOTAL     ACCESS:      35900  HIT:      35877  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19518  MISS:         21
cpu0_DTLB RFO       ACCESS:      16361  HIT:      16359  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52174 cycles
cpu0_ITLB TOTAL     ACCESS:      15961  HIT:      15961  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15961  HIT:      15961  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5587  HIT:       5587  MISS:          0
cpu0_L1I LOAD      ACCESS:       5587  HIT:       5587  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67974  HIT:      67965  MISS:          9
cpu0_L1D LOAD      ACCESS:      24844  HIT:      24835  MISS:          9
cpu0_L1D RFO       ACCESS:      43130  HIT:      43130  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 71.8889 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

CPU 1 cumulative IPC: 1.66313 instructions: 5987261 cycles: 3600000
cpu1_DTLB TOTAL     ACCESS:      35018  HIT:      34995  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19925  HIT:      19904  MISS:         21
cpu1_DTLB RFO       ACCESS:      15093  HIT:      15091  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91304 cycles
cpu1_ITLB TOTAL     ACCESS:      16181  HIT:      16181  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16181  HIT:      16181  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4998  HIT:       4996  MISS:          2
cpu1_L1I LOAD      ACCESS:       4998  HIT:       4996  MISS:          2
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67606  HIT:      67597  MISS:          9
cpu1_L1D LOAD      ACCESS:      24287  HIT:      24278  MISS:          9
cpu1_L1D RFO       ACCESS:      43319  HIT:      43319  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 71.5556 cycles
cpu1_L2C TOTAL     ACCESS:         11  HIT:          8  MISS:          3
cpu1_L2C LOAD      ACCESS:         11  HIT:          8  MISS:          3
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          6
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0118% MPKI: 0.100557 Average ROB Occupancy at Mispredict: 187.233
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.100564
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9677% MPKI: 0.103553 Average ROB Occupancy at Mispredict: 187.477
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.103553
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.67983 instructions: 6215366 cycles: 3700000
cpu0_DTLB TOTAL     ACCESS:      36504  HIT:      36496  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19656  HIT:      19649  MISS:          7
cpu0_DTLB RFO       ACCESS:      16848  HIT:      16847  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15699  HIT:      15699  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15699  HIT:      15699  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6495  HIT:       6495  MISS:          0
cpu0_L1I LOAD      ACCESS:       6495  HIT:       6495  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      69735  HIT:      69731  MISS:          4
cpu0_L1D LOAD      ACCESS:      25480  HIT:      25476  MISS:          4
cpu0_L1D RFO       ACCESS:      44255  HIT:      44255  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.67547 instructions: 6199250 cycles: 3700000
cpu1_DTLB TOTAL     ACCESS:      35695  HIT:      35687  MISS:          8
cpu1_DTLB LOAD      ACCESS:      20251  HIT:      20244  MISS:          7
cpu1_DTLB RFO       ACCESS:      15444  HIT:      15443  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6144  HIT:       6144  MISS:          0
cpu1_L1I LOAD      ACCESS:       6144  HIT:       6144  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      69827  HIT:      69824  MISS:          3
cpu1_L1D LOAD      ACCESS:      25034  HIT:      25031  MISS:          3
cpu1_L1D RFO       ACCESS:      44793  HIT:      44793  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67983 instructions: 6215366 cycles: 3700000
cpu0_DTLB TOTAL     ACCESS:      36504  HIT:      36496  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19656  HIT:      19649  MISS:          7
cpu0_DTLB RFO       ACCESS:      16848  HIT:      16847  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_ITLB TOTAL     ACCESS:      15699  HIT:      15699  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15699  HIT:      15699  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6495  HIT:       6495  MISS:          0
cpu0_L1I LOAD      ACCESS:       6495  HIT:       6495  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      69735  HIT:      69731  MISS:          4
cpu0_L1D LOAD      ACCESS:      25480  HIT:      25476  MISS:          4
cpu0_L1D RFO       ACCESS:      44255  HIT:      44255  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.67547 instructions: 6199250 cycles: 3700000
cpu1_DTLB TOTAL     ACCESS:      35695  HIT:      35687  MISS:          8
cpu1_DTLB LOAD      ACCESS:      20251  HIT:      20244  MISS:          7
cpu1_DTLB RFO       ACCESS:      15444  HIT:      15443  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9.125 cycles
cpu1_ITLB TOTAL     ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15876  HIT:      15876  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6144  HIT:       6144  MISS:          0
cpu1_L1I LOAD      ACCESS:       6144  HIT:       6144  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      69827  HIT:      69824  MISS:          3
cpu1_L1D LOAD      ACCESS:      25034  HIT:      25031  MISS:          3
cpu1_L1D RFO       ACCESS:      44793  HIT:      44793  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1017% MPKI: 0.0947589 Average ROB Occupancy at Mispredict: 183.336
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0947651
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1161% MPKI: 0.0956567 Average ROB Occupancy at Mispredict: 184.919
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0956567
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 47 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.68829 instructions: 6415488 cycles: 3800000
cpu0_DTLB TOTAL     ACCESS:      35433  HIT:      35378  MISS:         55
cpu0_DTLB LOAD      ACCESS:      19454  HIT:      19406  MISS:         48
cpu0_DTLB RFO       ACCESS:      15979  HIT:      15972  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15643  HIT:      15643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15643  HIT:      15643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5734  HIT:       5734  MISS:          0
cpu0_L1I LOAD      ACCESS:       5734  HIT:       5734  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66569  HIT:      66567  MISS:          2
cpu0_L1D LOAD      ACCESS:      24523  HIT:      24521  MISS:          2
cpu0_L1D RFO       ACCESS:      42046  HIT:      42046  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.68451 instructions: 6401142 cycles: 3800000
cpu1_DTLB TOTAL     ACCESS:      34588  HIT:      34533  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19743  HIT:      19695  MISS:         48
cpu1_DTLB RFO       ACCESS:      14845  HIT:      14838  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15596  HIT:      15596  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15596  HIT:      15596  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5516  HIT:       5516  MISS:          0
cpu1_L1I LOAD      ACCESS:       5516  HIT:       5516  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66618  HIT:      66615  MISS:          3
cpu1_L1D LOAD      ACCESS:      24168  HIT:      24165  MISS:          3
cpu1_L1D RFO       ACCESS:      42450  HIT:      42450  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.68829 instructions: 6415488 cycles: 3800000
cpu0_DTLB TOTAL     ACCESS:      35433  HIT:      35378  MISS:         55
cpu0_DTLB LOAD      ACCESS:      19454  HIT:      19406  MISS:         48
cpu0_DTLB RFO       ACCESS:      15979  HIT:      15972  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15643  HIT:      15643  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15643  HIT:      15643  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5734  HIT:       5734  MISS:          0
cpu0_L1I LOAD      ACCESS:       5734  HIT:       5734  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu0_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66569  HIT:      66567  MISS:          2
cpu0_L1D LOAD      ACCESS:      24523  HIT:      24521  MISS:          2
cpu0_L1D RFO       ACCESS:      42046  HIT:      42046  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.68451 instructions: 6401142 cycles: 3800000
cpu1_DTLB TOTAL     ACCESS:      34588  HIT:      34533  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19743  HIT:      19695  MISS:         48
cpu1_DTLB RFO       ACCESS:      14845  HIT:      14838  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9.01818 cycles
cpu1_ITLB TOTAL     ACCESS:      15596  HIT:      15596  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15596  HIT:      15596  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5516  HIT:       5516  MISS:          0
cpu1_L1I LOAD      ACCESS:       5516  HIT:       5516  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         48  HIT:         48  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66618  HIT:      66615  MISS:          3
cpu1_L1D LOAD      ACCESS:      24168  HIT:      24165  MISS:          3
cpu1_L1D RFO       ACCESS:      42450  HIT:      42450  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9547% MPKI: 0.0958557 Average ROB Occupancy at Mispredict: 179.239
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0958618
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9504% MPKI: 0.0968577 Average ROB Occupancy at Mispredict: 178.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0968577
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.69677 instructions: 6617395 cycles: 3900000
cpu0_DTLB TOTAL     ACCESS:      35529  HIT:      35495  MISS:         34
cpu0_DTLB LOAD      ACCESS:      19413  HIT:      19385  MISS:         28
cpu0_DTLB RFO       ACCESS:      16116  HIT:      16110  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16045  HIT:      16045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16045  HIT:      16045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I LOAD      ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66988  HIT:      66986  MISS:          2
cpu0_L1D LOAD      ACCESS:      24615  HIT:      24613  MISS:          2
cpu0_L1D RFO       ACCESS:      42373  HIT:      42373  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.69355 instructions: 6604843 cycles: 3900000
cpu1_DTLB TOTAL     ACCESS:      34765  HIT:      34731  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19840  HIT:      19812  MISS:         28
cpu1_DTLB RFO       ACCESS:      14925  HIT:      14919  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16056  HIT:      16056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16056  HIT:      16056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4941  HIT:       4941  MISS:          0
cpu1_L1I LOAD      ACCESS:       4941  HIT:       4941  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66965  HIT:      66963  MISS:          2
cpu1_L1D LOAD      ACCESS:      24250  HIT:      24248  MISS:          2
cpu1_L1D RFO       ACCESS:      42715  HIT:      42715  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.69677 instructions: 6617395 cycles: 3900000
cpu0_DTLB TOTAL     ACCESS:      35529  HIT:      35495  MISS:         34
cpu0_DTLB LOAD      ACCESS:      19413  HIT:      19385  MISS:         28
cpu0_DTLB RFO       ACCESS:      16116  HIT:      16110  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47059 cycles
cpu0_ITLB TOTAL     ACCESS:      16045  HIT:      16045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16045  HIT:      16045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I LOAD      ACCESS:       5146  HIT:       5146  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66988  HIT:      66986  MISS:          2
cpu0_L1D LOAD      ACCESS:      24615  HIT:      24613  MISS:          2
cpu0_L1D RFO       ACCESS:      42373  HIT:      42373  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 103 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

CPU 1 cumulative IPC: 1.69355 instructions: 6604843 cycles: 3900000
cpu1_DTLB TOTAL     ACCESS:      34765  HIT:      34731  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19840  HIT:      19812  MISS:         28
cpu1_DTLB RFO       ACCESS:      14925  HIT:      14919  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      16056  HIT:      16056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16056  HIT:      16056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4941  HIT:       4941  MISS:          0
cpu1_L1I LOAD      ACCESS:       4941  HIT:       4941  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         28  HIT:         28  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66965  HIT:      66963  MISS:          2
cpu1_L1D LOAD      ACCESS:      24250  HIT:      24248  MISS:          2
cpu1_L1D RFO       ACCESS:      42715  HIT:      42715  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 102 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8954% MPKI: 0.0958022 Average ROB Occupancy at Mispredict: 180.325
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0958081
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.893% MPKI: 0.09705 Average ROB Occupancy at Mispredict: 179.097
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09705
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 50 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.70548 instructions: 6821906 cycles: 4000000
cpu0_DTLB TOTAL     ACCESS:      35895  HIT:      35853  MISS:         42
cpu0_DTLB LOAD      ACCESS:      19457  HIT:      19419  MISS:         38
cpu0_DTLB RFO       ACCESS:      16438  HIT:      16434  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7086  HIT:       7086  MISS:          0
cpu0_L1I LOAD      ACCESS:       7086  HIT:       7086  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu0_STLB LOAD      ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68159  HIT:      68159  MISS:          0
cpu0_L1D LOAD      ACCESS:      25052  HIT:      25052  MISS:          0
cpu0_L1D RFO       ACCESS:      43107  HIT:      43107  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.70313 instructions: 6812538 cycles: 4000000
cpu1_DTLB TOTAL     ACCESS:      35287  HIT:      35248  MISS:         39
cpu1_DTLB LOAD      ACCESS:      20063  HIT:      20028  MISS:         35
cpu1_DTLB RFO       ACCESS:      15224  HIT:      15220  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15216  HIT:      15216  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15216  HIT:      15216  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6671  HIT:       6671  MISS:          0
cpu1_L1I LOAD      ACCESS:       6671  HIT:       6671  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68461  HIT:      68461  MISS:          0
cpu1_L1D LOAD      ACCESS:      24649  HIT:      24649  MISS:          0
cpu1_L1D RFO       ACCESS:      43812  HIT:      43812  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.70548 instructions: 6821906 cycles: 4000000
cpu0_DTLB TOTAL     ACCESS:      35895  HIT:      35853  MISS:         42
cpu0_DTLB LOAD      ACCESS:      19457  HIT:      19419  MISS:         38
cpu0_DTLB RFO       ACCESS:      16438  HIT:      16434  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52381 cycles
cpu0_ITLB TOTAL     ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7086  HIT:       7086  MISS:          0
cpu0_L1I LOAD      ACCESS:       7086  HIT:       7086  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         42  HIT:         42  MISS:          0
cpu0_STLB LOAD      ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68159  HIT:      68159  MISS:          0
cpu0_L1D LOAD      ACCESS:      25052  HIT:      25052  MISS:          0
cpu0_L1D RFO       ACCESS:      43107  HIT:      43107  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.70313 instructions: 6812538 cycles: 4000000
cpu1_DTLB TOTAL     ACCESS:      35287  HIT:      35248  MISS:         39
cpu1_DTLB LOAD      ACCESS:      20063  HIT:      20028  MISS:         35
cpu1_DTLB RFO       ACCESS:      15224  HIT:      15220  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      15216  HIT:      15216  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15216  HIT:      15216  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6671  HIT:       6671  MISS:          0
cpu1_L1I LOAD      ACCESS:       6671  HIT:       6671  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68461  HIT:      68461  MISS:          0
cpu1_L1D LOAD      ACCESS:      24649  HIT:      24649  MISS:          0
cpu1_L1D RFO       ACCESS:      43812  HIT:      43812  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0997% MPKI: 0.0850151 Average ROB Occupancy at Mispredict: 175.576
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0850202
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1139% MPKI: 0.0857243 Average ROB Occupancy at Mispredict: 177.812
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0857243
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 51 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71328 instructions: 7024464 cycles: 4100000
cpu0_DTLB TOTAL     ACCESS:      35687  HIT:      35652  MISS:         35
cpu0_DTLB LOAD      ACCESS:      19449  HIT:      19418  MISS:         31
cpu0_DTLB RFO       ACCESS:      16238  HIT:      16234  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15497  HIT:      15497  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15497  HIT:      15497  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6125  HIT:       6125  MISS:          0
cpu0_L1I LOAD      ACCESS:       6125  HIT:       6125  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67430  HIT:      67428  MISS:          2
cpu0_L1D LOAD      ACCESS:      24857  HIT:      24855  MISS:          2
cpu0_L1D RFO       ACCESS:      42573  HIT:      42573  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7117 instructions: 7017977 cycles: 4100000
cpu1_DTLB TOTAL     ACCESS:      34980  HIT:      34951  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19964  HIT:      19938  MISS:         26
cpu1_DTLB RFO       ACCESS:      15016  HIT:      15013  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15552  HIT:      15552  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15552  HIT:      15552  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5901  HIT:       5901  MISS:          0
cpu1_L1I LOAD      ACCESS:       5901  HIT:       5901  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67600  HIT:      67599  MISS:          1
cpu1_L1D LOAD      ACCESS:      24435  HIT:      24434  MISS:          1
cpu1_L1D RFO       ACCESS:      43165  HIT:      43165  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71328 instructions: 7024464 cycles: 4100000
cpu0_DTLB TOTAL     ACCESS:      35687  HIT:      35652  MISS:         35
cpu0_DTLB LOAD      ACCESS:      19449  HIT:      19418  MISS:         31
cpu0_DTLB RFO       ACCESS:      16238  HIT:      16234  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu0_ITLB TOTAL     ACCESS:      15497  HIT:      15497  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15497  HIT:      15497  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6125  HIT:       6125  MISS:          0
cpu0_L1I LOAD      ACCESS:       6125  HIT:       6125  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67430  HIT:      67428  MISS:          2
cpu0_L1D LOAD      ACCESS:      24857  HIT:      24855  MISS:          2
cpu0_L1D RFO       ACCESS:      42573  HIT:      42573  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7117 instructions: 7017977 cycles: 4100000
cpu1_DTLB TOTAL     ACCESS:      34980  HIT:      34951  MISS:         29
cpu1_DTLB LOAD      ACCESS:      19964  HIT:      19938  MISS:         26
cpu1_DTLB RFO       ACCESS:      15016  HIT:      15013  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96552 cycles
cpu1_ITLB TOTAL     ACCESS:      15552  HIT:      15552  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15552  HIT:      15552  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5901  HIT:       5901  MISS:          0
cpu1_L1I LOAD      ACCESS:       5901  HIT:       5901  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67600  HIT:      67599  MISS:          1
cpu1_L1D LOAD      ACCESS:      24435  HIT:      24434  MISS:          1
cpu1_L1D RFO       ACCESS:      43165  HIT:      43165  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0103% MPKI: 0.0858379 Average ROB Occupancy at Mispredict: 180.28
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0858428
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0383% MPKI: 0.0859222 Average ROB Occupancy at Mispredict: 180.519
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0859222
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 53 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.71934 instructions: 7221212 cycles: 4200000
cpu0_DTLB TOTAL     ACCESS:      35077  HIT:      35031  MISS:         46
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19447  MISS:         43
cpu0_DTLB RFO       ACCESS:      15587  HIT:      15584  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16838  HIT:      16838  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16838  HIT:      16838  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3693  HIT:       3693  MISS:          0
cpu0_L1I LOAD      ACCESS:       3693  HIT:       3693  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64959  HIT:      64954  MISS:          5
cpu0_L1D LOAD      ACCESS:      23801  HIT:      23796  MISS:          5
cpu0_L1D RFO       ACCESS:      41158  HIT:      41158  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.71758 instructions: 7213816 cycles: 4200000
cpu1_DTLB TOTAL     ACCESS:      33906  HIT:      33851  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19409  HIT:      19358  MISS:         51
cpu1_DTLB RFO       ACCESS:      14497  HIT:      14493  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16746  HIT:      16746  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16746  HIT:      16746  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3500  HIT:       3500  MISS:          0
cpu1_L1I LOAD      ACCESS:       3500  HIT:       3500  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64403  HIT:      64397  MISS:          6
cpu1_L1D LOAD      ACCESS:      23457  HIT:      23451  MISS:          6
cpu1_L1D RFO       ACCESS:      40946  HIT:      40946  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.71934 instructions: 7221212 cycles: 4200000
cpu0_DTLB TOTAL     ACCESS:      35077  HIT:      35031  MISS:         46
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19447  MISS:         43
cpu0_DTLB RFO       ACCESS:      15587  HIT:      15584  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.3913 cycles
cpu0_ITLB TOTAL     ACCESS:      16838  HIT:      16838  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16838  HIT:      16838  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3693  HIT:       3693  MISS:          0
cpu0_L1I LOAD      ACCESS:       3693  HIT:       3693  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         43  HIT:         43  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64959  HIT:      64954  MISS:          5
cpu0_L1D LOAD      ACCESS:      23801  HIT:      23796  MISS:          5
cpu0_L1D RFO       ACCESS:      41158  HIT:      41158  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.71758 instructions: 7213816 cycles: 4200000
cpu1_DTLB TOTAL     ACCESS:      33906  HIT:      33851  MISS:         55
cpu1_DTLB LOAD      ACCESS:      19409  HIT:      19358  MISS:         51
cpu1_DTLB RFO       ACCESS:      14497  HIT:      14493  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94545 cycles
cpu1_ITLB TOTAL     ACCESS:      16746  HIT:      16746  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16746  HIT:      16746  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3500  HIT:       3500  MISS:          0
cpu1_L1I LOAD      ACCESS:       3500  HIT:       3500  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         55  HIT:         55  MISS:          0
cpu1_STLB LOAD      ACCESS:         51  HIT:         51  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64403  HIT:      64397  MISS:          6
cpu1_L1D LOAD      ACCESS:      23457  HIT:      23451  MISS:          6
cpu1_L1D RFO       ACCESS:      40946  HIT:      40946  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.721% MPKI: 0.0929154 Average ROB Occupancy at Mispredict: 190.286
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0929207
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6765% MPKI: 0.0944022 Average ROB Occupancy at Mispredict: 188.327
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0944022
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 54 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7271 instructions: 7426532 cycles: 4300000
cpu0_DTLB TOTAL     ACCESS:      36232  HIT:      36220  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19906  HIT:      19894  MISS:         12
cpu0_DTLB RFO       ACCESS:      16326  HIT:      16326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17126  HIT:      17126  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17126  HIT:      17126  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3947  HIT:       3947  MISS:          0
cpu0_L1I LOAD      ACCESS:       3947  HIT:       3947  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67951  HIT:      67946  MISS:          5
cpu0_L1D LOAD      ACCESS:      24308  HIT:      24303  MISS:          5
cpu0_L1D RFO       ACCESS:      43643  HIT:      43643  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7255 instructions: 7419670 cycles: 4300000
cpu1_DTLB TOTAL     ACCESS:      35199  HIT:      35187  MISS:         12
cpu1_DTLB LOAD      ACCESS:      19877  HIT:      19865  MISS:         12
cpu1_DTLB RFO       ACCESS:      15322  HIT:      15322  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17161  HIT:      17161  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17161  HIT:      17161  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3821  HIT:       3821  MISS:          0
cpu1_L1I LOAD      ACCESS:       3821  HIT:       3821  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67827  HIT:      67822  MISS:          5
cpu1_L1D LOAD      ACCESS:      24019  HIT:      24014  MISS:          5
cpu1_L1D RFO       ACCESS:      43808  HIT:      43808  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7271 instructions: 7426532 cycles: 4300000
cpu0_DTLB TOTAL     ACCESS:      36232  HIT:      36220  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19906  HIT:      19894  MISS:         12
cpu0_DTLB RFO       ACCESS:      16326  HIT:      16326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_ITLB TOTAL     ACCESS:      17126  HIT:      17126  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17126  HIT:      17126  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3947  HIT:       3947  MISS:          0
cpu0_L1I LOAD      ACCESS:       3947  HIT:       3947  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67951  HIT:      67946  MISS:          5
cpu0_L1D LOAD      ACCESS:      24308  HIT:      24303  MISS:          5
cpu0_L1D RFO       ACCESS:      43643  HIT:      43643  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.2 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7255 instructions: 7419670 cycles: 4300000
cpu1_DTLB TOTAL     ACCESS:      35199  HIT:      35187  MISS:         12
cpu1_DTLB LOAD      ACCESS:      19877  HIT:      19865  MISS:         12
cpu1_DTLB RFO       ACCESS:      15322  HIT:      15322  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      17161  HIT:      17161  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17161  HIT:      17161  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3821  HIT:       3821  MISS:          0
cpu1_L1I LOAD      ACCESS:       3821  HIT:       3821  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67827  HIT:      67822  MISS:          5
cpu1_L1D LOAD      ACCESS:      24019  HIT:      24014  MISS:          5
cpu1_L1D RFO       ACCESS:      43808  HIT:      43808  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.003% MPKI: 0.0810563 Average ROB Occupancy at Mispredict: 207.262
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0810607
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0095% MPKI: 0.0812704 Average ROB Occupancy at Mispredict: 208.279
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0812705
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73382 instructions: 7628798 cycles: 4400000
cpu0_DTLB TOTAL     ACCESS:      35797  HIT:      35774  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19823  HIT:      19800  MISS:         23
cpu0_DTLB RFO       ACCESS:      15974  HIT:      15974  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17271  HIT:      17271  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17271  HIT:      17271  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3499  HIT:       3499  MISS:          0
cpu0_L1I LOAD      ACCESS:       3499  HIT:       3499  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66719  HIT:      66714  MISS:          5
cpu0_L1D LOAD      ACCESS:      24125  HIT:      24120  MISS:          5
cpu0_L1D RFO       ACCESS:      42594  HIT:      42594  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.73242 instructions: 7622662 cycles: 4400000
cpu1_DTLB TOTAL     ACCESS:      34839  HIT:      34816  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19823  HIT:      19800  MISS:         23
cpu1_DTLB RFO       ACCESS:      15016  HIT:      15016  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17286  HIT:      17286  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17286  HIT:      17286  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3424  HIT:       3423  MISS:          1
cpu1_L1I LOAD      ACCESS:       3424  HIT:       3423  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66522  HIT:      66517  MISS:          5
cpu1_L1D LOAD      ACCESS:      23840  HIT:      23835  MISS:          5
cpu1_L1D RFO       ACCESS:      42682  HIT:      42682  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73382 instructions: 7628798 cycles: 4400000
cpu0_DTLB TOTAL     ACCESS:      35797  HIT:      35774  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19823  HIT:      19800  MISS:         23
cpu0_DTLB RFO       ACCESS:      15974  HIT:      15974  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.78261 cycles
cpu0_ITLB TOTAL     ACCESS:      17271  HIT:      17271  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17271  HIT:      17271  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3499  HIT:       3499  MISS:          0
cpu0_L1I LOAD      ACCESS:       3499  HIT:       3499  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66719  HIT:      66714  MISS:          5
cpu0_L1D LOAD      ACCESS:      24125  HIT:      24120  MISS:          5
cpu0_L1D RFO       ACCESS:      42594  HIT:      42594  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73242 instructions: 7622662 cycles: 4400000
cpu1_DTLB TOTAL     ACCESS:      34839  HIT:      34816  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19823  HIT:      19800  MISS:         23
cpu1_DTLB RFO       ACCESS:      15016  HIT:      15016  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.82609 cycles
cpu1_ITLB TOTAL     ACCESS:      17286  HIT:      17286  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17286  HIT:      17286  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3424  HIT:       3423  MISS:          1
cpu1_L1I LOAD      ACCESS:       3424  HIT:       3423  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66522  HIT:      66517  MISS:          5
cpu1_L1D LOAD      ACCESS:      23840  HIT:      23835  MISS:          5
cpu1_L1D RFO       ACCESS:      42682  HIT:      42682  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9197% MPKI: 0.0817909 Average ROB Occupancy at Mispredict: 204.771
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0817953
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9153% MPKI: 0.0822547 Average ROB Occupancy at Mispredict: 206.062
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0822547
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73927 instructions: 7826700 cycles: 4500000
cpu0_DTLB TOTAL     ACCESS:      35276  HIT:      35245  MISS:         31
cpu0_DTLB LOAD      ACCESS:      19597  HIT:      19566  MISS:         31
cpu0_DTLB RFO       ACCESS:      15679  HIT:      15679  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16771  HIT:      16771  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16771  HIT:      16771  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3789  HIT:       3789  MISS:          0
cpu0_L1I LOAD      ACCESS:       3789  HIT:       3789  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65472  HIT:      65467  MISS:          5
cpu0_L1D LOAD      ACCESS:      23872  HIT:      23867  MISS:          5
cpu0_L1D RFO       ACCESS:      41600  HIT:      41600  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.73813 instructions: 7821595 cycles: 4500000
cpu1_DTLB TOTAL     ACCESS:      34355  HIT:      34324  MISS:         31
cpu1_DTLB LOAD      ACCESS:      19613  HIT:      19582  MISS:         31
cpu1_DTLB RFO       ACCESS:      14742  HIT:      14742  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16693  HIT:      16693  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16693  HIT:      16693  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3794  HIT:       3794  MISS:          0
cpu1_L1I LOAD      ACCESS:       3794  HIT:       3794  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65374  HIT:      65369  MISS:          5
cpu1_L1D LOAD      ACCESS:      23566  HIT:      23561  MISS:          5
cpu1_L1D RFO       ACCESS:      41808  HIT:      41808  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73927 instructions: 7826700 cycles: 4500000
cpu0_DTLB TOTAL     ACCESS:      35276  HIT:      35245  MISS:         31
cpu0_DTLB LOAD      ACCESS:      19597  HIT:      19566  MISS:         31
cpu0_DTLB RFO       ACCESS:      15679  HIT:      15679  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.58065 cycles
cpu0_ITLB TOTAL     ACCESS:      16771  HIT:      16771  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16771  HIT:      16771  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3789  HIT:       3789  MISS:          0
cpu0_L1I LOAD      ACCESS:       3789  HIT:       3789  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65472  HIT:      65467  MISS:          5
cpu0_L1D LOAD      ACCESS:      23872  HIT:      23867  MISS:          5
cpu0_L1D RFO       ACCESS:      41600  HIT:      41600  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73813 instructions: 7821595 cycles: 4500000
cpu1_DTLB TOTAL     ACCESS:      34355  HIT:      34324  MISS:         31
cpu1_DTLB LOAD      ACCESS:      19613  HIT:      19582  MISS:         31
cpu1_DTLB RFO       ACCESS:      14742  HIT:      14742  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90323 cycles
cpu1_ITLB TOTAL     ACCESS:      16693  HIT:      16693  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16693  HIT:      16693  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3794  HIT:       3794  MISS:          0
cpu1_L1I LOAD      ACCESS:       3794  HIT:       3794  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB LOAD      ACCESS:         31  HIT:         31  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65374  HIT:      65369  MISS:          5
cpu1_L1D LOAD      ACCESS:      23566  HIT:      23561  MISS:          5
cpu1_L1D RFO       ACCESS:      41808  HIT:      41808  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.76794
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8102% MPKI: 0.0824059 Average ROB Occupancy at Mispredict: 194.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0824102
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8339% MPKI: 0.0819526 Average ROB Occupancy at Mispredict: 195.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0819526
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 58 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.72955 instructions: 7955925 cycles: 4600000
cpu0_DTLB TOTAL     ACCESS:      19116  HIT:      18866  MISS:        250
cpu0_DTLB LOAD      ACCESS:      14603  HIT:      14387  MISS:        216
cpu0_DTLB RFO       ACCESS:       4513  HIT:       4479  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11466  HIT:      11462  MISS:          4
cpu0_ITLB LOAD      ACCESS:      11466  HIT:      11462  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5373  HIT:       5357  MISS:         16
cpu0_L1I LOAD      ACCESS:       5373  HIT:       5357  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu0_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      23114  HIT:      23024  MISS:         90
cpu0_L1D LOAD      ACCESS:      13369  HIT:      13287  MISS:         82
cpu0_L1D RFO       ACCESS:       9738  HIT:       9730  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu0_L2C LOAD      ACCESS:         98  HIT:         36  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.72892 instructions: 7953029 cycles: 4600000
cpu1_DTLB TOTAL     ACCESS:      19868  HIT:      19618  MISS:        250
cpu1_DTLB LOAD      ACCESS:      15026  HIT:      14810  MISS:        216
cpu1_DTLB RFO       ACCESS:       4842  HIT:       4808  MISS:         34
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11528  HIT:      11524  MISS:          4
cpu1_ITLB LOAD      ACCESS:      11528  HIT:      11524  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5417  HIT:       5400  MISS:         17
cpu1_L1I LOAD      ACCESS:       5417  HIT:       5400  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu1_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu1_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      24411  HIT:      24321  MISS:         90
cpu1_L1D LOAD      ACCESS:      13642  HIT:      13560  MISS:         82
cpu1_L1D RFO       ACCESS:      10762  HIT:      10754  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        115  HIT:         45  MISS:         70
cpu1_L2C LOAD      ACCESS:         99  HIT:         37  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72955 instructions: 7955925 cycles: 4600000
cpu0_DTLB TOTAL     ACCESS:      19116  HIT:      18866  MISS:        250
cpu0_DTLB LOAD      ACCESS:      14603  HIT:      14387  MISS:        216
cpu0_DTLB RFO       ACCESS:       4513  HIT:       4479  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.44 cycles
cpu0_ITLB TOTAL     ACCESS:      11466  HIT:      11462  MISS:          4
cpu0_ITLB LOAD      ACCESS:      11466  HIT:      11462  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_L1I TOTAL     ACCESS:       5373  HIT:       5357  MISS:         16
cpu0_L1I LOAD      ACCESS:       5373  HIT:       5357  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5625 cycles
cpu0_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu0_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.857 cycles
cpu0_L1D TOTAL     ACCESS:      23114  HIT:      23024  MISS:         90
cpu0_L1D LOAD      ACCESS:      13369  HIT:      13287  MISS:         82
cpu0_L1D RFO       ACCESS:       9738  HIT:       9730  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 164.411 cycles
cpu0_L2C TOTAL     ACCESS:        113  HIT:         43  MISS:         70
cpu0_L2C LOAD      ACCESS:         98  HIT:         36  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 196.886 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 351.4 cycles

CPU 1 cumulative IPC: 1.72892 instructions: 7953029 cycles: 4600000
cpu1_DTLB TOTAL     ACCESS:      19868  HIT:      19618  MISS:        250
cpu1_DTLB LOAD      ACCESS:      15026  HIT:      14810  MISS:        216
cpu1_DTLB RFO       ACCESS:       4842  HIT:       4808  MISS:         34
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.76 cycles
cpu1_ITLB TOTAL     ACCESS:      11528  HIT:      11524  MISS:          4
cpu1_ITLB LOAD      ACCESS:      11528  HIT:      11524  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       5417  HIT:       5400  MISS:         17
cpu1_L1I LOAD      ACCESS:       5417  HIT:       5400  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4118 cycles
cpu1_STLB TOTAL     ACCESS:        254  HIT:        247  MISS:          7
cpu1_STLB LOAD      ACCESS:        220  HIT:        213  MISS:          7
cpu1_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.857 cycles
cpu1_L1D TOTAL     ACCESS:      24411  HIT:      24321  MISS:         90
cpu1_L1D LOAD      ACCESS:      13642  HIT:      13560  MISS:         82
cpu1_L1D RFO       ACCESS:      10762  HIT:      10754  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 164.356 cycles
cpu1_L2C TOTAL     ACCESS:        115  HIT:         45  MISS:         70
cpu1_L2C LOAD      ACCESS:         99  HIT:         37  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 196.843 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 351.4 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:        134
 DBUS AVG_CONGESTED_CYCLE:     3.7754
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.0884% MPKI: 0.143156 Average ROB Occupancy at Mispredict: 58.266
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.142912
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000251385
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.155% MPKI: 0.138941 Average ROB Occupancy at Mispredict: 62.6063
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.138689
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.000251477
BRANCH_RETURN: 0

(Simulation time: 0 hr 0 min 59 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7251 instructions: 8107967 cycles: 4700000
cpu0_DTLB TOTAL     ACCESS:      26220  HIT:      26098  MISS:        122
cpu0_DTLB LOAD      ACCESS:      15166  HIT:      15052  MISS:        114
cpu0_DTLB RFO       ACCESS:      11054  HIT:      11046  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12168  HIT:      12167  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12168  HIT:      12167  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5791  HIT:       5781  MISS:         10
cpu0_L1I LOAD      ACCESS:       5791  HIT:       5781  MISS:         10
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu0_STLB LOAD      ACCESS:        115  HIT:        108  MISS:          7
cpu0_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      46269  HIT:      46190  MISS:         79
cpu0_L1D LOAD      ACCESS:      17682  HIT:      17612  MISS:         70
cpu0_L1D RFO       ACCESS:      28579  HIT:      28571  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         98  HIT:         28  MISS:         70
cpu0_L2C LOAD      ACCESS:         80  HIT:         18  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.72412 instructions: 8103383 cycles: 4700000
cpu1_DTLB TOTAL     ACCESS:      24826  HIT:      24704  MISS:        122
cpu1_DTLB LOAD      ACCESS:      14422  HIT:      14309  MISS:        113
cpu1_DTLB RFO       ACCESS:      10404  HIT:      10395  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11973  HIT:      11972  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11973  HIT:      11972  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5215  HIT:       5204  MISS:         11
cpu1_L1I LOAD      ACCESS:       5215  HIT:       5204  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu1_STLB LOAD      ACCESS:        114  HIT:        107  MISS:          7
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      45115  HIT:      45036  MISS:         79
cpu1_L1D LOAD      ACCESS:      17440  HIT:      17370  MISS:         70
cpu1_L1D RFO       ACCESS:      27667  HIT:      27659  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        101  HIT:         31  MISS:         70
cpu1_L2C LOAD      ACCESS:         81  HIT:         19  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7251 instructions: 8107967 cycles: 4700000
cpu0_DTLB TOTAL     ACCESS:      26220  HIT:      26098  MISS:        122
cpu0_DTLB LOAD      ACCESS:      15166  HIT:      15052  MISS:        114
cpu0_DTLB RFO       ACCESS:      11054  HIT:      11046  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.5902 cycles
cpu0_ITLB TOTAL     ACCESS:      12168  HIT:      12167  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12168  HIT:      12167  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       5791  HIT:       5781  MISS:         10
cpu0_L1I LOAD      ACCESS:       5791  HIT:       5781  MISS:         10
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.7 cycles
cpu0_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu0_STLB LOAD      ACCESS:        115  HIT:        108  MISS:          7
cpu0_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.25 cycles
cpu0_L1D TOTAL     ACCESS:      46269  HIT:      46190  MISS:         79
cpu0_L1D LOAD      ACCESS:      17682  HIT:      17612  MISS:         70
cpu0_L1D RFO       ACCESS:      28579  HIT:      28571  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 189.684 cycles
cpu0_L2C TOTAL     ACCESS:         98  HIT:         28  MISS:         70
cpu0_L2C LOAD      ACCESS:         80  HIT:         18  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 201.214 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 351.2 cycles

CPU 1 cumulative IPC: 1.72412 instructions: 8103383 cycles: 4700000
cpu1_DTLB TOTAL     ACCESS:      24826  HIT:      24704  MISS:        122
cpu1_DTLB LOAD      ACCESS:      14422  HIT:      14309  MISS:        113
cpu1_DTLB RFO       ACCESS:      10404  HIT:      10395  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.8197 cycles
cpu1_ITLB TOTAL     ACCESS:      11973  HIT:      11972  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11973  HIT:      11972  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5215  HIT:       5204  MISS:         11
cpu1_L1I LOAD      ACCESS:       5215  HIT:       5204  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.2727 cycles
cpu1_STLB TOTAL     ACCESS:        123  HIT:        115  MISS:          8
cpu1_STLB LOAD      ACCESS:        114  HIT:        107  MISS:          7
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.25 cycles
cpu1_L1D TOTAL     ACCESS:      45115  HIT:      45036  MISS:         79
cpu1_L1D LOAD      ACCESS:      17440  HIT:      17370  MISS:         70
cpu1_L1D RFO       ACCESS:      27667  HIT:      27659  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          8  HIT:          7  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 181.633 cycles
cpu1_L2C TOTAL     ACCESS:        101  HIT:         31  MISS:         70
cpu1_L2C LOAD      ACCESS:         81  HIT:         19  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 192.286 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 351.2 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          5  ROW_BUFFER_MISS:        135
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3976% MPKI: 0.0818906 Average ROB Occupancy at Mispredict: 124.524
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.000246671
BRANCH_CONDITIONAL: 0.0816481
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.2785% MPKI: 0.0871241 Average ROB Occupancy at Mispredict: 116.249
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.00024681
BRANCH_CONDITIONAL: 0.0868773
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 0 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.72999 instructions: 8303939 cycles: 4800000
cpu0_DTLB TOTAL     ACCESS:      33552  HIT:      33547  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17942  HIT:      17938  MISS:          4
cpu0_DTLB RFO       ACCESS:      15610  HIT:      15609  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14866  HIT:      14866  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14866  HIT:      14866  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7038  HIT:       7038  MISS:          0
cpu0_L1I LOAD      ACCESS:       7038  HIT:       7038  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64143  HIT:      64140  MISS:          3
cpu0_L1D LOAD      ACCESS:      22252  HIT:      22249  MISS:          3
cpu0_L1D RFO       ACCESS:      41891  HIT:      41891  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.72902 instructions: 8299292 cycles: 4800000
cpu1_DTLB TOTAL     ACCESS:      31698  HIT:      31693  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16656  HIT:      16652  MISS:          4
cpu1_DTLB RFO       ACCESS:      15042  HIT:      15041  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14760  HIT:      14760  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14760  HIT:      14760  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5913  HIT:       5913  MISS:          0
cpu1_L1I LOAD      ACCESS:       5913  HIT:       5913  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64126  HIT:      64123  MISS:          3
cpu1_L1D LOAD      ACCESS:      22217  HIT:      22214  MISS:          3
cpu1_L1D RFO       ACCESS:      41909  HIT:      41909  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72999 instructions: 8303939 cycles: 4800000
cpu0_DTLB TOTAL     ACCESS:      33552  HIT:      33547  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17942  HIT:      17938  MISS:          4
cpu0_DTLB RFO       ACCESS:      15610  HIT:      15609  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:      14866  HIT:      14866  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14866  HIT:      14866  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7038  HIT:       7038  MISS:          0
cpu0_L1I LOAD      ACCESS:       7038  HIT:       7038  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64143  HIT:      64140  MISS:          3
cpu0_L1D LOAD      ACCESS:      22252  HIT:      22249  MISS:          3
cpu0_L1D RFO       ACCESS:      41891  HIT:      41891  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.72902 instructions: 8299292 cycles: 4800000
cpu1_DTLB TOTAL     ACCESS:      31698  HIT:      31693  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16656  HIT:      16652  MISS:          4
cpu1_DTLB RFO       ACCESS:      15042  HIT:      15041  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14760  HIT:      14760  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14760  HIT:      14760  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5913  HIT:       5913  MISS:          0
cpu1_L1I LOAD      ACCESS:       5913  HIT:       5913  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64126  HIT:      64123  MISS:          3
cpu1_L1D LOAD      ACCESS:      22217  HIT:      22214  MISS:          3
cpu1_L1D RFO       ACCESS:      41909  HIT:      41909  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0104% MPKI: 0.0640628 Average ROB Occupancy at Mispredict: 189.821
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.064066
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0083% MPKI: 0.0642223 Average ROB Occupancy at Mispredict: 189.585
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0642223
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73345 instructions: 8493923 cycles: 4900000
cpu0_DTLB TOTAL     ACCESS:      32958  HIT:      32945  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17790  HIT:      17777  MISS:         13
cpu0_DTLB RFO       ACCESS:      15168  HIT:      15168  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14402  HIT:      14402  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14402  HIT:      14402  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7318  HIT:       7318  MISS:          0
cpu0_L1I LOAD      ACCESS:       7318  HIT:       7318  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62507  HIT:      62504  MISS:          3
cpu0_L1D LOAD      ACCESS:      21939  HIT:      21936  MISS:          3
cpu0_L1D RFO       ACCESS:      40568  HIT:      40568  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.73257 instructions: 8489600 cycles: 4900000
cpu1_DTLB TOTAL     ACCESS:      31158  HIT:      31145  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16552  HIT:      16539  MISS:         13
cpu1_DTLB RFO       ACCESS:      14606  HIT:      14606  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6193  HIT:       6193  MISS:          0
cpu1_L1I LOAD      ACCESS:       6193  HIT:       6193  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62481  HIT:      62478  MISS:          3
cpu1_L1D LOAD      ACCESS:      21853  HIT:      21850  MISS:          3
cpu1_L1D RFO       ACCESS:      40628  HIT:      40628  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73345 instructions: 8493923 cycles: 4900000
cpu0_DTLB TOTAL     ACCESS:      32958  HIT:      32945  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17790  HIT:      17777  MISS:         13
cpu0_DTLB RFO       ACCESS:      15168  HIT:      15168  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.53846 cycles
cpu0_ITLB TOTAL     ACCESS:      14402  HIT:      14402  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14402  HIT:      14402  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7318  HIT:       7318  MISS:          0
cpu0_L1I LOAD      ACCESS:       7318  HIT:       7318  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62507  HIT:      62504  MISS:          3
cpu0_L1D LOAD      ACCESS:      21939  HIT:      21936  MISS:          3
cpu0_L1D RFO       ACCESS:      40568  HIT:      40568  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73257 instructions: 8489600 cycles: 4900000
cpu1_DTLB TOTAL     ACCESS:      31158  HIT:      31145  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16552  HIT:      16539  MISS:         13
cpu1_DTLB RFO       ACCESS:      14606  HIT:      14606  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92308 cycles
cpu1_ITLB TOTAL     ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6193  HIT:       6193  MISS:          0
cpu1_L1I LOAD      ACCESS:       6193  HIT:       6193  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62481  HIT:      62478  MISS:          3
cpu1_L1D LOAD      ACCESS:      21853  HIT:      21850  MISS:          3
cpu1_L1D RFO       ACCESS:      40628  HIT:      40628  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9069% MPKI: 0.0648668 Average ROB Occupancy at Mispredict: 178.045
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0648699
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9046% MPKI: 0.0649029 Average ROB Occupancy at Mispredict: 177.472
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0649029
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.73764 instructions: 8688177 cycles: 5000000
cpu0_DTLB TOTAL     ACCESS:      33266  HIT:      33258  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17876  HIT:      17869  MISS:          7
cpu0_DTLB RFO       ACCESS:      15390  HIT:      15389  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14884  HIT:      14884  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14884  HIT:      14884  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6897  HIT:       6897  MISS:          0
cpu0_L1I LOAD      ACCESS:       6897  HIT:       6897  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63368  HIT:      63366  MISS:          2
cpu0_L1D LOAD      ACCESS:      22129  HIT:      22127  MISS:          2
cpu0_L1D RFO       ACCESS:      41239  HIT:      41239  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7368 instructions: 8684018 cycles: 5000000
cpu1_DTLB TOTAL     ACCESS:      31454  HIT:      31446  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16638  HIT:      16631  MISS:          7
cpu1_DTLB RFO       ACCESS:      14816  HIT:      14815  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14736  HIT:      14736  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14736  HIT:      14736  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5775  HIT:       5775  MISS:          0
cpu1_L1I LOAD      ACCESS:       5775  HIT:       5775  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63341  HIT:      63339  MISS:          2
cpu1_L1D LOAD      ACCESS:      22080  HIT:      22078  MISS:          2
cpu1_L1D RFO       ACCESS:      41261  HIT:      41261  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73764 instructions: 8688177 cycles: 5000000
cpu0_DTLB TOTAL     ACCESS:      33266  HIT:      33258  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17876  HIT:      17869  MISS:          7
cpu0_DTLB RFO       ACCESS:      15390  HIT:      15389  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu0_ITLB TOTAL     ACCESS:      14884  HIT:      14884  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14884  HIT:      14884  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6897  HIT:       6897  MISS:          0
cpu0_L1I LOAD      ACCESS:       6897  HIT:       6897  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63368  HIT:      63366  MISS:          2
cpu0_L1D LOAD      ACCESS:      22129  HIT:      22127  MISS:          2
cpu0_L1D RFO       ACCESS:      41239  HIT:      41239  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7368 instructions: 8684018 cycles: 5000000
cpu1_DTLB TOTAL     ACCESS:      31454  HIT:      31446  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16638  HIT:      16631  MISS:          7
cpu1_DTLB RFO       ACCESS:      14816  HIT:      14815  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14736  HIT:      14736  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14736  HIT:      14736  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5775  HIT:       5775  MISS:          0
cpu1_L1I LOAD      ACCESS:       5775  HIT:       5775  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63341  HIT:      63339  MISS:          2
cpu1_L1D LOAD      ACCESS:      22080  HIT:      22078  MISS:          2
cpu1_L1D RFO       ACCESS:      41261  HIT:      41261  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9489% MPKI: 0.0629562 Average ROB Occupancy at Mispredict: 188.101
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0629591
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9669% MPKI: 0.0625286 Average ROB Occupancy at Mispredict: 188.527
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0625287
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74051 instructions: 8876585 cycles: 5100000
cpu0_DTLB TOTAL     ACCESS:      32792  HIT:      32771  MISS:         21
cpu0_DTLB LOAD      ACCESS:      17718  HIT:      17701  MISS:         17
cpu0_DTLB RFO       ACCESS:      15074  HIT:      15070  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14334  HIT:      14334  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14334  HIT:      14334  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7083  HIT:       7083  MISS:          0
cpu0_L1I LOAD      ACCESS:       7083  HIT:       7083  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62067  HIT:      62067  MISS:          0
cpu0_L1D LOAD      ACCESS:      21854  HIT:      21854  MISS:          0
cpu0_L1D RFO       ACCESS:      40213  HIT:      40213  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.73971 instructions: 8872508 cycles: 5100000
cpu1_DTLB TOTAL     ACCESS:      31055  HIT:      31034  MISS:         21
cpu1_DTLB LOAD      ACCESS:      16531  HIT:      16514  MISS:         17
cpu1_DTLB RFO       ACCESS:      14524  HIT:      14520  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6130  HIT:       6130  MISS:          0
cpu1_L1I LOAD      ACCESS:       6130  HIT:       6130  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62014  HIT:      62014  MISS:          0
cpu1_L1D LOAD      ACCESS:      21795  HIT:      21795  MISS:          0
cpu1_L1D RFO       ACCESS:      40219  HIT:      40219  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74051 instructions: 8876585 cycles: 5100000
cpu0_DTLB TOTAL     ACCESS:      32792  HIT:      32771  MISS:         21
cpu0_DTLB LOAD      ACCESS:      17718  HIT:      17701  MISS:         17
cpu0_DTLB RFO       ACCESS:      15074  HIT:      15070  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu0_ITLB TOTAL     ACCESS:      14334  HIT:      14334  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14334  HIT:      14334  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7083  HIT:       7083  MISS:          0
cpu0_L1I LOAD      ACCESS:       7083  HIT:       7083  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62067  HIT:      62067  MISS:          0
cpu0_L1D LOAD      ACCESS:      21854  HIT:      21854  MISS:          0
cpu0_L1D RFO       ACCESS:      40213  HIT:      40213  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.73971 instructions: 8872508 cycles: 5100000
cpu1_DTLB TOTAL     ACCESS:      31055  HIT:      31034  MISS:         21
cpu1_DTLB LOAD      ACCESS:      16531  HIT:      16514  MISS:         17
cpu1_DTLB RFO       ACCESS:      14524  HIT:      14520  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.95238 cycles
cpu1_ITLB TOTAL     ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14252  HIT:      14252  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6130  HIT:       6130  MISS:          0
cpu1_L1I LOAD      ACCESS:       6130  HIT:       6130  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62014  HIT:      62014  MISS:          0
cpu1_L1D LOAD      ACCESS:      21795  HIT:      21795  MISS:          0
cpu1_L1D RFO       ACCESS:      40219  HIT:      40219  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8759% MPKI: 0.0625212 Average ROB Occupancy at Mispredict: 175.492
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.062524
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8685% MPKI: 0.0628909 Average ROB Occupancy at Mispredict: 174.323
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0628909
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7441 instructions: 9069319 cycles: 5200000
cpu0_DTLB TOTAL     ACCESS:      33159  HIT:      33152  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17885  HIT:      17878  MISS:          7
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6487  HIT:       6487  MISS:          0
cpu0_L1I LOAD      ACCESS:       6487  HIT:       6487  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62931  HIT:      62930  MISS:          1
cpu0_L1D LOAD      ACCESS:      22053  HIT:      22052  MISS:          1
cpu0_L1D RFO       ACCESS:      40878  HIT:      40878  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.74333 instructions: 9065295 cycles: 5200000
cpu1_DTLB TOTAL     ACCESS:      31351  HIT:      31344  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16634  HIT:      16627  MISS:          7
cpu1_DTLB RFO       ACCESS:      14717  HIT:      14717  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14939  HIT:      14939  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14939  HIT:      14939  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I LOAD      ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62923  HIT:      62922  MISS:          1
cpu1_L1D LOAD      ACCESS:      22009  HIT:      22008  MISS:          1
cpu1_L1D RFO       ACCESS:      40914  HIT:      40914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7441 instructions: 9069319 cycles: 5200000
cpu0_DTLB TOTAL     ACCESS:      33159  HIT:      33152  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17885  HIT:      17878  MISS:          7
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6487  HIT:       6487  MISS:          0
cpu0_L1I LOAD      ACCESS:       6487  HIT:       6487  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62931  HIT:      62930  MISS:          1
cpu0_L1D LOAD      ACCESS:      22053  HIT:      22052  MISS:          1
cpu0_L1D RFO       ACCESS:      40878  HIT:      40878  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.74333 instructions: 9065295 cycles: 5200000
cpu1_DTLB TOTAL     ACCESS:      31351  HIT:      31344  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16634  HIT:      16627  MISS:          7
cpu1_DTLB RFO       ACCESS:      14717  HIT:      14717  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14939  HIT:      14939  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14939  HIT:      14939  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I LOAD      ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62923  HIT:      62922  MISS:          1
cpu1_L1D LOAD      ACCESS:      22009  HIT:      22008  MISS:          1
cpu1_L1D RFO       ACCESS:      40914  HIT:      40914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8356% MPKI: 0.063508 Average ROB Occupancy at Mispredict: 181.845
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0635108
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.833% MPKI: 0.0636493 Average ROB Occupancy at Mispredict: 180.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0636493
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.74753 instructions: 9261903 cycles: 5300000
cpu0_DTLB TOTAL     ACCESS:      33012  HIT:      32999  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17679  HIT:      17666  MISS:         13
cpu0_DTLB RFO       ACCESS:      15333  HIT:      15333  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15080  HIT:      15080  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15080  HIT:      15080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I LOAD      ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62598  HIT:      62593  MISS:          5
cpu0_L1D LOAD      ACCESS:      21862  HIT:      21857  MISS:          5
cpu0_L1D RFO       ACCESS:      40736  HIT:      40736  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.74683 instructions: 9258219 cycles: 5300000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31220  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16547  HIT:      16534  MISS:         13
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14686  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15046  HIT:      15046  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15046  HIT:      15046  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5336  HIT:       5336  MISS:          0
cpu1_L1I LOAD      ACCESS:       5336  HIT:       5336  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62660  HIT:      62655  MISS:          5
cpu1_L1D LOAD      ACCESS:      21865  HIT:      21860  MISS:          5
cpu1_L1D RFO       ACCESS:      40795  HIT:      40795  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74753 instructions: 9261903 cycles: 5300000
cpu0_DTLB TOTAL     ACCESS:      33012  HIT:      32999  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17679  HIT:      17666  MISS:         13
cpu0_DTLB RFO       ACCESS:      15333  HIT:      15333  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.38462 cycles
cpu0_ITLB TOTAL     ACCESS:      15080  HIT:      15080  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15080  HIT:      15080  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I LOAD      ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62598  HIT:      62593  MISS:          5
cpu0_L1D LOAD      ACCESS:      21862  HIT:      21857  MISS:          5
cpu0_L1D RFO       ACCESS:      40736  HIT:      40736  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.74683 instructions: 9258219 cycles: 5300000
cpu1_DTLB TOTAL     ACCESS:      31233  HIT:      31220  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16547  HIT:      16534  MISS:         13
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14686  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      15046  HIT:      15046  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15046  HIT:      15046  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5336  HIT:       5336  MISS:          0
cpu1_L1I LOAD      ACCESS:       5336  HIT:       5336  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62660  HIT:      62655  MISS:          5
cpu1_L1D LOAD      ACCESS:      21865  HIT:      21860  MISS:          5
cpu1_L1D RFO       ACCESS:      40795  HIT:      40795  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.2 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0035% MPKI: 0.0572211 Average ROB Occupancy at Mispredict: 201.794
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0572237
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0048% MPKI: 0.0573544 Average ROB Occupancy at Mispredict: 202.936
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0573544
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75113 instructions: 9456104 cycles: 5400000
cpu0_DTLB TOTAL     ACCESS:      33228  HIT:      33224  MISS:          4
cpu0_DTLB LOAD      ACCESS:      17807  HIT:      17803  MISS:          4
cpu0_DTLB RFO       ACCESS:      15421  HIT:      15421  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15116  HIT:      15116  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15116  HIT:      15116  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6453  HIT:       6453  MISS:          0
cpu0_L1I LOAD      ACCESS:       6453  HIT:       6453  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63110  HIT:      63109  MISS:          1
cpu0_L1D LOAD      ACCESS:      21973  HIT:      21972  MISS:          1
cpu0_L1D RFO       ACCESS:      41137  HIT:      41137  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75046 instructions: 9452507 cycles: 5400000
cpu1_DTLB TOTAL     ACCESS:      31389  HIT:      31385  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16587  MISS:          4
cpu1_DTLB RFO       ACCESS:      14798  HIT:      14798  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14999  HIT:      14999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14999  HIT:      14999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63147  HIT:      63146  MISS:          1
cpu1_L1D LOAD      ACCESS:      21936  HIT:      21935  MISS:          1
cpu1_L1D RFO       ACCESS:      41211  HIT:      41211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75113 instructions: 9456104 cycles: 5400000
cpu0_DTLB TOTAL     ACCESS:      33228  HIT:      33224  MISS:          4
cpu0_DTLB LOAD      ACCESS:      17807  HIT:      17803  MISS:          4
cpu0_DTLB RFO       ACCESS:      15421  HIT:      15421  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:      15116  HIT:      15116  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15116  HIT:      15116  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6453  HIT:       6453  MISS:          0
cpu0_L1I LOAD      ACCESS:       6453  HIT:       6453  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63110  HIT:      63109  MISS:          1
cpu0_L1D LOAD      ACCESS:      21973  HIT:      21972  MISS:          1
cpu0_L1D RFO       ACCESS:      41137  HIT:      41137  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75046 instructions: 9452507 cycles: 5400000
cpu1_DTLB TOTAL     ACCESS:      31389  HIT:      31385  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16587  MISS:          4
cpu1_DTLB RFO       ACCESS:      14798  HIT:      14798  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14999  HIT:      14999  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14999  HIT:      14999  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63147  HIT:      63146  MISS:          1
cpu1_L1D LOAD      ACCESS:      21936  HIT:      21935  MISS:          1
cpu1_L1D RFO       ACCESS:      41211  HIT:      41211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.047% MPKI: 0.0552001 Average ROB Occupancy at Mispredict: 201.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0552024
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0408% MPKI: 0.0553292 Average ROB Occupancy at Mispredict: 201.069
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0553292
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75435 instructions: 9648930 cycles: 5500000
cpu0_DTLB TOTAL     ACCESS:      33044  HIT:      33034  MISS:         10
cpu0_DTLB LOAD      ACCESS:      17786  HIT:      17776  MISS:         10
cpu0_DTLB RFO       ACCESS:      15258  HIT:      15258  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14769  HIT:      14769  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14769  HIT:      14769  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6817  HIT:       6817  MISS:          0
cpu0_L1I LOAD      ACCESS:       6817  HIT:       6817  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62596  HIT:      62591  MISS:          5
cpu0_L1D LOAD      ACCESS:      21902  HIT:      21897  MISS:          5
cpu0_L1D RFO       ACCESS:      40694  HIT:      40694  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75376 instructions: 9645694 cycles: 5500000
cpu1_DTLB TOTAL     ACCESS:      31260  HIT:      31250  MISS:         10
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16593  MISS:         10
cpu1_DTLB RFO       ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5721  HIT:       5721  MISS:          0
cpu1_L1I LOAD      ACCESS:       5721  HIT:       5721  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62596  HIT:      62591  MISS:          5
cpu1_L1D LOAD      ACCESS:      21872  HIT:      21867  MISS:          5
cpu1_L1D RFO       ACCESS:      40724  HIT:      40724  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75435 instructions: 9648930 cycles: 5500000
cpu0_DTLB TOTAL     ACCESS:      33044  HIT:      33034  MISS:         10
cpu0_DTLB LOAD      ACCESS:      17786  HIT:      17776  MISS:         10
cpu0_DTLB RFO       ACCESS:      15258  HIT:      15258  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14769  HIT:      14769  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14769  HIT:      14769  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6817  HIT:       6817  MISS:          0
cpu0_L1I LOAD      ACCESS:       6817  HIT:       6817  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62596  HIT:      62591  MISS:          5
cpu0_L1D LOAD      ACCESS:      21902  HIT:      21897  MISS:          5
cpu0_L1D RFO       ACCESS:      40694  HIT:      40694  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75376 instructions: 9645694 cycles: 5500000
cpu1_DTLB TOTAL     ACCESS:      31260  HIT:      31250  MISS:         10
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16593  MISS:         10
cpu1_DTLB RFO       ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14657  HIT:      14657  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5721  HIT:       5721  MISS:          0
cpu1_L1I LOAD      ACCESS:       5721  HIT:       5721  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62596  HIT:      62591  MISS:          5
cpu1_L1D LOAD      ACCESS:      21872  HIT:      21867  MISS:          5
cpu1_L1D RFO       ACCESS:      40724  HIT:      40724  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.77877
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0749% MPKI: 0.0531643 Average ROB Occupancy at Mispredict: 199.376
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0531665
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0828% MPKI: 0.0530807 Average ROB Occupancy at Mispredict: 199.273
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0530807
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75239 instructions: 9813388 cycles: 5600000
cpu0_DTLB TOTAL     ACCESS:      28834  HIT:      28721  MISS:        113
cpu0_DTLB LOAD      ACCESS:      15696  HIT:      15592  MISS:        104
cpu0_DTLB RFO       ACCESS:      13138  HIT:      13129  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12976  HIT:      12971  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12976  HIT:      12971  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5876  HIT:       5861  MISS:         15
cpu0_L1I LOAD      ACCESS:       5876  HIT:       5861  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        118  HIT:        112  MISS:          6
cpu0_STLB LOAD      ACCESS:        109  HIT:        105  MISS:          4
cpu0_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53653  HIT:      53576  MISS:         77
cpu0_L1D LOAD      ACCESS:      19185  HIT:      19118  MISS:         67
cpu0_L1D RFO       ACCESS:      34462  HIT:      34454  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        100  HIT:         33  MISS:         67
cpu0_L2C LOAD      ACCESS:         82  HIT:         23  MISS:         59
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
LLC TOTAL     ACCESS:         67  HIT:          0  MISS:         67
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75168 instructions: 9809391 cycles: 5600000
cpu1_DTLB TOTAL     ACCESS:      27248  HIT:      27135  MISS:        113
cpu1_DTLB LOAD      ACCESS:      14645  HIT:      14541  MISS:        104
cpu1_DTLB RFO       ACCESS:      12603  HIT:      12594  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12841  HIT:      12836  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12841  HIT:      12836  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5075  HIT:       5060  MISS:         15
cpu1_L1I LOAD      ACCESS:       5075  HIT:       5060  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        118  HIT:        112  MISS:          6
cpu1_STLB LOAD      ACCESS:        109  HIT:        105  MISS:          4
cpu1_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      53355  HIT:      53278  MISS:         77
cpu1_L1D LOAD      ACCESS:      19086  HIT:      19019  MISS:         67
cpu1_L1D RFO       ACCESS:      34263  HIT:      34255  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         99  HIT:         32  MISS:         67
cpu1_L2C LOAD      ACCESS:         82  HIT:         23  MISS:         59
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         67  HIT:          0  MISS:         67
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75239 instructions: 9813388 cycles: 5600000
cpu0_DTLB TOTAL     ACCESS:      28834  HIT:      28721  MISS:        113
cpu0_DTLB LOAD      ACCESS:      15696  HIT:      15592  MISS:        104
cpu0_DTLB RFO       ACCESS:      13138  HIT:      13129  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.9292 cycles
cpu0_ITLB TOTAL     ACCESS:      12976  HIT:      12971  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12976  HIT:      12971  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_L1I TOTAL     ACCESS:       5876  HIT:       5861  MISS:         15
cpu0_L1I LOAD      ACCESS:       5876  HIT:       5861  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6 cycles
cpu0_STLB TOTAL     ACCESS:        118  HIT:        112  MISS:          6
cpu0_STLB LOAD      ACCESS:        109  HIT:        105  MISS:          4
cpu0_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 212.333 cycles
cpu0_L1D TOTAL     ACCESS:      53653  HIT:      53576  MISS:         77
cpu0_L1D LOAD      ACCESS:      19185  HIT:      19118  MISS:         67
cpu0_L1D RFO       ACCESS:      34462  HIT:      34454  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          6  HIT:          4  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.532 cycles
cpu0_L2C TOTAL     ACCESS:        100  HIT:         33  MISS:         67
cpu0_L2C LOAD      ACCESS:         82  HIT:         23  MISS:         59
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 189.731 cycles
LLC TOTAL     ACCESS:         67  HIT:          0  MISS:         67
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 340.06 cycles

CPU 1 cumulative IPC: 1.75168 instructions: 9809391 cycles: 5600000
cpu1_DTLB TOTAL     ACCESS:      27248  HIT:      27135  MISS:        113
cpu1_DTLB LOAD      ACCESS:      14645  HIT:      14541  MISS:        104
cpu1_DTLB RFO       ACCESS:      12603  HIT:      12594  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 20.3009 cycles
cpu1_ITLB TOTAL     ACCESS:      12841  HIT:      12836  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12841  HIT:      12836  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu1_L1I TOTAL     ACCESS:       5075  HIT:       5060  MISS:         15
cpu1_L1I LOAD      ACCESS:       5075  HIT:       5060  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4667 cycles
cpu1_STLB TOTAL     ACCESS:        118  HIT:        112  MISS:          6
cpu1_STLB LOAD      ACCESS:        109  HIT:        105  MISS:          4
cpu1_STLB RFO       ACCESS:          9  HIT:          7  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 211.167 cycles
cpu1_L1D TOTAL     ACCESS:      53355  HIT:      53278  MISS:         77
cpu1_L1D LOAD      ACCESS:      19086  HIT:      19019  MISS:         67
cpu1_L1D RFO       ACCESS:      34263  HIT:      34255  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          6  HIT:          4  MISS:          2
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 178.792 cycles
cpu1_L2C TOTAL     ACCESS:         99  HIT:         32  MISS:         67
cpu1_L2C LOAD      ACCESS:         82  HIT:         23  MISS:         59
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 192.522 cycles
LLC TOTAL     ACCESS:         67  HIT:          0  MISS:         67
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 340.06 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          7  ROW_BUFFER_MISS:        127
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7997% MPKI: 0.0520696 Average ROB Occupancy at Mispredict: 183.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0520717
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7847% MPKI: 0.0521949 Average ROB Occupancy at Mispredict: 183.916
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0521949
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75615 instructions: 10010030 cycles: 5700000
cpu0_DTLB TOTAL     ACCESS:      33595  HIT:      33587  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17928  HIT:      17922  MISS:          6
cpu0_DTLB RFO       ACCESS:      15667  HIT:      15665  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7218  HIT:       7218  MISS:          0
cpu0_L1I LOAD      ACCESS:       7218  HIT:       7218  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64335  HIT:      64334  MISS:          1
cpu0_L1D LOAD      ACCESS:      22267  HIT:      22266  MISS:          1
cpu0_L1D RFO       ACCESS:      42068  HIT:      42068  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75549 instructions: 10006315 cycles: 5700000
cpu1_DTLB TOTAL     ACCESS:      31763  HIT:      31755  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16661  HIT:      16655  MISS:          6
cpu1_DTLB RFO       ACCESS:      15102  HIT:      15100  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14703  HIT:      14703  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14703  HIT:      14703  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6054  HIT:       6054  MISS:          0
cpu1_L1I LOAD      ACCESS:       6054  HIT:       6054  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64373  HIT:      64372  MISS:          1
cpu1_L1D LOAD      ACCESS:      22222  HIT:      22221  MISS:          1
cpu1_L1D RFO       ACCESS:      42151  HIT:      42151  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75615 instructions: 10010030 cycles: 5700000
cpu0_DTLB TOTAL     ACCESS:      33595  HIT:      33587  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17928  HIT:      17922  MISS:          6
cpu0_DTLB RFO       ACCESS:      15667  HIT:      15665  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7218  HIT:       7218  MISS:          0
cpu0_L1I LOAD      ACCESS:       7218  HIT:       7218  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64335  HIT:      64334  MISS:          1
cpu0_L1D LOAD      ACCESS:      22267  HIT:      22266  MISS:          1
cpu0_L1D RFO       ACCESS:      42068  HIT:      42068  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75549 instructions: 10006315 cycles: 5700000
cpu1_DTLB TOTAL     ACCESS:      31763  HIT:      31755  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16661  HIT:      16655  MISS:          6
cpu1_DTLB RFO       ACCESS:      15102  HIT:      15100  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:      14703  HIT:      14703  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14703  HIT:      14703  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6054  HIT:       6054  MISS:          0
cpu1_L1I LOAD      ACCESS:       6054  HIT:       6054  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64373  HIT:      64372  MISS:          1
cpu1_L1D LOAD      ACCESS:      22222  HIT:      22221  MISS:          1
cpu1_L1D RFO       ACCESS:      42151  HIT:      42151  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0909% MPKI: 0.0511466 Average ROB Occupancy at Mispredict: 195.363
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0511487
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1039% MPKI: 0.0508679 Average ROB Occupancy at Mispredict: 194.654
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0508679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.75956 instructions: 10205452 cycles: 5800000
cpu0_DTLB TOTAL     ACCESS:      33514  HIT:      33506  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17881  HIT:      17873  MISS:          8
cpu0_DTLB RFO       ACCESS:      15633  HIT:      15633  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14441  HIT:      14441  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14441  HIT:      14441  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7712  HIT:       7712  MISS:          0
cpu0_L1I LOAD      ACCESS:       7712  HIT:       7712  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64107  HIT:      64104  MISS:          3
cpu0_L1D LOAD      ACCESS:      22175  HIT:      22172  MISS:          3
cpu0_L1D RFO       ACCESS:      41932  HIT:      41932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.75896 instructions: 10201996 cycles: 5800000
cpu1_DTLB TOTAL     ACCESS:      31634  HIT:      31626  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16611  HIT:      16603  MISS:          8
cpu1_DTLB RFO       ACCESS:      15023  HIT:      15023  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14331  HIT:      14331  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14331  HIT:      14331  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6503  HIT:       6503  MISS:          0
cpu1_L1I LOAD      ACCESS:       6503  HIT:       6503  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64072  HIT:      64069  MISS:          3
cpu1_L1D LOAD      ACCESS:      22110  HIT:      22107  MISS:          3
cpu1_L1D RFO       ACCESS:      41962  HIT:      41962  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75956 instructions: 10205452 cycles: 5800000
cpu0_DTLB TOTAL     ACCESS:      33514  HIT:      33506  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17881  HIT:      17873  MISS:          8
cpu0_DTLB RFO       ACCESS:      15633  HIT:      15633  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14441  HIT:      14441  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14441  HIT:      14441  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7712  HIT:       7712  MISS:          0
cpu0_L1I LOAD      ACCESS:       7712  HIT:       7712  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64107  HIT:      64104  MISS:          3
cpu0_L1D LOAD      ACCESS:      22175  HIT:      22172  MISS:          3
cpu0_L1D RFO       ACCESS:      41932  HIT:      41932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.75896 instructions: 10201996 cycles: 5800000
cpu1_DTLB TOTAL     ACCESS:      31634  HIT:      31626  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16611  HIT:      16603  MISS:          8
cpu1_DTLB RFO       ACCESS:      15023  HIT:      15023  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:      14331  HIT:      14331  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14331  HIT:      14331  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6503  HIT:       6503  MISS:          0
cpu1_L1I LOAD      ACCESS:       6503  HIT:       6503  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64072  HIT:      64069  MISS:          3
cpu1_L1D LOAD      ACCESS:      22110  HIT:      22107  MISS:          3
cpu1_L1D RFO       ACCESS:      41962  HIT:      41962  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.102% MPKI: 0.0495794 Average ROB Occupancy at Mispredict: 189.156
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0495813
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0971% MPKI: 0.0497942 Average ROB Occupancy at Mispredict: 188.717
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0497942
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 16 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.76209 instructions: 10396303 cycles: 5900000
cpu0_DTLB TOTAL     ACCESS:      32962  HIT:      32946  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17790  HIT:      17774  MISS:         16
cpu0_DTLB RFO       ACCESS:      15172  HIT:      15172  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14507  HIT:      14507  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14507  HIT:      14507  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7237  HIT:       7237  MISS:          0
cpu0_L1I LOAD      ACCESS:       7237  HIT:       7237  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62460  HIT:      62458  MISS:          2
cpu0_L1D LOAD      ACCESS:      21941  HIT:      21939  MISS:          2
cpu0_L1D RFO       ACCESS:      40519  HIT:      40519  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.76151 instructions: 10392913 cycles: 5900000
cpu1_DTLB TOTAL     ACCESS:      31247  HIT:      31231  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16582  HIT:      16566  MISS:         16
cpu1_DTLB RFO       ACCESS:      14665  HIT:      14665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6128  HIT:       6128  MISS:          0
cpu1_L1I LOAD      ACCESS:       6128  HIT:       6128  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62487  HIT:      62485  MISS:          2
cpu1_L1D LOAD      ACCESS:      21905  HIT:      21903  MISS:          2
cpu1_L1D RFO       ACCESS:      40582  HIT:      40582  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.76209 instructions: 10396303 cycles: 5900000
cpu0_DTLB TOTAL     ACCESS:      32962  HIT:      32946  MISS:         16
cpu0_DTLB LOAD      ACCESS:      17790  HIT:      17774  MISS:         16
cpu0_DTLB RFO       ACCESS:      15172  HIT:      15172  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4375 cycles
cpu0_ITLB TOTAL     ACCESS:      14507  HIT:      14507  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14507  HIT:      14507  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7237  HIT:       7237  MISS:          0
cpu0_L1I LOAD      ACCESS:       7237  HIT:       7237  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62460  HIT:      62458  MISS:          2
cpu0_L1D LOAD      ACCESS:      21941  HIT:      21939  MISS:          2
cpu0_L1D RFO       ACCESS:      40519  HIT:      40519  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.76151 instructions: 10392913 cycles: 5900000
cpu1_DTLB TOTAL     ACCESS:      31247  HIT:      31231  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16582  HIT:      16566  MISS:         16
cpu1_DTLB RFO       ACCESS:      14665  HIT:      14665  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6128  HIT:       6128  MISS:          0
cpu1_L1I LOAD      ACCESS:       6128  HIT:       6128  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62487  HIT:      62485  MISS:          2
cpu1_L1D LOAD      ACCESS:      21905  HIT:      21903  MISS:          2
cpu1_L1D RFO       ACCESS:      40582  HIT:      40582  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9779% MPKI: 0.0514586 Average ROB Occupancy at Mispredict: 187.193
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0514606
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9753% MPKI: 0.0515736 Average ROB Occupancy at Mispredict: 186.922
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0515736
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.76494 instructions: 10589637 cycles: 6000000
cpu0_DTLB TOTAL     ACCESS:      33247  HIT:      33240  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17832  HIT:      17825  MISS:          7
cpu0_DTLB RFO       ACCESS:      15415  HIT:      15415  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14480  HIT:      14480  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14480  HIT:      14480  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I LOAD      ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63351  HIT:      63350  MISS:          1
cpu0_L1D LOAD      ACCESS:      22079  HIT:      22078  MISS:          1
cpu0_L1D RFO       ACCESS:      41272  HIT:      41272  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.76442 instructions: 10586529 cycles: 6000000
cpu1_DTLB TOTAL     ACCESS:      31457  HIT:      31450  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16613  HIT:      16606  MISS:          7
cpu1_DTLB RFO       ACCESS:      14844  HIT:      14844  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14320  HIT:      14320  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14320  HIT:      14320  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6363  HIT:       6363  MISS:          0
cpu1_L1I LOAD      ACCESS:       6363  HIT:       6363  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63350  HIT:      63349  MISS:          1
cpu1_L1D LOAD      ACCESS:      22011  HIT:      22010  MISS:          1
cpu1_L1D RFO       ACCESS:      41339  HIT:      41339  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.76494 instructions: 10589637 cycles: 6000000
cpu0_DTLB TOTAL     ACCESS:      33247  HIT:      33240  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17832  HIT:      17825  MISS:          7
cpu0_DTLB RFO       ACCESS:      15415  HIT:      15415  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      14480  HIT:      14480  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14480  HIT:      14480  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I LOAD      ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63351  HIT:      63350  MISS:          1
cpu0_L1D LOAD      ACCESS:      22079  HIT:      22078  MISS:          1
cpu0_L1D RFO       ACCESS:      41272  HIT:      41272  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.76442 instructions: 10586529 cycles: 6000000
cpu1_DTLB TOTAL     ACCESS:      31457  HIT:      31450  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16613  HIT:      16606  MISS:          7
cpu1_DTLB RFO       ACCESS:      14844  HIT:      14844  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu1_ITLB TOTAL     ACCESS:      14320  HIT:      14320  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14320  HIT:      14320  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6363  HIT:       6363  MISS:          0
cpu1_L1I LOAD      ACCESS:       6363  HIT:       6363  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63350  HIT:      63349  MISS:          1
cpu1_L1D LOAD      ACCESS:      22011  HIT:      22010  MISS:          1
cpu1_L1D RFO       ACCESS:      41339  HIT:      41339  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0467% MPKI: 0.0490083 Average ROB Occupancy at Mispredict: 188.634
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0490102
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0476% MPKI: 0.0490246 Average ROB Occupancy at Mispredict: 188.339
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0490246
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.76754 instructions: 10782006 cycles: 6100000
cpu0_DTLB TOTAL     ACCESS:      33164  HIT:      33153  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17782  HIT:      17771  MISS:         11
cpu0_DTLB RFO       ACCESS:      15382  HIT:      15382  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14422  HIT:      14422  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14422  HIT:      14422  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7450  HIT:       7450  MISS:          0
cpu0_L1I LOAD      ACCESS:       7450  HIT:       7450  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63139  HIT:      63135  MISS:          4
cpu0_L1D LOAD      ACCESS:      22007  HIT:      22003  MISS:          4
cpu0_L1D RFO       ACCESS:      41132  HIT:      41132  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7671 instructions: 10779311 cycles: 6100000
cpu1_DTLB TOTAL     ACCESS:      31405  HIT:      31394  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16572  HIT:      16561  MISS:         11
cpu1_DTLB RFO       ACCESS:      14833  HIT:      14833  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14311  HIT:      14311  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14311  HIT:      14311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6401  HIT:       6401  MISS:          0
cpu1_L1I LOAD      ACCESS:       6401  HIT:       6401  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63174  HIT:      63170  MISS:          4
cpu1_L1D LOAD      ACCESS:      21975  HIT:      21971  MISS:          4
cpu1_L1D RFO       ACCESS:      41199  HIT:      41199  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.76754 instructions: 10782006 cycles: 6100000
cpu0_DTLB TOTAL     ACCESS:      33164  HIT:      33153  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17782  HIT:      17771  MISS:         11
cpu0_DTLB RFO       ACCESS:      15382  HIT:      15382  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45455 cycles
cpu0_ITLB TOTAL     ACCESS:      14422  HIT:      14422  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14422  HIT:      14422  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7450  HIT:       7450  MISS:          0
cpu0_L1I LOAD      ACCESS:       7450  HIT:       7450  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63139  HIT:      63135  MISS:          4
cpu0_L1D LOAD      ACCESS:      22007  HIT:      22003  MISS:          4
cpu0_L1D RFO       ACCESS:      41132  HIT:      41132  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7671 instructions: 10779311 cycles: 6100000
cpu1_DTLB TOTAL     ACCESS:      31405  HIT:      31394  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16572  HIT:      16561  MISS:         11
cpu1_DTLB RFO       ACCESS:      14833  HIT:      14833  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:      14311  HIT:      14311  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14311  HIT:      14311  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6401  HIT:       6401  MISS:          0
cpu1_L1I LOAD      ACCESS:       6401  HIT:       6401  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63174  HIT:      63170  MISS:          4
cpu1_L1D LOAD      ACCESS:      21975  HIT:      21971  MISS:          4
cpu1_L1D RFO       ACCESS:      41199  HIT:      41199  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0461% MPKI: 0.0479484 Average ROB Occupancy at Mispredict: 189.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0479503
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0585% MPKI: 0.0477767 Average ROB Occupancy at Mispredict: 189.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0477767
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.76979 instructions: 10972673 cycles: 6200000
cpu0_DTLB TOTAL     ACCESS:      32797  HIT:      32771  MISS:         26
cpu0_DTLB LOAD      ACCESS:      17697  HIT:      17673  MISS:         24
cpu0_DTLB RFO       ACCESS:      15100  HIT:      15098  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15021  HIT:      15021  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15021  HIT:      15021  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6357  HIT:       6357  MISS:          0
cpu0_L1I LOAD      ACCESS:       6357  HIT:       6357  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61872  HIT:      61867  MISS:          5
cpu0_L1D LOAD      ACCESS:      21777  HIT:      21772  MISS:          5
cpu0_L1D RFO       ACCESS:      40095  HIT:      40095  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.76939 instructions: 10970197 cycles: 6200000
cpu1_DTLB TOTAL     ACCESS:      31083  HIT:      31057  MISS:         26
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16524  MISS:         24
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14533  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14931  HIT:      14931  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14931  HIT:      14931  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5449  HIT:       5449  MISS:          0
cpu1_L1I LOAD      ACCESS:       5449  HIT:       5449  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61916  HIT:      61911  MISS:          5
cpu1_L1D LOAD      ACCESS:      21772  HIT:      21767  MISS:          5
cpu1_L1D RFO       ACCESS:      40144  HIT:      40144  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.76979 instructions: 10972673 cycles: 6200000
cpu0_DTLB TOTAL     ACCESS:      32797  HIT:      32771  MISS:         26
cpu0_DTLB LOAD      ACCESS:      17697  HIT:      17673  MISS:         24
cpu0_DTLB RFO       ACCESS:      15100  HIT:      15098  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42308 cycles
cpu0_ITLB TOTAL     ACCESS:      15021  HIT:      15021  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15021  HIT:      15021  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6357  HIT:       6357  MISS:          0
cpu0_L1I LOAD      ACCESS:       6357  HIT:       6357  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61872  HIT:      61867  MISS:          5
cpu0_L1D LOAD      ACCESS:      21777  HIT:      21772  MISS:          5
cpu0_L1D RFO       ACCESS:      40095  HIT:      40095  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.76939 instructions: 10970197 cycles: 6200000
cpu1_DTLB TOTAL     ACCESS:      31083  HIT:      31057  MISS:         26
cpu1_DTLB LOAD      ACCESS:      16548  HIT:      16524  MISS:         24
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14533  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.88462 cycles
cpu1_ITLB TOTAL     ACCESS:      14931  HIT:      14931  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14931  HIT:      14931  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5449  HIT:       5449  MISS:          0
cpu1_L1I LOAD      ACCESS:       5449  HIT:       5449  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61916  HIT:      61911  MISS:          5
cpu1_L1D LOAD      ACCESS:      21772  HIT:      21767  MISS:          5
cpu1_L1D RFO       ACCESS:      40144  HIT:      40144  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9113% MPKI: 0.0503961 Average ROB Occupancy at Mispredict: 195.877
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0503979
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9058% MPKI: 0.0505916 Average ROB Occupancy at Mispredict: 195.288
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0505916
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77285 instructions: 11168955 cycles: 6300000
cpu0_DTLB TOTAL     ACCESS:      33501  HIT:      33496  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17827  HIT:      17822  MISS:          5
cpu0_DTLB RFO       ACCESS:      15674  HIT:      15674  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6955  HIT:       6955  MISS:          0
cpu0_L1I LOAD      ACCESS:       6955  HIT:       6955  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63868  HIT:      63865  MISS:          3
cpu0_L1D LOAD      ACCESS:      22066  HIT:      22063  MISS:          3
cpu0_L1D RFO       ACCESS:      41802  HIT:      41802  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.77248 instructions: 11166612 cycles: 6300000
cpu1_DTLB TOTAL     ACCESS:      31604  HIT:      31599  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16612  HIT:      16607  MISS:          5
cpu1_DTLB RFO       ACCESS:      14992  HIT:      14992  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14927  HIT:      14927  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14927  HIT:      14927  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5656  HIT:       5656  MISS:          0
cpu1_L1I LOAD      ACCESS:       5656  HIT:       5656  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63881  HIT:      63878  MISS:          3
cpu1_L1D LOAD      ACCESS:      22048  HIT:      22045  MISS:          3
cpu1_L1D RFO       ACCESS:      41833  HIT:      41833  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77285 instructions: 11168955 cycles: 6300000
cpu0_DTLB TOTAL     ACCESS:      33501  HIT:      33496  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17827  HIT:      17822  MISS:          5
cpu0_DTLB RFO       ACCESS:      15674  HIT:      15674  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6955  HIT:       6955  MISS:          0
cpu0_L1I LOAD      ACCESS:       6955  HIT:       6955  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63868  HIT:      63865  MISS:          3
cpu0_L1D LOAD      ACCESS:      22066  HIT:      22063  MISS:          3
cpu0_L1D RFO       ACCESS:      41802  HIT:      41802  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.77248 instructions: 11166612 cycles: 6300000
cpu1_DTLB TOTAL     ACCESS:      31604  HIT:      31599  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16612  HIT:      16607  MISS:          5
cpu1_DTLB RFO       ACCESS:      14992  HIT:      14992  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14927  HIT:      14927  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14927  HIT:      14927  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5656  HIT:       5656  MISS:          0
cpu1_L1I LOAD      ACCESS:       5656  HIT:       5656  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63881  HIT:      63878  MISS:          3
cpu1_L1D LOAD      ACCESS:      22048  HIT:      22045  MISS:          3
cpu1_L1D RFO       ACCESS:      41833  HIT:      41833  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1298% MPKI: 0.0449444 Average ROB Occupancy at Mispredict: 203.709
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.044946
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1227% MPKI: 0.0452241 Average ROB Occupancy at Mispredict: 203.891
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0452241
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77598 instructions: 11366249 cycles: 6400000
cpu0_DTLB TOTAL     ACCESS:      33498  HIT:      33491  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17915  HIT:      17908  MISS:          7
cpu0_DTLB RFO       ACCESS:      15583  HIT:      15583  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15037  HIT:      15037  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15037  HIT:      15037  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I LOAD      ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63776  HIT:      63773  MISS:          3
cpu0_L1D LOAD      ACCESS:      22101  HIT:      22098  MISS:          3
cpu0_L1D RFO       ACCESS:      41675  HIT:      41675  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.77566 instructions: 11364213 cycles: 6400000
cpu1_DTLB TOTAL     ACCESS:      31694  HIT:      31687  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16719  HIT:      16712  MISS:          7
cpu1_DTLB RFO       ACCESS:      14975  HIT:      14975  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14942  HIT:      14942  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14942  HIT:      14942  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5800  HIT:       5800  MISS:          0
cpu1_L1I LOAD      ACCESS:       5800  HIT:       5800  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63839  HIT:      63836  MISS:          3
cpu1_L1D LOAD      ACCESS:      22084  HIT:      22081  MISS:          3
cpu1_L1D RFO       ACCESS:      41755  HIT:      41755  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77598 instructions: 11366249 cycles: 6400000
cpu0_DTLB TOTAL     ACCESS:      33498  HIT:      33491  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17915  HIT:      17908  MISS:          7
cpu0_DTLB RFO       ACCESS:      15583  HIT:      15583  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      15037  HIT:      15037  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15037  HIT:      15037  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I LOAD      ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63776  HIT:      63773  MISS:          3
cpu0_L1D LOAD      ACCESS:      22101  HIT:      22098  MISS:          3
cpu0_L1D RFO       ACCESS:      41675  HIT:      41675  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.77566 instructions: 11364213 cycles: 6400000
cpu1_DTLB TOTAL     ACCESS:      31694  HIT:      31687  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16719  HIT:      16712  MISS:          7
cpu1_DTLB RFO       ACCESS:      14975  HIT:      14975  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu1_ITLB TOTAL     ACCESS:      14942  HIT:      14942  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14942  HIT:      14942  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5800  HIT:       5800  MISS:          0
cpu1_L1I LOAD      ACCESS:       5800  HIT:       5800  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63839  HIT:      63836  MISS:          3
cpu1_L1D LOAD      ACCESS:      22084  HIT:      22081  MISS:          3
cpu1_L1D RFO       ACCESS:      41755  HIT:      41755  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:     3.7769
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1764% MPKI: 0.0433725 Average ROB Occupancy at Mispredict: 209.032
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.043374
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1787% MPKI: 0.0433818 Average ROB Occupancy at Mispredict: 208.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0433818
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 24 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77379 instructions: 11529648 cycles: 6500000
cpu0_DTLB TOTAL     ACCESS:      28694  HIT:      28577  MISS:        117
cpu0_DTLB LOAD      ACCESS:      15623  HIT:      15516  MISS:        107
cpu0_DTLB RFO       ACCESS:      13071  HIT:      13061  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12706  HIT:      12701  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12706  HIT:      12701  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6088  HIT:       6076  MISS:         12
cpu0_L1I LOAD      ACCESS:       6088  HIT:       6076  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        122  HIT:        115  MISS:          7
cpu0_STLB LOAD      ACCESS:        112  HIT:        106  MISS:          6
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53297  HIT:      53221  MISS:         76
cpu0_L1D LOAD      ACCESS:      19080  HIT:      19013  MISS:         67
cpu0_L1D RFO       ACCESS:      34210  HIT:      34201  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        101  HIT:         33  MISS:         68
cpu0_L2C LOAD      ACCESS:         79  HIT:         20  MISS:         59
cpu0_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.77333 instructions: 11526634 cycles: 6500000
cpu1_DTLB TOTAL     ACCESS:      27065  HIT:      26948  MISS:        117
cpu1_DTLB LOAD      ACCESS:      14558  HIT:      14450  MISS:        108
cpu1_DTLB RFO       ACCESS:      12507  HIT:      12498  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12513  HIT:      12508  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12513  HIT:      12508  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5250  HIT:       5238  MISS:         12
cpu1_L1I LOAD      ACCESS:       5250  HIT:       5238  MISS:         12
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        122  HIT:        115  MISS:          7
cpu1_STLB LOAD      ACCESS:        113  HIT:        107  MISS:          6
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      52942  HIT:      52866  MISS:         76
cpu1_L1D LOAD      ACCESS:      18934  HIT:      18867  MISS:         67
cpu1_L1D RFO       ACCESS:      34001  HIT:      33992  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        101  HIT:         33  MISS:         68
cpu1_L2C LOAD      ACCESS:         79  HIT:         20  MISS:         59
cpu1_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77379 instructions: 11529648 cycles: 6500000
cpu0_DTLB TOTAL     ACCESS:      28694  HIT:      28577  MISS:        117
cpu0_DTLB LOAD      ACCESS:      15623  HIT:      15516  MISS:        107
cpu0_DTLB RFO       ACCESS:      13071  HIT:      13061  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.6923 cycles
cpu0_ITLB TOTAL     ACCESS:      12706  HIT:      12701  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12706  HIT:      12701  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       6088  HIT:       6076  MISS:         12
cpu0_L1I LOAD      ACCESS:       6088  HIT:       6076  MISS:         12
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_STLB TOTAL     ACCESS:        122  HIT:        115  MISS:          7
cpu0_STLB LOAD      ACCESS:        112  HIT:        106  MISS:          6
cpu0_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.857 cycles
cpu0_L1D TOTAL     ACCESS:      53297  HIT:      53221  MISS:         76
cpu0_L1D LOAD      ACCESS:      19080  HIT:      19013  MISS:         67
cpu0_L1D RFO       ACCESS:      34210  HIT:      34201  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 187.658 cycles
cpu0_L2C TOTAL     ACCESS:        101  HIT:         33  MISS:         68
cpu0_L2C LOAD      ACCESS:         79  HIT:         20  MISS:         59
cpu0_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 196.941 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 364.118 cycles

CPU 1 cumulative IPC: 1.77333 instructions: 11526634 cycles: 6500000
cpu1_DTLB TOTAL     ACCESS:      27065  HIT:      26948  MISS:        117
cpu1_DTLB LOAD      ACCESS:      14558  HIT:      14450  MISS:        108
cpu1_DTLB RFO       ACCESS:      12507  HIT:      12498  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 19.9744 cycles
cpu1_ITLB TOTAL     ACCESS:      12513  HIT:      12508  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12513  HIT:      12508  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.2 cycles
cpu1_L1I TOTAL     ACCESS:       5250  HIT:       5238  MISS:         12
cpu1_L1I LOAD      ACCESS:       5250  HIT:       5238  MISS:         12
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu1_STLB TOTAL     ACCESS:        122  HIT:        115  MISS:          7
cpu1_STLB LOAD      ACCESS:        113  HIT:        107  MISS:          6
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 182.857 cycles
cpu1_L1D TOTAL     ACCESS:      52942  HIT:      52866  MISS:         76
cpu1_L1D LOAD      ACCESS:      18934  HIT:      18867  MISS:         67
cpu1_L1D RFO       ACCESS:      34001  HIT:      33992  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 198.842 cycles
cpu1_L2C TOTAL     ACCESS:        101  HIT:         33  MISS:         68
cpu1_L2C LOAD      ACCESS:         79  HIT:         20  MISS:         59
cpu1_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 209.515 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         59  HIT:          0  MISS:         59
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 364.118 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:        136
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.887% MPKI: 0.0424109 Average ROB Occupancy at Mispredict: 187.438
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0424124
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8801% MPKI: 0.04225 Average ROB Occupancy at Mispredict: 187.131
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04225
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77627 instructions: 11723381 cycles: 6600000
cpu0_DTLB TOTAL     ACCESS:      33256  HIT:      33239  MISS:         17
cpu0_DTLB LOAD      ACCESS:      17854  HIT:      17839  MISS:         15
cpu0_DTLB RFO       ACCESS:      15402  HIT:      15400  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14855  HIT:      14855  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14855  HIT:      14855  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6857  HIT:       6856  MISS:          1
cpu0_L1I LOAD      ACCESS:       6857  HIT:       6856  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63290  HIT:      63290  MISS:          0
cpu0_L1D LOAD      ACCESS:      22068  HIT:      22068  MISS:          0
cpu0_L1D RFO       ACCESS:      41222  HIT:      41222  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.77583 instructions: 11720466 cycles: 6600000
cpu1_DTLB TOTAL     ACCESS:      31431  HIT:      31414  MISS:         17
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16585  MISS:         15
cpu1_DTLB RFO       ACCESS:      14831  HIT:      14829  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14728  HIT:      14728  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14728  HIT:      14728  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5803  HIT:       5802  MISS:          1
cpu1_L1I LOAD      ACCESS:       5803  HIT:       5802  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63271  HIT:      63271  MISS:          0
cpu1_L1D LOAD      ACCESS:      22029  HIT:      22029  MISS:          0
cpu1_L1D RFO       ACCESS:      41242  HIT:      41242  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77627 instructions: 11723381 cycles: 6600000
cpu0_DTLB TOTAL     ACCESS:      33256  HIT:      33239  MISS:         17
cpu0_DTLB LOAD      ACCESS:      17854  HIT:      17839  MISS:         15
cpu0_DTLB RFO       ACCESS:      15402  HIT:      15400  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.29412 cycles
cpu0_ITLB TOTAL     ACCESS:      14855  HIT:      14855  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14855  HIT:      14855  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6857  HIT:       6856  MISS:          1
cpu0_L1I LOAD      ACCESS:       6857  HIT:       6856  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 11 cycles
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63290  HIT:      63290  MISS:          0
cpu0_L1D LOAD      ACCESS:      22068  HIT:      22068  MISS:          0
cpu0_L1D RFO       ACCESS:      41222  HIT:      41222  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.77583 instructions: 11720466 cycles: 6600000
cpu1_DTLB TOTAL     ACCESS:      31431  HIT:      31414  MISS:         17
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16585  MISS:         15
cpu1_DTLB RFO       ACCESS:      14831  HIT:      14829  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14728  HIT:      14728  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14728  HIT:      14728  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5803  HIT:       5802  MISS:          1
cpu1_L1I LOAD      ACCESS:       5803  HIT:       5802  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63271  HIT:      63271  MISS:          0
cpu1_L1D LOAD      ACCESS:      22029  HIT:      22029  MISS:          0
cpu1_L1D RFO       ACCESS:      41242  HIT:      41242  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9475% MPKI: 0.0466573 Average ROB Occupancy at Mispredict: 188.684
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0466589
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9503% MPKI: 0.0465852 Average ROB Occupancy at Mispredict: 188.002
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0465852
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.77898 instructions: 11919165 cycles: 6700000
cpu0_DTLB TOTAL     ACCESS:      33576  HIT:      33573  MISS:          3
cpu0_DTLB LOAD      ACCESS:      17935  HIT:      17932  MISS:          3
cpu0_DTLB RFO       ACCESS:      15641  HIT:      15641  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14735  HIT:      14735  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14735  HIT:      14735  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7264  HIT:       7264  MISS:          0
cpu0_L1I LOAD      ACCESS:       7264  HIT:       7264  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64227  HIT:      64224  MISS:          3
cpu0_L1D LOAD      ACCESS:      22256  HIT:      22253  MISS:          3
cpu0_L1D RFO       ACCESS:      41971  HIT:      41971  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7786 instructions: 11916588 cycles: 6700000
cpu1_DTLB TOTAL     ACCESS:      31721  HIT:      31718  MISS:          3
cpu1_DTLB LOAD      ACCESS:      16655  HIT:      16652  MISS:          3
cpu1_DTLB RFO       ACCESS:      15066  HIT:      15066  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14653  HIT:      14653  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14653  HIT:      14653  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6156  HIT:       6156  MISS:          0
cpu1_L1I LOAD      ACCESS:       6156  HIT:       6156  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64274  HIT:      64271  MISS:          3
cpu1_L1D LOAD      ACCESS:      22215  HIT:      22212  MISS:          3
cpu1_L1D RFO       ACCESS:      42059  HIT:      42059  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77898 instructions: 11919165 cycles: 6700000
cpu0_DTLB TOTAL     ACCESS:      33576  HIT:      33573  MISS:          3
cpu0_DTLB LOAD      ACCESS:      17935  HIT:      17932  MISS:          3
cpu0_DTLB RFO       ACCESS:      15641  HIT:      15641  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      14735  HIT:      14735  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14735  HIT:      14735  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7264  HIT:       7264  MISS:          0
cpu0_L1I LOAD      ACCESS:       7264  HIT:       7264  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64227  HIT:      64224  MISS:          3
cpu0_L1D LOAD      ACCESS:      22256  HIT:      22253  MISS:          3
cpu0_L1D RFO       ACCESS:      41971  HIT:      41971  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7786 instructions: 11916588 cycles: 6700000
cpu1_DTLB TOTAL     ACCESS:      31721  HIT:      31718  MISS:          3
cpu1_DTLB LOAD      ACCESS:      16655  HIT:      16652  MISS:          3
cpu1_DTLB RFO       ACCESS:      15066  HIT:      15066  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_ITLB TOTAL     ACCESS:      14653  HIT:      14653  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14653  HIT:      14653  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6156  HIT:       6156  MISS:          0
cpu1_L1I LOAD      ACCESS:       6156  HIT:       6156  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64274  HIT:      64271  MISS:          3
cpu1_L1D LOAD      ACCESS:      22215  HIT:      22212  MISS:          3
cpu1_L1D RFO       ACCESS:      42059  HIT:      42059  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.984% MPKI: 0.0451358 Average ROB Occupancy at Mispredict: 183.823
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0451374
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.998% MPKI: 0.0449793 Average ROB Occupancy at Mispredict: 184.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0449793
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78098 instructions: 12110634 cycles: 6800000
cpu0_DTLB TOTAL     ACCESS:      33046  HIT:      33035  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17837  HIT:      17826  MISS:         11
cpu0_DTLB RFO       ACCESS:      15209  HIT:      15209  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14535  HIT:      14535  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14535  HIT:      14535  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7187  HIT:       7187  MISS:          0
cpu0_L1I LOAD      ACCESS:       7187  HIT:       7187  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62653  HIT:      62650  MISS:          3
cpu0_L1D LOAD      ACCESS:      21964  HIT:      21961  MISS:          3
cpu0_L1D RFO       ACCESS:      40689  HIT:      40689  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78059 instructions: 12108046 cycles: 6800000
cpu1_DTLB TOTAL     ACCESS:      31234  HIT:      31223  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16597  HIT:      16586  MISS:         11
cpu1_DTLB RFO       ACCESS:      14637  HIT:      14637  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14408  HIT:      14408  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14408  HIT:      14408  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6118  HIT:       6118  MISS:          0
cpu1_L1I LOAD      ACCESS:       6118  HIT:       6118  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62543  HIT:      62540  MISS:          3
cpu1_L1D LOAD      ACCESS:      21909  HIT:      21906  MISS:          3
cpu1_L1D RFO       ACCESS:      40634  HIT:      40634  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78098 instructions: 12110634 cycles: 6800000
cpu0_DTLB TOTAL     ACCESS:      33046  HIT:      33035  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17837  HIT:      17826  MISS:         11
cpu0_DTLB RFO       ACCESS:      15209  HIT:      15209  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.54545 cycles
cpu0_ITLB TOTAL     ACCESS:      14535  HIT:      14535  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14535  HIT:      14535  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7187  HIT:       7187  MISS:          0
cpu0_L1I LOAD      ACCESS:       7187  HIT:       7187  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62653  HIT:      62650  MISS:          3
cpu0_L1D LOAD      ACCESS:      21964  HIT:      21961  MISS:          3
cpu0_L1D RFO       ACCESS:      40689  HIT:      40689  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.78059 instructions: 12108046 cycles: 6800000
cpu1_DTLB TOTAL     ACCESS:      31234  HIT:      31223  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16597  HIT:      16586  MISS:         11
cpu1_DTLB RFO       ACCESS:      14637  HIT:      14637  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14408  HIT:      14408  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14408  HIT:      14408  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6118  HIT:       6118  MISS:          0
cpu1_L1I LOAD      ACCESS:       6118  HIT:       6118  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62543  HIT:      62540  MISS:          3
cpu1_L1D LOAD      ACCESS:      21909  HIT:      21906  MISS:          3
cpu1_L1D RFO       ACCESS:      40634  HIT:      40634  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9127% MPKI: 0.0456608 Average ROB Occupancy at Mispredict: 181.233
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0456623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8965% MPKI: 0.0460025 Average ROB Occupancy at Mispredict: 179.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0460025
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78302 instructions: 12302807 cycles: 6900000
cpu0_DTLB TOTAL     ACCESS:      33122  HIT:      33108  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17834  HIT:      17822  MISS:         12
cpu0_DTLB RFO       ACCESS:      15288  HIT:      15286  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14587  HIT:      14587  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14587  HIT:      14587  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7190  HIT:       7190  MISS:          0
cpu0_L1I LOAD      ACCESS:       7190  HIT:       7190  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62944  HIT:      62944  MISS:          0
cpu0_L1D LOAD      ACCESS:      22036  HIT:      22036  MISS:          0
cpu0_L1D RFO       ACCESS:      40908  HIT:      40908  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78266 instructions: 12300353 cycles: 6900000
cpu1_DTLB TOTAL     ACCESS:      31346  HIT:      31332  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16608  HIT:      16596  MISS:         12
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14736  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14420  HIT:      14420  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14420  HIT:      14420  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6140  HIT:       6140  MISS:          0
cpu1_L1I LOAD      ACCESS:       6140  HIT:       6140  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62922  HIT:      62922  MISS:          0
cpu1_L1D LOAD      ACCESS:      21966  HIT:      21966  MISS:          0
cpu1_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78302 instructions: 12302807 cycles: 6900000
cpu0_DTLB TOTAL     ACCESS:      33122  HIT:      33108  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17834  HIT:      17822  MISS:         12
cpu0_DTLB RFO       ACCESS:      15288  HIT:      15286  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      14587  HIT:      14587  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14587  HIT:      14587  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7190  HIT:       7190  MISS:          0
cpu0_L1I LOAD      ACCESS:       7190  HIT:       7190  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62944  HIT:      62944  MISS:          0
cpu0_L1D LOAD      ACCESS:      22036  HIT:      22036  MISS:          0
cpu0_L1D RFO       ACCESS:      40908  HIT:      40908  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.78266 instructions: 12300353 cycles: 6900000
cpu1_DTLB TOTAL     ACCESS:      31346  HIT:      31332  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16608  HIT:      16596  MISS:         12
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14736  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92857 cycles
cpu1_ITLB TOTAL     ACCESS:      14420  HIT:      14420  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14420  HIT:      14420  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6140  HIT:       6140  MISS:          0
cpu1_L1I LOAD      ACCESS:       6140  HIT:       6140  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62922  HIT:      62922  MISS:          0
cpu1_L1D LOAD      ACCESS:      21966  HIT:      21966  MISS:          0
cpu1_L1D RFO       ACCESS:      40956  HIT:      40956  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9242% MPKI: 0.0447038 Average ROB Occupancy at Mispredict: 181.707
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0447052
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9395% MPKI: 0.0444703 Average ROB Occupancy at Mispredict: 182.035
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0444703
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7845 instructions: 12491509 cycles: 7000000
cpu0_DTLB TOTAL     ACCESS:      32811  HIT:      32791  MISS:         20
cpu0_DTLB LOAD      ACCESS:      17717  HIT:      17700  MISS:         17
cpu0_DTLB RFO       ACCESS:      15094  HIT:      15091  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14296  HIT:      14296  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14296  HIT:      14296  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62049  HIT:      62049  MISS:          0
cpu0_L1D LOAD      ACCESS:      21833  HIT:      21833  MISS:          0
cpu0_L1D RFO       ACCESS:      40216  HIT:      40216  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78419 instructions: 12489350 cycles: 7000000
cpu1_DTLB TOTAL     ACCESS:      31093  HIT:      31074  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16532  HIT:      16516  MISS:         16
cpu1_DTLB RFO       ACCESS:      14561  HIT:      14558  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14213  HIT:      14213  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14213  HIT:      14213  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6207  HIT:       6207  MISS:          0
cpu1_L1I LOAD      ACCESS:       6207  HIT:       6207  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62094  HIT:      62094  MISS:          0
cpu1_L1D LOAD      ACCESS:      21798  HIT:      21798  MISS:          0
cpu1_L1D RFO       ACCESS:      40296  HIT:      40296  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7845 instructions: 12491509 cycles: 7000000
cpu0_DTLB TOTAL     ACCESS:      32811  HIT:      32791  MISS:         20
cpu0_DTLB LOAD      ACCESS:      17717  HIT:      17700  MISS:         17
cpu0_DTLB RFO       ACCESS:      15094  HIT:      15091  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      14296  HIT:      14296  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14296  HIT:      14296  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I LOAD      ACCESS:       7232  HIT:       7232  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62049  HIT:      62049  MISS:          0
cpu0_L1D LOAD      ACCESS:      21833  HIT:      21833  MISS:          0
cpu0_L1D RFO       ACCESS:      40216  HIT:      40216  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.78419 instructions: 12489350 cycles: 7000000
cpu1_DTLB TOTAL     ACCESS:      31093  HIT:      31074  MISS:         19
cpu1_DTLB LOAD      ACCESS:      16532  HIT:      16516  MISS:         16
cpu1_DTLB RFO       ACCESS:      14561  HIT:      14558  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14213  HIT:      14213  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14213  HIT:      14213  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6207  HIT:       6207  MISS:          0
cpu1_L1I LOAD      ACCESS:       6207  HIT:       6207  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62094  HIT:      62094  MISS:          0
cpu1_L1D LOAD      ACCESS:      21798  HIT:      21798  MISS:          0
cpu1_L1D RFO       ACCESS:      40296  HIT:      40296  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9056% MPKI: 0.0439484 Average ROB Occupancy at Mispredict: 177.608
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0439499
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8934% MPKI: 0.0441976 Average ROB Occupancy at Mispredict: 176.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0441977
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78638 instructions: 12683302 cycles: 7100000
cpu0_DTLB TOTAL     ACCESS:      32963  HIT:      32952  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17800  HIT:      17789  MISS:         11
cpu0_DTLB RFO       ACCESS:      15163  HIT:      15163  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15045  HIT:      15045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15045  HIT:      15045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6507  HIT:       6507  MISS:          0
cpu0_L1I LOAD      ACCESS:       6507  HIT:       6507  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62316  HIT:      62312  MISS:          4
cpu0_L1D LOAD      ACCESS:      21897  HIT:      21893  MISS:          4
cpu0_L1D RFO       ACCESS:      40419  HIT:      40419  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78609 instructions: 12681269 cycles: 7100000
cpu1_DTLB TOTAL     ACCESS:      31202  HIT:      31190  MISS:         12
cpu1_DTLB LOAD      ACCESS:      16622  HIT:      16610  MISS:         12
cpu1_DTLB RFO       ACCESS:      14580  HIT:      14580  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14889  HIT:      14889  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14889  HIT:      14889  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5622  HIT:       5622  MISS:          0
cpu1_L1I LOAD      ACCESS:       5622  HIT:       5622  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62321  HIT:      62317  MISS:          4
cpu1_L1D LOAD      ACCESS:      21882  HIT:      21878  MISS:          4
cpu1_L1D RFO       ACCESS:      40439  HIT:      40439  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78638 instructions: 12683302 cycles: 7100000
cpu0_DTLB TOTAL     ACCESS:      32963  HIT:      32952  MISS:         11
cpu0_DTLB LOAD      ACCESS:      17800  HIT:      17789  MISS:         11
cpu0_DTLB RFO       ACCESS:      15163  HIT:      15163  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45455 cycles
cpu0_ITLB TOTAL     ACCESS:      15045  HIT:      15045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15045  HIT:      15045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6507  HIT:       6507  MISS:          0
cpu0_L1I LOAD      ACCESS:       6507  HIT:       6507  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62316  HIT:      62312  MISS:          4
cpu0_L1D LOAD      ACCESS:      21897  HIT:      21893  MISS:          4
cpu0_L1D RFO       ACCESS:      40419  HIT:      40419  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.78609 instructions: 12681269 cycles: 7100000
cpu1_DTLB TOTAL     ACCESS:      31202  HIT:      31190  MISS:         12
cpu1_DTLB LOAD      ACCESS:      16622  HIT:      16610  MISS:         12
cpu1_DTLB RFO       ACCESS:      14580  HIT:      14580  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      14889  HIT:      14889  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14889  HIT:      14889  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5622  HIT:       5622  MISS:          0
cpu1_L1I LOAD      ACCESS:       5622  HIT:       5622  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62321  HIT:      62317  MISS:          4
cpu1_L1D LOAD      ACCESS:      21882  HIT:      21878  MISS:          4
cpu1_L1D RFO       ACCESS:      40439  HIT:      40439  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8826% MPKI: 0.0443876 Average ROB Occupancy at Mispredict: 189.773
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0443891
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8848% MPKI: 0.0443962 Average ROB Occupancy at Mispredict: 189.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0443962
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78836 instructions: 12876186 cycles: 7200000
cpu0_DTLB TOTAL     ACCESS:      33197  HIT:      33183  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17801  HIT:      17787  MISS:         14
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14821  HIT:      14821  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14821  HIT:      14821  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6628  HIT:       6628  MISS:          0
cpu0_L1I LOAD      ACCESS:       6628  HIT:       6628  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62906  HIT:      62903  MISS:          3
cpu0_L1D LOAD      ACCESS:      21933  HIT:      21930  MISS:          3
cpu0_L1D RFO       ACCESS:      40973  HIT:      40973  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7881 instructions: 12874342 cycles: 7200000
cpu1_DTLB TOTAL     ACCESS:      31385  HIT:      31371  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16589  MISS:         14
cpu1_DTLB RFO       ACCESS:      14782  HIT:      14782  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14882  HIT:      14882  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14882  HIT:      14882  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5703  HIT:       5703  MISS:          0
cpu1_L1I LOAD      ACCESS:       5703  HIT:       5703  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62943  HIT:      62940  MISS:          3
cpu1_L1D LOAD      ACCESS:      21943  HIT:      21940  MISS:          3
cpu1_L1D RFO       ACCESS:      41000  HIT:      41000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78836 instructions: 12876186 cycles: 7200000
cpu0_DTLB TOTAL     ACCESS:      33197  HIT:      33183  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17801  HIT:      17787  MISS:         14
cpu0_DTLB RFO       ACCESS:      15396  HIT:      15396  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:      14821  HIT:      14821  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14821  HIT:      14821  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6628  HIT:       6628  MISS:          0
cpu0_L1I LOAD      ACCESS:       6628  HIT:       6628  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62906  HIT:      62903  MISS:          3
cpu0_L1D LOAD      ACCESS:      21933  HIT:      21930  MISS:          3
cpu0_L1D RFO       ACCESS:      40973  HIT:      40973  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7881 instructions: 12874342 cycles: 7200000
cpu1_DTLB TOTAL     ACCESS:      31385  HIT:      31371  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16603  HIT:      16589  MISS:         14
cpu1_DTLB RFO       ACCESS:      14782  HIT:      14782  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14882  HIT:      14882  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14882  HIT:      14882  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5703  HIT:       5703  MISS:          0
cpu1_L1I LOAD      ACCESS:       5703  HIT:       5703  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62943  HIT:      62940  MISS:          3
cpu1_L1D LOAD      ACCESS:      21943  HIT:      21940  MISS:          3
cpu1_L1D RFO       ACCESS:      41000  HIT:      41000  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9342% MPKI: 0.0426355 Average ROB Occupancy at Mispredict: 190.539
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0426368
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9313% MPKI: 0.0427983 Average ROB Occupancy at Mispredict: 189.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0427983
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 34 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79044 instructions: 13070201 cycles: 7300000
cpu0_DTLB TOTAL     ACCESS:      33201  HIT:      33196  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17907  HIT:      17902  MISS:          5
cpu0_DTLB RFO       ACCESS:      15294  HIT:      15294  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15007  HIT:      15007  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15007  HIT:      15007  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6514  HIT:       6514  MISS:          0
cpu0_L1I LOAD      ACCESS:       6514  HIT:       6514  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62865  HIT:      62864  MISS:          1
cpu0_L1D LOAD      ACCESS:      21998  HIT:      21997  MISS:          1
cpu0_L1D RFO       ACCESS:      40867  HIT:      40867  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.79021 instructions: 13068511 cycles: 7300000
cpu1_DTLB TOTAL     ACCESS:      31413  HIT:      31408  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16675  HIT:      16670  MISS:          5
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14960  HIT:      14960  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14960  HIT:      14960  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5667  HIT:       5667  MISS:          0
cpu1_L1I LOAD      ACCESS:       5667  HIT:       5667  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62887  HIT:      62886  MISS:          1
cpu1_L1D LOAD      ACCESS:      21975  HIT:      21974  MISS:          1
cpu1_L1D RFO       ACCESS:      40912  HIT:      40912  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79044 instructions: 13070201 cycles: 7300000
cpu0_DTLB TOTAL     ACCESS:      33201  HIT:      33196  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17907  HIT:      17902  MISS:          5
cpu0_DTLB RFO       ACCESS:      15294  HIT:      15294  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15007  HIT:      15007  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15007  HIT:      15007  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6514  HIT:       6514  MISS:          0
cpu0_L1I LOAD      ACCESS:       6514  HIT:       6514  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62865  HIT:      62864  MISS:          1
cpu0_L1D LOAD      ACCESS:      21998  HIT:      21997  MISS:          1
cpu0_L1D RFO       ACCESS:      40867  HIT:      40867  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79021 instructions: 13068511 cycles: 7300000
cpu1_DTLB TOTAL     ACCESS:      31413  HIT:      31408  MISS:          5
cpu1_DTLB LOAD      ACCESS:      16675  HIT:      16670  MISS:          5
cpu1_DTLB RFO       ACCESS:      14738  HIT:      14738  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14960  HIT:      14960  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14960  HIT:      14960  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5667  HIT:       5667  MISS:          0
cpu1_L1I LOAD      ACCESS:       5667  HIT:       5667  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62887  HIT:      62886  MISS:          1
cpu1_L1D LOAD      ACCESS:      21975  HIT:      21974  MISS:          1
cpu1_L1D RFO       ACCESS:      40912  HIT:      40912  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9945% MPKI: 0.0410845 Average ROB Occupancy at Mispredict: 195.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0410858
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9973% MPKI: 0.0410911 Average ROB Occupancy at Mispredict: 195.445
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0410911
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79154 instructions: 13257370 cycles: 7400000
cpu0_DTLB TOTAL     ACCESS:      32401  HIT:      32383  MISS:         18
cpu0_DTLB LOAD      ACCESS:      17576  HIT:      17559  MISS:         17
cpu0_DTLB RFO       ACCESS:      14825  HIT:      14824  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14741  HIT:      14740  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14741  HIT:      14740  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6197  HIT:       6194  MISS:          3
cpu0_L1I LOAD      ACCESS:       6197  HIT:       6194  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      60925  HIT:      60919  MISS:          6
cpu0_L1D LOAD      ACCESS:      21569  HIT:      21563  MISS:          6
cpu0_L1D RFO       ACCESS:      39356  HIT:      39356  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         11  HIT:          8  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79151 instructions: 13257161 cycles: 7400000
cpu1_DTLB TOTAL     ACCESS:      30856  HIT:      30843  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16485  HIT:      16472  MISS:         13
cpu1_DTLB RFO       ACCESS:      14371  HIT:      14371  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14758  HIT:      14758  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14758  HIT:      14758  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5420  HIT:       5420  MISS:          0
cpu1_L1I LOAD      ACCESS:       5420  HIT:       5420  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61390  HIT:      61387  MISS:          3
cpu1_L1D LOAD      ACCESS:      21698  HIT:      21695  MISS:          3
cpu1_L1D RFO       ACCESS:      39692  HIT:      39692  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79154 instructions: 13257370 cycles: 7400000
cpu0_DTLB TOTAL     ACCESS:      32401  HIT:      32383  MISS:         18
cpu0_DTLB LOAD      ACCESS:      17576  HIT:      17559  MISS:         17
cpu0_DTLB RFO       ACCESS:      14825  HIT:      14824  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      14741  HIT:      14740  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14741  HIT:      14740  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       6197  HIT:       6194  MISS:          3
cpu0_L1I LOAD      ACCESS:       6197  HIT:       6194  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      60925  HIT:      60919  MISS:          6
cpu0_L1D LOAD      ACCESS:      21569  HIT:      21563  MISS:          6
cpu0_L1D RFO       ACCESS:      39356  HIT:      39356  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 102.167 cycles
cpu0_L2C TOTAL     ACCESS:         11  HIT:          8  MISS:          3
cpu0_L2C LOAD      ACCESS:          9  HIT:          6  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.79151 instructions: 13257161 cycles: 7400000
cpu1_DTLB TOTAL     ACCESS:      30856  HIT:      30843  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16485  HIT:      16472  MISS:         13
cpu1_DTLB RFO       ACCESS:      14371  HIT:      14371  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14758  HIT:      14758  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14758  HIT:      14758  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5420  HIT:       5420  MISS:          0
cpu1_L1I LOAD      ACCESS:       5420  HIT:       5420  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61390  HIT:      61387  MISS:          3
cpu1_L1D LOAD      ACCESS:      21698  HIT:      21695  MISS:          3
cpu1_L1D RFO       ACCESS:      39692  HIT:      39692  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          4
 DBUS AVG_CONGESTED_CYCLE:    3.78227
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8075% MPKI: 0.0432199 Average ROB Occupancy at Mispredict: 184.424
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0432212
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.835% MPKI: 0.0428448 Average ROB Occupancy at Mispredict: 186.942
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0428448
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 37 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78834 instructions: 13412569 cycles: 7500000
cpu0_DTLB TOTAL     ACCESS:      28817  HIT:      28727  MISS:         90
cpu0_DTLB LOAD      ACCESS:      16113  HIT:      16030  MISS:         83
cpu0_DTLB RFO       ACCESS:      12704  HIT:      12697  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8186  HIT:       8182  MISS:          4
cpu0_ITLB LOAD      ACCESS:       8186  HIT:       8182  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      11098  HIT:      11070  MISS:         28
cpu0_L1I LOAD      ACCESS:      11098  HIT:      11070  MISS:         28
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         94  HIT:         89  MISS:          5
cpu0_STLB LOAD      ACCESS:         87  HIT:         82  MISS:          5
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      55353  HIT:      55284  MISS:         69
cpu0_L1D LOAD      ACCESS:      19399  HIT:      19339  MISS:         60
cpu0_L1D RFO       ACCESS:      35949  HIT:      35940  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        109  HIT:         31  MISS:         78
cpu0_L2C LOAD      ACCESS:         88  HIT:         18  MISS:         70
cpu0_L2C RFO       ACCESS:          9  HIT:          1  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         78  HIT:          0  MISS:         78
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78826 instructions: 13411920 cycles: 7500000
cpu1_DTLB TOTAL     ACCESS:      28241  HIT:      28146  MISS:         95
cpu1_DTLB LOAD      ACCESS:      16079  HIT:      15992  MISS:         87
cpu1_DTLB RFO       ACCESS:      12162  HIT:      12154  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       8564  HIT:       8559  MISS:          5
cpu1_ITLB LOAD      ACCESS:       8564  HIT:       8559  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      11003  HIT:      10973  MISS:         30
cpu1_L1I LOAD      ACCESS:      11003  HIT:      10973  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        100  HIT:         95  MISS:          5
cpu1_STLB LOAD      ACCESS:         92  HIT:         87  MISS:          5
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      54988  HIT:      54916  MISS:         72
cpu1_L1D LOAD      ACCESS:      19173  HIT:      19110  MISS:         63
cpu1_L1D RFO       ACCESS:      35810  HIT:      35801  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        115  HIT:         34  MISS:         81
cpu1_L2C LOAD      ACCESS:         93  HIT:         20  MISS:         73
cpu1_L2C RFO       ACCESS:          9  HIT:          1  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78834 instructions: 13412569 cycles: 7500000
cpu0_DTLB TOTAL     ACCESS:      28817  HIT:      28727  MISS:         90
cpu0_DTLB LOAD      ACCESS:      16113  HIT:      16030  MISS:         83
cpu0_DTLB RFO       ACCESS:      12704  HIT:      12697  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.3444 cycles
cpu0_ITLB TOTAL     ACCESS:       8186  HIT:       8182  MISS:          4
cpu0_ITLB LOAD      ACCESS:       8186  HIT:       8182  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_L1I TOTAL     ACCESS:      11098  HIT:      11070  MISS:         28
cpu0_L1I LOAD      ACCESS:      11098  HIT:      11070  MISS:         28
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 105.429 cycles
cpu0_STLB TOTAL     ACCESS:         94  HIT:         89  MISS:          5
cpu0_STLB LOAD      ACCESS:         87  HIT:         82  MISS:          5
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      55353  HIT:      55284  MISS:         69
cpu0_L1D LOAD      ACCESS:      19399  HIT:      19339  MISS:         60
cpu0_L1D RFO       ACCESS:      35949  HIT:      35940  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 198.58 cycles
cpu0_L2C TOTAL     ACCESS:        109  HIT:         31  MISS:         78
cpu0_L2C LOAD      ACCESS:         88  HIT:         18  MISS:         70
cpu0_L2C RFO       ACCESS:          9  HIT:          1  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 199.462 cycles
LLC TOTAL     ACCESS:         78  HIT:          0  MISS:         78
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 363.231 cycles

CPU 1 cumulative IPC: 1.78826 instructions: 13411920 cycles: 7500000
cpu1_DTLB TOTAL     ACCESS:      28241  HIT:      28146  MISS:         95
cpu1_DTLB LOAD      ACCESS:      16079  HIT:      15992  MISS:         87
cpu1_DTLB RFO       ACCESS:      12162  HIT:      12154  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 19.8842 cycles
cpu1_ITLB TOTAL     ACCESS:       8564  HIT:       8559  MISS:          5
cpu1_ITLB LOAD      ACCESS:       8564  HIT:       8559  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu1_L1I TOTAL     ACCESS:      11003  HIT:      10973  MISS:         30
cpu1_L1I LOAD      ACCESS:      11003  HIT:      10973  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 95.5333 cycles
cpu1_STLB TOTAL     ACCESS:        100  HIT:         95  MISS:          5
cpu1_STLB LOAD      ACCESS:         92  HIT:         87  MISS:          5
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.8 cycles
cpu1_L1D TOTAL     ACCESS:      54988  HIT:      54916  MISS:         72
cpu1_L1D LOAD      ACCESS:      19173  HIT:      19110  MISS:         63
cpu1_L1D RFO       ACCESS:      35810  HIT:      35801  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 200.25 cycles
cpu1_L2C TOTAL     ACCESS:        115  HIT:         34  MISS:         81
cpu1_L2C LOAD      ACCESS:         93  HIT:         20  MISS:         73
cpu1_L2C RFO       ACCESS:          9  HIT:          1  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 199.247 cycles
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         73  HIT:          0  MISS:         73
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 349.778 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          3  ROW_BUFFER_MISS:        155
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3977% MPKI: 0.0383957 Average ROB Occupancy at Mispredict: 164.338
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000223671
BRANCH_INDIRECT: 0.000894683
BRANCH_CONDITIONAL: 0.0369057
BRANCH_DIRECT_CALL: 0.000149114
BRANCH_INDIRECT_CALL: 7.45569e-05
BRANCH_RETURN: 0.000149114


CPU 1 Branch Prediction Accuracy: 97.3691% MPKI: 0.0389206 Average ROB Occupancy at Mispredict: 158.619
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000223682
BRANCH_INDIRECT: 0.000894726
BRANCH_CONDITIONAL: 0.0374294
BRANCH_DIRECT_CALL: 0.000149121
BRANCH_INDIRECT_CALL: 7.45605e-05
BRANCH_RETURN: 0.000149121

(Simulation time: 0 hr 1 min 37 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78883 instructions: 13595123 cycles: 7600000
cpu0_DTLB TOTAL     ACCESS:      33452  HIT:      33444  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18594  HIT:      18586  MISS:          8
cpu0_DTLB RFO       ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9512  HIT:       9512  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9512  HIT:       9512  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I LOAD      ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65241  HIT:      65241  MISS:          0
cpu0_L1D LOAD      ACCESS:      22645  HIT:      22645  MISS:          0
cpu0_L1D RFO       ACCESS:      42596  HIT:      42596  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7889 instructions: 13595619 cycles: 7600000
cpu1_DTLB TOTAL     ACCESS:      33004  HIT:      32996  MISS:          8
cpu1_DTLB LOAD      ACCESS:      18744  HIT:      18736  MISS:          8
cpu1_DTLB RFO       ACCESS:      14260  HIT:      14260  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10051  HIT:      10051  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10051  HIT:      10051  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I LOAD      ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65421  HIT:      65421  MISS:          0
cpu1_L1D LOAD      ACCESS:      22561  HIT:      22561  MISS:          0
cpu1_L1D RFO       ACCESS:      42860  HIT:      42860  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78883 instructions: 13595123 cycles: 7600000
cpu0_DTLB TOTAL     ACCESS:      33452  HIT:      33444  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18594  HIT:      18586  MISS:          8
cpu0_DTLB RFO       ACCESS:      14858  HIT:      14858  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu0_ITLB TOTAL     ACCESS:       9512  HIT:       9512  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9512  HIT:       9512  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I LOAD      ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65241  HIT:      65241  MISS:          0
cpu0_L1D LOAD      ACCESS:      22645  HIT:      22645  MISS:          0
cpu0_L1D RFO       ACCESS:      42596  HIT:      42596  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7889 instructions: 13595619 cycles: 7600000
cpu1_DTLB TOTAL     ACCESS:      33004  HIT:      32996  MISS:          8
cpu1_DTLB LOAD      ACCESS:      18744  HIT:      18736  MISS:          8
cpu1_DTLB RFO       ACCESS:      14260  HIT:      14260  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu1_ITLB TOTAL     ACCESS:      10051  HIT:      10051  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10051  HIT:      10051  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I LOAD      ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65421  HIT:      65421  MISS:          0
cpu1_L1D LOAD      ACCESS:      22561  HIT:      22561  MISS:          0
cpu1_L1D RFO       ACCESS:      42860  HIT:      42860  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5736% MPKI: 0.0409693 Average ROB Occupancy at Mispredict: 175.706
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0409706
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5746% MPKI: 0.0411897 Average ROB Occupancy at Mispredict: 171.102
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0411897
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.78948 instructions: 13779008 cycles: 7700000
cpu0_DTLB TOTAL     ACCESS:      33573  HIT:      33573  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18628  HIT:      18628  MISS:          0
cpu0_DTLB RFO       ACCESS:      14945  HIT:      14945  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12908  HIT:      12908  MISS:          0
cpu0_L1I LOAD      ACCESS:      12908  HIT:      12908  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65645  HIT:      65645  MISS:          0
cpu0_L1D LOAD      ACCESS:      22742  HIT:      22742  MISS:          0
cpu0_L1D RFO       ACCESS:      42903  HIT:      42903  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.78972 instructions: 13780813 cycles: 7700000
cpu1_DTLB TOTAL     ACCESS:      33209  HIT:      33209  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18835  HIT:      18835  MISS:          0
cpu1_DTLB RFO       ACCESS:      14374  HIT:      14374  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10148  HIT:      10148  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10148  HIT:      10148  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I LOAD      ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65898  HIT:      65898  MISS:          0
cpu1_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu1_L1D RFO       ACCESS:      43211  HIT:      43211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78948 instructions: 13779008 cycles: 7700000
cpu0_DTLB TOTAL     ACCESS:      33573  HIT:      33573  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18628  HIT:      18628  MISS:          0
cpu0_DTLB RFO       ACCESS:      14945  HIT:      14945  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12908  HIT:      12908  MISS:          0
cpu0_L1I LOAD      ACCESS:      12908  HIT:      12908  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65645  HIT:      65645  MISS:          0
cpu0_L1D LOAD      ACCESS:      22742  HIT:      22742  MISS:          0
cpu0_L1D RFO       ACCESS:      42903  HIT:      42903  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.78972 instructions: 13780813 cycles: 7700000
cpu1_DTLB TOTAL     ACCESS:      33209  HIT:      33209  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18835  HIT:      18835  MISS:          0
cpu1_DTLB RFO       ACCESS:      14374  HIT:      14374  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10148  HIT:      10148  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10148  HIT:      10148  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I LOAD      ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65898  HIT:      65898  MISS:          0
cpu1_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu1_L1D RFO       ACCESS:      43211  HIT:      43211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4749% MPKI: 0.0422369 Average ROB Occupancy at Mispredict: 168.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0422382
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4773% MPKI: 0.0425229 Average ROB Occupancy at Mispredict: 165.551
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0425229
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79017 instructions: 13963317 cycles: 7800000
cpu0_DTLB TOTAL     ACCESS:      33605  HIT:      33605  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18630  HIT:      18630  MISS:          0
cpu0_DTLB RFO       ACCESS:      14975  HIT:      14975  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12951  HIT:      12951  MISS:          0
cpu0_L1I LOAD      ACCESS:      12951  HIT:      12951  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65775  HIT:      65775  MISS:          0
cpu0_L1D LOAD      ACCESS:      22733  HIT:      22733  MISS:          0
cpu0_L1D RFO       ACCESS:      43042  HIT:      43042  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79059 instructions: 13966628 cycles: 7800000
cpu1_DTLB TOTAL     ACCESS:      33223  HIT:      33223  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18819  HIT:      18819  MISS:          0
cpu1_DTLB RFO       ACCESS:      14404  HIT:      14404  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12819  HIT:      12819  MISS:          0
cpu1_L1I LOAD      ACCESS:      12819  HIT:      12819  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66079  HIT:      66079  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      43409  HIT:      43409  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79017 instructions: 13963317 cycles: 7800000
cpu0_DTLB TOTAL     ACCESS:      33605  HIT:      33605  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18630  HIT:      18630  MISS:          0
cpu0_DTLB RFO       ACCESS:      14975  HIT:      14975  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12951  HIT:      12951  MISS:          0
cpu0_L1I LOAD      ACCESS:      12951  HIT:      12951  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65775  HIT:      65775  MISS:          0
cpu0_L1D LOAD      ACCESS:      22733  HIT:      22733  MISS:          0
cpu0_L1D RFO       ACCESS:      43042  HIT:      43042  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79059 instructions: 13966628 cycles: 7800000
cpu1_DTLB TOTAL     ACCESS:      33223  HIT:      33223  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18819  HIT:      18819  MISS:          0
cpu1_DTLB RFO       ACCESS:      14404  HIT:      14404  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12819  HIT:      12819  MISS:          0
cpu1_L1I LOAD      ACCESS:      12819  HIT:      12819  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66079  HIT:      66079  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      43409  HIT:      43409  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5882% MPKI: 0.0398891 Average ROB Occupancy at Mispredict: 177.368
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0398902
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5885% MPKI: 0.0400956 Average ROB Occupancy at Mispredict: 172.925
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0400956
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 41 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.7907 instructions: 14146566 cycles: 7900000
cpu0_DTLB TOTAL     ACCESS:      33526  HIT:      33523  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18618  HIT:      18616  MISS:          2
cpu0_DTLB RFO       ACCESS:      14908  HIT:      14907  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9562  HIT:       9562  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9562  HIT:       9562  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I LOAD      ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65458  HIT:      65458  MISS:          0
cpu0_L1D LOAD      ACCESS:      22705  HIT:      22705  MISS:          0
cpu0_L1D RFO       ACCESS:      42753  HIT:      42753  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79129 instructions: 14151223 cycles: 7900000
cpu1_DTLB TOTAL     ACCESS:      33126  HIT:      33123  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18799  HIT:      18797  MISS:          2
cpu1_DTLB RFO       ACCESS:      14327  HIT:      14326  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12760  HIT:      12760  MISS:          0
cpu1_L1I LOAD      ACCESS:      12760  HIT:      12760  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65702  HIT:      65702  MISS:          0
cpu1_L1D LOAD      ACCESS:      22655  HIT:      22655  MISS:          0
cpu1_L1D RFO       ACCESS:      43047  HIT:      43047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.7907 instructions: 14146566 cycles: 7900000
cpu0_DTLB TOTAL     ACCESS:      33526  HIT:      33523  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18618  HIT:      18616  MISS:          2
cpu0_DTLB RFO       ACCESS:      14908  HIT:      14907  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:       9562  HIT:       9562  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9562  HIT:       9562  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I LOAD      ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65458  HIT:      65458  MISS:          0
cpu0_L1D LOAD      ACCESS:      22705  HIT:      22705  MISS:          0
cpu0_L1D RFO       ACCESS:      42753  HIT:      42753  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79129 instructions: 14151223 cycles: 7900000
cpu1_DTLB TOTAL     ACCESS:      33126  HIT:      33123  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18799  HIT:      18797  MISS:          2
cpu1_DTLB RFO       ACCESS:      14327  HIT:      14326  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_ITLB TOTAL     ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12760  HIT:      12760  MISS:          0
cpu1_L1I LOAD      ACCESS:      12760  HIT:      12760  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65702  HIT:      65702  MISS:          0
cpu1_L1D LOAD      ACCESS:      22655  HIT:      22655  MISS:          0
cpu1_L1D RFO       ACCESS:      43047  HIT:      43047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5128% MPKI: 0.0404327 Average ROB Occupancy at Mispredict: 170.851
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0404338
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5128% MPKI: 0.0407739 Average ROB Occupancy at Mispredict: 167.243
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0407739
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 42 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79135 instructions: 14330806 cycles: 8000000
cpu0_DTLB TOTAL     ACCESS:      33594  HIT:      33594  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18624  HIT:      18624  MISS:          0
cpu0_DTLB RFO       ACCESS:      14970  HIT:      14970  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9600  HIT:       9600  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9600  HIT:       9600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65678  HIT:      65678  MISS:          0
cpu0_L1D LOAD      ACCESS:      22695  HIT:      22695  MISS:          0
cpu0_L1D RFO       ACCESS:      42983  HIT:      42983  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79209 instructions: 14336707 cycles: 8000000
cpu1_DTLB TOTAL     ACCESS:      33174  HIT:      33174  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18792  HIT:      18792  MISS:          0
cpu1_DTLB RFO       ACCESS:      14382  HIT:      14382  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12794  HIT:      12794  MISS:          0
cpu1_L1I LOAD      ACCESS:      12794  HIT:      12794  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65910  HIT:      65910  MISS:          0
cpu1_L1D LOAD      ACCESS:      22633  HIT:      22633  MISS:          0
cpu1_L1D RFO       ACCESS:      43277  HIT:      43277  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79135 instructions: 14330806 cycles: 8000000
cpu0_DTLB TOTAL     ACCESS:      33594  HIT:      33594  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18624  HIT:      18624  MISS:          0
cpu0_DTLB RFO       ACCESS:      14970  HIT:      14970  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9600  HIT:       9600  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9600  HIT:       9600  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65678  HIT:      65678  MISS:          0
cpu0_L1D LOAD      ACCESS:      22695  HIT:      22695  MISS:          0
cpu0_L1D RFO       ACCESS:      42983  HIT:      42983  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79209 instructions: 14336707 cycles: 8000000
cpu1_DTLB TOTAL     ACCESS:      33174  HIT:      33174  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18792  HIT:      18792  MISS:          0
cpu1_DTLB RFO       ACCESS:      14382  HIT:      14382  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12794  HIT:      12794  MISS:          0
cpu1_L1I LOAD      ACCESS:      12794  HIT:      12794  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65910  HIT:      65910  MISS:          0
cpu1_L1D LOAD      ACCESS:      22633  HIT:      22633  MISS:          0
cpu1_L1D RFO       ACCESS:      43277  HIT:      43277  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5312% MPKI: 0.0397733 Average ROB Occupancy at Mispredict: 172.809
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0397745
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5117% MPKI: 0.0403858 Average ROB Occupancy at Mispredict: 167.934
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0403858
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79196 instructions: 14514854 cycles: 8100000
cpu0_DTLB TOTAL     ACCESS:      33613  HIT:      33613  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18654  HIT:      18654  MISS:          0
cpu0_DTLB RFO       ACCESS:      14959  HIT:      14959  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9644  HIT:       9644  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9644  HIT:       9644  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12931  HIT:      12931  MISS:          0
cpu0_L1I LOAD      ACCESS:      12931  HIT:      12931  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65689  HIT:      65689  MISS:          0
cpu0_L1D LOAD      ACCESS:      22812  HIT:      22812  MISS:          0
cpu0_L1D RFO       ACCESS:      42877  HIT:      42877  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79286 instructions: 14522156 cycles: 8100000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33241  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18888  HIT:      18888  MISS:          0
cpu1_DTLB RFO       ACCESS:      14353  HIT:      14353  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10182  HIT:      10182  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10182  HIT:      10182  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12807  HIT:      12807  MISS:          0
cpu1_L1I LOAD      ACCESS:      12807  HIT:      12807  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65973  HIT:      65973  MISS:          0
cpu1_L1D LOAD      ACCESS:      22773  HIT:      22773  MISS:          0
cpu1_L1D RFO       ACCESS:      43200  HIT:      43200  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79196 instructions: 14514854 cycles: 8100000
cpu0_DTLB TOTAL     ACCESS:      33613  HIT:      33613  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18654  HIT:      18654  MISS:          0
cpu0_DTLB RFO       ACCESS:      14959  HIT:      14959  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9644  HIT:       9644  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9644  HIT:       9644  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12931  HIT:      12931  MISS:          0
cpu0_L1I LOAD      ACCESS:      12931  HIT:      12931  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65689  HIT:      65689  MISS:          0
cpu0_L1D LOAD      ACCESS:      22812  HIT:      22812  MISS:          0
cpu0_L1D RFO       ACCESS:      42877  HIT:      42877  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79286 instructions: 14522156 cycles: 8100000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33241  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18888  HIT:      18888  MISS:          0
cpu1_DTLB RFO       ACCESS:      14353  HIT:      14353  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10182  HIT:      10182  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10182  HIT:      10182  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12807  HIT:      12807  MISS:          0
cpu1_L1I LOAD      ACCESS:      12807  HIT:      12807  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65973  HIT:      65973  MISS:          0
cpu1_L1D LOAD      ACCESS:      22773  HIT:      22773  MISS:          0
cpu1_L1D RFO       ACCESS:      43200  HIT:      43200  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4114% MPKI: 0.0412669 Average ROB Occupancy at Mispredict: 164.068
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0412681
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4342% MPKI: 0.0411785 Average ROB Occupancy at Mispredict: 162.232
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0411785
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79243 instructions: 14697920 cycles: 8200000
cpu0_DTLB TOTAL     ACCESS:      33460  HIT:      33455  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18587  HIT:      18583  MISS:          4
cpu0_DTLB RFO       ACCESS:      14873  HIT:      14872  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9597  HIT:       9597  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9597  HIT:       9597  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12910  HIT:      12910  MISS:          0
cpu0_L1I LOAD      ACCESS:      12910  HIT:      12910  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65325  HIT:      65325  MISS:          0
cpu0_L1D LOAD      ACCESS:      22715  HIT:      22715  MISS:          0
cpu0_L1D RFO       ACCESS:      42610  HIT:      42610  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79351 instructions: 14706791 cycles: 8200000
cpu1_DTLB TOTAL     ACCESS:      33151  HIT:      33146  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18845  HIT:      18841  MISS:          4
cpu1_DTLB RFO       ACCESS:      14306  HIT:      14305  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12808  HIT:      12808  MISS:          0
cpu1_L1I LOAD      ACCESS:      12808  HIT:      12808  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65637  HIT:      65637  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      42967  HIT:      42967  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79243 instructions: 14697920 cycles: 8200000
cpu0_DTLB TOTAL     ACCESS:      33460  HIT:      33455  MISS:          5
cpu0_DTLB LOAD      ACCESS:      18587  HIT:      18583  MISS:          4
cpu0_DTLB RFO       ACCESS:      14873  HIT:      14872  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:       9597  HIT:       9597  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9597  HIT:       9597  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12910  HIT:      12910  MISS:          0
cpu0_L1I LOAD      ACCESS:      12910  HIT:      12910  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65325  HIT:      65325  MISS:          0
cpu0_L1D LOAD      ACCESS:      22715  HIT:      22715  MISS:          0
cpu0_L1D RFO       ACCESS:      42610  HIT:      42610  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79351 instructions: 14706791 cycles: 8200000
cpu1_DTLB TOTAL     ACCESS:      33151  HIT:      33146  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18845  HIT:      18841  MISS:          4
cpu1_DTLB RFO       ACCESS:      14306  HIT:      14305  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_ITLB TOTAL     ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12808  HIT:      12808  MISS:          0
cpu1_L1I LOAD      ACCESS:      12808  HIT:      12808  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65637  HIT:      65637  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      42967  HIT:      42967  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3965% MPKI: 0.040889 Average ROB Occupancy at Mispredict: 162.441
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0408901
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.3836% MPKI: 0.0414094 Average ROB Occupancy at Mispredict: 158.714
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0414094
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 45 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79298 instructions: 14881745 cycles: 8300000
cpu0_DTLB TOTAL     ACCESS:      33569  HIT:      33569  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18645  HIT:      18645  MISS:          0
cpu0_DTLB RFO       ACCESS:      14924  HIT:      14924  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9609  HIT:       9609  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9609  HIT:       9609  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12873  HIT:      12873  MISS:          0
cpu0_L1I LOAD      ACCESS:      12873  HIT:      12873  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65596  HIT:      65595  MISS:          1
cpu0_L1D LOAD      ACCESS:      22775  HIT:      22774  MISS:          1
cpu0_L1D RFO       ACCESS:      42821  HIT:      42821  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79423 instructions: 14892132 cycles: 8300000
cpu1_DTLB TOTAL     ACCESS:      33248  HIT:      33248  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18892  HIT:      18892  MISS:          0
cpu1_DTLB RFO       ACCESS:      14356  HIT:      14356  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10153  HIT:      10153  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10153  HIT:      10153  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12740  HIT:      12740  MISS:          0
cpu1_L1I LOAD      ACCESS:      12740  HIT:      12740  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65938  HIT:      65937  MISS:          1
cpu1_L1D LOAD      ACCESS:      22762  HIT:      22761  MISS:          1
cpu1_L1D RFO       ACCESS:      43176  HIT:      43176  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79298 instructions: 14881745 cycles: 8300000
cpu0_DTLB TOTAL     ACCESS:      33569  HIT:      33569  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18645  HIT:      18645  MISS:          0
cpu0_DTLB RFO       ACCESS:      14924  HIT:      14924  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9609  HIT:       9609  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9609  HIT:       9609  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12873  HIT:      12873  MISS:          0
cpu0_L1I LOAD      ACCESS:      12873  HIT:      12873  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65596  HIT:      65595  MISS:          1
cpu0_L1D LOAD      ACCESS:      22775  HIT:      22774  MISS:          1
cpu0_L1D RFO       ACCESS:      42821  HIT:      42821  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79423 instructions: 14892132 cycles: 8300000
cpu1_DTLB TOTAL     ACCESS:      33248  HIT:      33248  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18892  HIT:      18892  MISS:          0
cpu1_DTLB RFO       ACCESS:      14356  HIT:      14356  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10153  HIT:      10153  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10153  HIT:      10153  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12740  HIT:      12740  MISS:          0
cpu1_L1I LOAD      ACCESS:      12740  HIT:      12740  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65938  HIT:      65937  MISS:          1
cpu1_L1D LOAD      ACCESS:      22762  HIT:      22761  MISS:          1
cpu1_L1D RFO       ACCESS:      43176  HIT:      43176  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4057% MPKI: 0.0402496 Average ROB Occupancy at Mispredict: 164.731
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0402507
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4022% MPKI: 0.0406255 Average ROB Occupancy at Mispredict: 160.458
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0406255
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79348 instructions: 15065231 cycles: 8400000
cpu0_DTLB TOTAL     ACCESS:      33540  HIT:      33540  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_DTLB RFO       ACCESS:      14922  HIT:      14922  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9590  HIT:       9590  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9590  HIT:       9590  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12887  HIT:      12887  MISS:          0
cpu0_L1I LOAD      ACCESS:      12887  HIT:      12887  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65565  HIT:      65565  MISS:          0
cpu0_L1D LOAD      ACCESS:      22768  HIT:      22768  MISS:          0
cpu0_L1D RFO       ACCESS:      42797  HIT:      42797  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79492 instructions: 15077331 cycles: 8400000
cpu1_DTLB TOTAL     ACCESS:      33252  HIT:      33252  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18894  HIT:      18894  MISS:          0
cpu1_DTLB RFO       ACCESS:      14358  HIT:      14358  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10132  HIT:      10132  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10132  HIT:      10132  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12776  HIT:      12776  MISS:          0
cpu1_L1I LOAD      ACCESS:      12776  HIT:      12776  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65966  HIT:      65966  MISS:          0
cpu1_L1D LOAD      ACCESS:      22754  HIT:      22754  MISS:          0
cpu1_L1D RFO       ACCESS:      43212  HIT:      43212  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79348 instructions: 15065231 cycles: 8400000
cpu0_DTLB TOTAL     ACCESS:      33540  HIT:      33540  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18618  HIT:      18618  MISS:          0
cpu0_DTLB RFO       ACCESS:      14922  HIT:      14922  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9590  HIT:       9590  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9590  HIT:       9590  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12887  HIT:      12887  MISS:          0
cpu0_L1I LOAD      ACCESS:      12887  HIT:      12887  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65565  HIT:      65565  MISS:          0
cpu0_L1D LOAD      ACCESS:      22768  HIT:      22768  MISS:          0
cpu0_L1D RFO       ACCESS:      42797  HIT:      42797  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79492 instructions: 15077331 cycles: 8400000
cpu1_DTLB TOTAL     ACCESS:      33252  HIT:      33252  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18894  HIT:      18894  MISS:          0
cpu1_DTLB RFO       ACCESS:      14358  HIT:      14358  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10132  HIT:      10132  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10132  HIT:      10132  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12776  HIT:      12776  MISS:          0
cpu1_L1I LOAD      ACCESS:      12776  HIT:      12776  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65966  HIT:      65966  MISS:          0
cpu1_L1D LOAD      ACCESS:      22754  HIT:      22754  MISS:          0
cpu1_L1D RFO       ACCESS:      43212  HIT:      43212  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4513% MPKI: 0.0389628 Average ROB Occupancy at Mispredict: 167.288
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0389639
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4773% MPKI: 0.0388663 Average ROB Occupancy at Mispredict: 165.331
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0388663
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 47 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79401 instructions: 15249116 cycles: 8500000
cpu0_DTLB TOTAL     ACCESS:      33652  HIT:      33649  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18718  HIT:      18715  MISS:          3
cpu0_DTLB RFO       ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12935  HIT:      12935  MISS:          0
cpu0_L1I LOAD      ACCESS:      12935  HIT:      12935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65718  HIT:      65718  MISS:          0
cpu0_L1D LOAD      ACCESS:      22885  HIT:      22885  MISS:          0
cpu0_L1D RFO       ACCESS:      42833  HIT:      42833  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.7956 instructions: 15262573 cycles: 8500000
cpu1_DTLB TOTAL     ACCESS:      33296  HIT:      33293  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18954  HIT:      18951  MISS:          3
cpu1_DTLB RFO       ACCESS:      14342  HIT:      14342  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10129  HIT:      10129  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10129  HIT:      10129  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I LOAD      ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65991  HIT:      65991  MISS:          0
cpu1_L1D LOAD      ACCESS:      22856  HIT:      22856  MISS:          0
cpu1_L1D RFO       ACCESS:      43135  HIT:      43135  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79401 instructions: 15249116 cycles: 8500000
cpu0_DTLB TOTAL     ACCESS:      33652  HIT:      33649  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18718  HIT:      18715  MISS:          3
cpu0_DTLB RFO       ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9596  HIT:       9596  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12935  HIT:      12935  MISS:          0
cpu0_L1I LOAD      ACCESS:      12935  HIT:      12935  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65718  HIT:      65718  MISS:          0
cpu0_L1D LOAD      ACCESS:      22885  HIT:      22885  MISS:          0
cpu0_L1D RFO       ACCESS:      42833  HIT:      42833  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.7956 instructions: 15262573 cycles: 8500000
cpu1_DTLB TOTAL     ACCESS:      33296  HIT:      33293  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18954  HIT:      18951  MISS:          3
cpu1_DTLB RFO       ACCESS:      14342  HIT:      14342  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_ITLB TOTAL     ACCESS:      10129  HIT:      10129  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10129  HIT:      10129  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I LOAD      ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65991  HIT:      65991  MISS:          0
cpu1_L1D LOAD      ACCESS:      22856  HIT:      22856  MISS:          0
cpu1_L1D RFO       ACCESS:      43135  HIT:      43135  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4576% MPKI: 0.0385586 Average ROB Occupancy at Mispredict: 167.014
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0385596
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4379% MPKI: 0.0391153 Average ROB Occupancy at Mispredict: 162.402
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0391153
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 48 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79462 instructions: 15433697 cycles: 8600000
cpu0_DTLB TOTAL     ACCESS:      33594  HIT:      33594  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18608  HIT:      18608  MISS:          0
cpu0_DTLB RFO       ACCESS:      14986  HIT:      14986  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9608  HIT:       9608  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9608  HIT:       9608  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12962  HIT:      12962  MISS:          0
cpu0_L1I LOAD      ACCESS:      12962  HIT:      12962  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65743  HIT:      65743  MISS:          0
cpu0_L1D LOAD      ACCESS:      22722  HIT:      22722  MISS:          0
cpu0_L1D RFO       ACCESS:      43021  HIT:      43021  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79633 instructions: 15448439 cycles: 8600000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33241  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18841  HIT:      18841  MISS:          0
cpu1_DTLB RFO       ACCESS:      14400  HIT:      14400  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10156  HIT:      10156  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10156  HIT:      10156  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12841  HIT:      12841  MISS:          0
cpu1_L1I LOAD      ACCESS:      12841  HIT:      12841  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66008  HIT:      66008  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      43338  HIT:      43338  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79462 instructions: 15433697 cycles: 8600000
cpu0_DTLB TOTAL     ACCESS:      33594  HIT:      33594  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18608  HIT:      18608  MISS:          0
cpu0_DTLB RFO       ACCESS:      14986  HIT:      14986  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9608  HIT:       9608  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9608  HIT:       9608  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12962  HIT:      12962  MISS:          0
cpu0_L1I LOAD      ACCESS:      12962  HIT:      12962  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65743  HIT:      65743  MISS:          0
cpu0_L1D LOAD      ACCESS:      22722  HIT:      22722  MISS:          0
cpu0_L1D RFO       ACCESS:      43021  HIT:      43021  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79633 instructions: 15448439 cycles: 8600000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33241  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18841  HIT:      18841  MISS:          0
cpu1_DTLB RFO       ACCESS:      14400  HIT:      14400  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10156  HIT:      10156  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10156  HIT:      10156  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12841  HIT:      12841  MISS:          0
cpu1_L1I LOAD      ACCESS:      12841  HIT:      12841  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66008  HIT:      66008  MISS:          0
cpu1_L1D LOAD      ACCESS:      22670  HIT:      22670  MISS:          0
cpu1_L1D RFO       ACCESS:      43338  HIT:      43338  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4766% MPKI: 0.0379031 Average ROB Occupancy at Mispredict: 169.26
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0379041
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.489% MPKI: 0.0379326 Average ROB Occupancy at Mispredict: 166.311
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0379326
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79515 instructions: 15617775 cycles: 8700000
cpu0_DTLB TOTAL     ACCESS:      33531  HIT:      33531  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18580  HIT:      18580  MISS:          0
cpu0_DTLB RFO       ACCESS:      14951  HIT:      14951  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9574  HIT:       9574  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9574  HIT:       9574  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12929  HIT:      12929  MISS:          0
cpu0_L1I LOAD      ACCESS:      12929  HIT:      12929  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65622  HIT:      65621  MISS:          1
cpu0_L1D LOAD      ACCESS:      22661  HIT:      22660  MISS:          1
cpu0_L1D RFO       ACCESS:      42961  HIT:      42961  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79691 instructions: 15633132 cycles: 8700000
cpu1_DTLB TOTAL     ACCESS:      33100  HIT:      33099  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18777  HIT:      18776  MISS:          1
cpu1_DTLB RFO       ACCESS:      14323  HIT:      14323  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10092  HIT:      10092  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10092  HIT:      10092  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12829  HIT:      12829  MISS:          0
cpu1_L1I LOAD      ACCESS:      12829  HIT:      12829  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65631  HIT:      65630  MISS:          1
cpu1_L1D LOAD      ACCESS:      22569  HIT:      22568  MISS:          1
cpu1_L1D RFO       ACCESS:      43062  HIT:      43062  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79515 instructions: 15617775 cycles: 8700000
cpu0_DTLB TOTAL     ACCESS:      33531  HIT:      33531  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18580  HIT:      18580  MISS:          0
cpu0_DTLB RFO       ACCESS:      14951  HIT:      14951  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9574  HIT:       9574  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9574  HIT:       9574  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12929  HIT:      12929  MISS:          0
cpu0_L1I LOAD      ACCESS:      12929  HIT:      12929  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65622  HIT:      65621  MISS:          1
cpu0_L1D LOAD      ACCESS:      22661  HIT:      22660  MISS:          1
cpu0_L1D RFO       ACCESS:      42961  HIT:      42961  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79691 instructions: 15633132 cycles: 8700000
cpu1_DTLB TOTAL     ACCESS:      33100  HIT:      33099  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18777  HIT:      18776  MISS:          1
cpu1_DTLB RFO       ACCESS:      14323  HIT:      14323  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu1_ITLB TOTAL     ACCESS:      10092  HIT:      10092  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10092  HIT:      10092  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12829  HIT:      12829  MISS:          0
cpu1_L1I LOAD      ACCESS:      12829  HIT:      12829  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65631  HIT:      65630  MISS:          1
cpu1_L1D LOAD      ACCESS:      22569  HIT:      22568  MISS:          1
cpu1_L1D RFO       ACCESS:      43062  HIT:      43062  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5114% MPKI: 0.036752 Average ROB Occupancy at Mispredict: 172.317
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.036753
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4927% MPKI: 0.0372286 Average ROB Occupancy at Mispredict: 166.706
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0372286
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 50 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79512 instructions: 15797025 cycles: 8800000
cpu0_DTLB TOTAL     ACCESS:      33197  HIT:      33187  MISS:         10
cpu0_DTLB LOAD      ACCESS:      18577  HIT:      18567  MISS:         10
cpu0_DTLB RFO       ACCESS:      14620  HIT:      14620  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12741  HIT:      12741  MISS:          0
cpu0_L1I LOAD      ACCESS:      12741  HIT:      12741  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64224  HIT:      64224  MISS:          0
cpu0_L1D LOAD      ACCESS:      22557  HIT:      22557  MISS:          0
cpu0_L1D RFO       ACCESS:      41667  HIT:      41667  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79711 instructions: 15814526 cycles: 8800000
cpu1_DTLB TOTAL     ACCESS:      32906  HIT:      32897  MISS:          9
cpu1_DTLB LOAD      ACCESS:      18756  HIT:      18747  MISS:          9
cpu1_DTLB RFO       ACCESS:      14150  HIT:      14150  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9952  HIT:       9952  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9952  HIT:       9952  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12653  HIT:      12653  MISS:          0
cpu1_L1I LOAD      ACCESS:      12653  HIT:      12653  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64793  HIT:      64793  MISS:          0
cpu1_L1D LOAD      ACCESS:      22572  HIT:      22572  MISS:          0
cpu1_L1D RFO       ACCESS:      42221  HIT:      42221  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79512 instructions: 15797025 cycles: 8800000
cpu0_DTLB TOTAL     ACCESS:      33197  HIT:      33187  MISS:         10
cpu0_DTLB LOAD      ACCESS:      18577  HIT:      18567  MISS:         10
cpu0_DTLB RFO       ACCESS:      14620  HIT:      14620  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.7 cycles
cpu0_ITLB TOTAL     ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12741  HIT:      12741  MISS:          0
cpu0_L1I LOAD      ACCESS:      12741  HIT:      12741  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64224  HIT:      64224  MISS:          0
cpu0_L1D LOAD      ACCESS:      22557  HIT:      22557  MISS:          0
cpu0_L1D RFO       ACCESS:      41667  HIT:      41667  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79711 instructions: 15814526 cycles: 8800000
cpu1_DTLB TOTAL     ACCESS:      32906  HIT:      32897  MISS:          9
cpu1_DTLB LOAD      ACCESS:      18756  HIT:      18747  MISS:          9
cpu1_DTLB RFO       ACCESS:      14150  HIT:      14150  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_ITLB TOTAL     ACCESS:       9952  HIT:       9952  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9952  HIT:       9952  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12653  HIT:      12653  MISS:          0
cpu1_L1I LOAD      ACCESS:      12653  HIT:      12653  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64793  HIT:      64793  MISS:          0
cpu1_L1D LOAD      ACCESS:      22572  HIT:      22572  MISS:          0
cpu1_L1D RFO       ACCESS:      42221  HIT:      42221  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3937% MPKI: 0.0376643 Average ROB Occupancy at Mispredict: 160.844
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0376653
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.3918% MPKI: 0.0379398 Average ROB Occupancy at Mispredict: 158.678
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0379398
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 51 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79553 instructions: 15980185 cycles: 8900000
cpu0_DTLB TOTAL     ACCESS:      33487  HIT:      33486  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18590  HIT:      18589  MISS:          1
cpu0_DTLB RFO       ACCESS:      14897  HIT:      14897  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9536  HIT:       9536  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9536  HIT:       9536  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65405  HIT:      65405  MISS:          0
cpu0_L1D LOAD      ACCESS:      22640  HIT:      22640  MISS:          0
cpu0_L1D RFO       ACCESS:      42765  HIT:      42765  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79765 instructions: 15999060 cycles: 8900000
cpu1_DTLB TOTAL     ACCESS:      33076  HIT:      33075  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18743  HIT:      18742  MISS:          1
cpu1_DTLB RFO       ACCESS:      14333  HIT:      14333  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10093  HIT:      10093  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10093  HIT:      10093  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12814  HIT:      12814  MISS:          0
cpu1_L1I LOAD      ACCESS:      12814  HIT:      12814  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65608  HIT:      65608  MISS:          0
cpu1_L1D LOAD      ACCESS:      22542  HIT:      22542  MISS:          0
cpu1_L1D RFO       ACCESS:      43066  HIT:      43066  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79553 instructions: 15980185 cycles: 8900000
cpu0_DTLB TOTAL     ACCESS:      33487  HIT:      33486  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18590  HIT:      18589  MISS:          1
cpu0_DTLB RFO       ACCESS:      14897  HIT:      14897  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:       9536  HIT:       9536  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9536  HIT:       9536  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65405  HIT:      65405  MISS:          0
cpu0_L1D LOAD      ACCESS:      22640  HIT:      22640  MISS:          0
cpu0_L1D RFO       ACCESS:      42765  HIT:      42765  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79765 instructions: 15999060 cycles: 8900000
cpu1_DTLB TOTAL     ACCESS:      33076  HIT:      33075  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18743  HIT:      18742  MISS:          1
cpu1_DTLB RFO       ACCESS:      14333  HIT:      14333  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu1_ITLB TOTAL     ACCESS:      10093  HIT:      10093  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10093  HIT:      10093  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12814  HIT:      12814  MISS:          0
cpu1_L1I LOAD      ACCESS:      12814  HIT:      12814  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65608  HIT:      65608  MISS:          0
cpu1_L1D LOAD      ACCESS:      22542  HIT:      22542  MISS:          0
cpu1_L1D RFO       ACCESS:      43066  HIT:      43066  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5313% MPKI: 0.0354805 Average ROB Occupancy at Mispredict: 173.561
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0354814
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5663% MPKI: 0.0352521 Average ROB Occupancy at Mispredict: 171.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0352521
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 52 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79602 instructions: 16164189 cycles: 9000000
cpu0_DTLB TOTAL     ACCESS:      33542  HIT:      33542  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18589  HIT:      18589  MISS:          0
cpu0_DTLB RFO       ACCESS:      14953  HIT:      14953  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12893  HIT:      12893  MISS:          0
cpu0_L1I LOAD      ACCESS:      12893  HIT:      12893  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65674  HIT:      65674  MISS:          0
cpu0_L1D LOAD      ACCESS:      22682  HIT:      22682  MISS:          0
cpu0_L1D RFO       ACCESS:      42992  HIT:      42992  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79825 instructions: 16184215 cycles: 9000000
cpu1_DTLB TOTAL     ACCESS:      33199  HIT:      33199  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18830  HIT:      18830  MISS:          0
cpu1_DTLB RFO       ACCESS:      14369  HIT:      14369  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10113  HIT:      10113  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10113  HIT:      10113  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12780  HIT:      12780  MISS:          0
cpu1_L1I LOAD      ACCESS:      12780  HIT:      12780  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65894  HIT:      65894  MISS:          0
cpu1_L1D LOAD      ACCESS:      22652  HIT:      22652  MISS:          0
cpu1_L1D RFO       ACCESS:      43242  HIT:      43242  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79602 instructions: 16164189 cycles: 9000000
cpu0_DTLB TOTAL     ACCESS:      33542  HIT:      33542  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18589  HIT:      18589  MISS:          0
cpu0_DTLB RFO       ACCESS:      14953  HIT:      14953  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12893  HIT:      12893  MISS:          0
cpu0_L1I LOAD      ACCESS:      12893  HIT:      12893  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65674  HIT:      65674  MISS:          0
cpu0_L1D LOAD      ACCESS:      22682  HIT:      22682  MISS:          0
cpu0_L1D RFO       ACCESS:      42992  HIT:      42992  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79825 instructions: 16184215 cycles: 9000000
cpu1_DTLB TOTAL     ACCESS:      33199  HIT:      33199  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18830  HIT:      18830  MISS:          0
cpu1_DTLB RFO       ACCESS:      14369  HIT:      14369  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10113  HIT:      10113  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10113  HIT:      10113  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12780  HIT:      12780  MISS:          0
cpu1_L1I LOAD      ACCESS:      12780  HIT:      12780  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65894  HIT:      65894  MISS:          0
cpu1_L1D LOAD      ACCESS:      22652  HIT:      22652  MISS:          0
cpu1_L1D RFO       ACCESS:      43242  HIT:      43242  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5302% MPKI: 0.0351385 Average ROB Occupancy at Mispredict: 174.079
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0351394
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4976% MPKI: 0.0358374 Average ROB Occupancy at Mispredict: 167.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0358374
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 53 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79648 instructions: 16348008 cycles: 9100000
cpu0_DTLB TOTAL     ACCESS:      33559  HIT:      33559  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18607  HIT:      18607  MISS:          0
cpu0_DTLB RFO       ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9575  HIT:       9575  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9575  HIT:       9575  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12915  HIT:      12915  MISS:          0
cpu0_L1I LOAD      ACCESS:      12915  HIT:      12915  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65585  HIT:      65584  MISS:          1
cpu0_L1D LOAD      ACCESS:      22679  HIT:      22678  MISS:          1
cpu0_L1D RFO       ACCESS:      42906  HIT:      42906  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79864 instructions: 16367613 cycles: 9100000
cpu1_DTLB TOTAL     ACCESS:      32985  HIT:      32981  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18740  HIT:      18736  MISS:          4
cpu1_DTLB RFO       ACCESS:      14245  HIT:      14245  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10053  HIT:      10053  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10053  HIT:      10053  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I LOAD      ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65253  HIT:      65252  MISS:          1
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22504  MISS:          1
cpu1_L1D RFO       ACCESS:      42748  HIT:      42748  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79648 instructions: 16348008 cycles: 9100000
cpu0_DTLB TOTAL     ACCESS:      33559  HIT:      33559  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18607  HIT:      18607  MISS:          0
cpu0_DTLB RFO       ACCESS:      14952  HIT:      14952  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9575  HIT:       9575  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9575  HIT:       9575  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12915  HIT:      12915  MISS:          0
cpu0_L1I LOAD      ACCESS:      12915  HIT:      12915  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65585  HIT:      65584  MISS:          1
cpu0_L1D LOAD      ACCESS:      22679  HIT:      22678  MISS:          1
cpu0_L1D RFO       ACCESS:      42906  HIT:      42906  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79864 instructions: 16367613 cycles: 9100000
cpu1_DTLB TOTAL     ACCESS:      32985  HIT:      32981  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18740  HIT:      18736  MISS:          4
cpu1_DTLB RFO       ACCESS:      14245  HIT:      14245  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_ITLB TOTAL     ACCESS:      10053  HIT:      10053  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10053  HIT:      10053  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I LOAD      ACCESS:      12798  HIT:      12798  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65253  HIT:      65252  MISS:          1
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22504  MISS:          1
cpu1_L1D RFO       ACCESS:      42748  HIT:      42748  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5181% MPKI: 0.0349881 Average ROB Occupancy at Mispredict: 173
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.034989
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4644% MPKI: 0.0358024 Average ROB Occupancy at Mispredict: 164.575
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0358024
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 54 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79655 instructions: 16528231 cycles: 9200000
cpu0_DTLB TOTAL     ACCESS:      33206  HIT:      33197  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18529  HIT:      18520  MISS:          9
cpu0_DTLB RFO       ACCESS:      14677  HIT:      14677  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9513  HIT:       9513  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9513  HIT:       9513  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12823  HIT:      12823  MISS:          0
cpu0_L1I LOAD      ACCESS:      12823  HIT:      12823  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64431  HIT:      64431  MISS:          0
cpu0_L1D LOAD      ACCESS:      22517  HIT:      22517  MISS:          0
cpu0_L1D RFO       ACCESS:      41914  HIT:      41914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79903 instructions: 16551051 cycles: 9200000
cpu1_DTLB TOTAL     ACCESS:      32980  HIT:      32975  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18721  HIT:      18716  MISS:          5
cpu1_DTLB RFO       ACCESS:      14259  HIT:      14259  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10062  HIT:      10062  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10062  HIT:      10062  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12761  HIT:      12761  MISS:          0
cpu1_L1I LOAD      ACCESS:      12761  HIT:      12761  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65246  HIT:      65246  MISS:          0
cpu1_L1D LOAD      ACCESS:      22511  HIT:      22511  MISS:          0
cpu1_L1D RFO       ACCESS:      42735  HIT:      42735  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79655 instructions: 16528231 cycles: 9200000
cpu0_DTLB TOTAL     ACCESS:      33206  HIT:      33197  MISS:          9
cpu0_DTLB LOAD      ACCESS:      18529  HIT:      18520  MISS:          9
cpu0_DTLB RFO       ACCESS:      14677  HIT:      14677  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.88889 cycles
cpu0_ITLB TOTAL     ACCESS:       9513  HIT:       9513  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9513  HIT:       9513  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12823  HIT:      12823  MISS:          0
cpu0_L1I LOAD      ACCESS:      12823  HIT:      12823  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64431  HIT:      64431  MISS:          0
cpu0_L1D LOAD      ACCESS:      22517  HIT:      22517  MISS:          0
cpu0_L1D RFO       ACCESS:      41914  HIT:      41914  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79903 instructions: 16551051 cycles: 9200000
cpu1_DTLB TOTAL     ACCESS:      32980  HIT:      32975  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18721  HIT:      18716  MISS:          5
cpu1_DTLB RFO       ACCESS:      14259  HIT:      14259  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_ITLB TOTAL     ACCESS:      10062  HIT:      10062  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10062  HIT:      10062  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12761  HIT:      12761  MISS:          0
cpu1_L1I LOAD      ACCESS:      12761  HIT:      12761  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65246  HIT:      65246  MISS:          0
cpu1_L1D LOAD      ACCESS:      22511  HIT:      22511  MISS:          0
cpu1_L1D RFO       ACCESS:      42735  HIT:      42735  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3719% MPKI: 0.0364216 Average ROB Occupancy at Mispredict: 161.095
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0364225
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4501% MPKI: 0.0356473 Average ROB Occupancy at Mispredict: 163.873
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0356473
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.797 instructions: 16712146 cycles: 9300000
cpu0_DTLB TOTAL     ACCESS:      33595  HIT:      33595  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18652  HIT:      18652  MISS:          0
cpu0_DTLB RFO       ACCESS:      14943  HIT:      14943  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9599  HIT:       9599  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9599  HIT:       9599  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12891  HIT:      12891  MISS:          0
cpu0_L1I LOAD      ACCESS:      12891  HIT:      12891  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65692  HIT:      65692  MISS:          0
cpu0_L1D LOAD      ACCESS:      22794  HIT:      22794  MISS:          0
cpu0_L1D RFO       ACCESS:      42898  HIT:      42898  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.79959 instructions: 16736205 cycles: 9300000
cpu1_DTLB TOTAL     ACCESS:      33217  HIT:      33217  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18870  HIT:      18870  MISS:          0
cpu1_DTLB RFO       ACCESS:      14347  HIT:      14347  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10139  HIT:      10139  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10139  HIT:      10139  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12752  HIT:      12752  MISS:          0
cpu1_L1I LOAD      ACCESS:      12752  HIT:      12752  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65928  HIT:      65928  MISS:          0
cpu1_L1D LOAD      ACCESS:      22732  HIT:      22732  MISS:          0
cpu1_L1D RFO       ACCESS:      43196  HIT:      43196  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.797 instructions: 16712146 cycles: 9300000
cpu0_DTLB TOTAL     ACCESS:      33595  HIT:      33595  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18652  HIT:      18652  MISS:          0
cpu0_DTLB RFO       ACCESS:      14943  HIT:      14943  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9599  HIT:       9599  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9599  HIT:       9599  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12891  HIT:      12891  MISS:          0
cpu0_L1I LOAD      ACCESS:      12891  HIT:      12891  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65692  HIT:      65692  MISS:          0
cpu0_L1D LOAD      ACCESS:      22794  HIT:      22794  MISS:          0
cpu0_L1D RFO       ACCESS:      42898  HIT:      42898  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.79959 instructions: 16736205 cycles: 9300000
cpu1_DTLB TOTAL     ACCESS:      33217  HIT:      33217  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18870  HIT:      18870  MISS:          0
cpu1_DTLB RFO       ACCESS:      14347  HIT:      14347  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10139  HIT:      10139  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10139  HIT:      10139  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12752  HIT:      12752  MISS:          0
cpu1_L1I LOAD      ACCESS:      12752  HIT:      12752  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65928  HIT:      65928  MISS:          0
cpu1_L1D LOAD      ACCESS:      22732  HIT:      22732  MISS:          0
cpu1_L1D RFO       ACCESS:      43196  HIT:      43196  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4513% MPKI: 0.0351233 Average ROB Occupancy at Mispredict: 166.639
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0351242
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.453% MPKI: 0.0353127 Average ROB Occupancy at Mispredict: 163.164
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0353127
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 56 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79748 instructions: 16896295 cycles: 9400000
cpu0_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18604  HIT:      18604  MISS:          0
cpu0_DTLB RFO       ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9539  HIT:       9539  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9539  HIT:       9539  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12904  HIT:      12904  MISS:          0
cpu0_L1I LOAD      ACCESS:      12904  HIT:      12904  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65697  HIT:      65696  MISS:          1
cpu0_L1D LOAD      ACCESS:      22665  HIT:      22664  MISS:          1
cpu0_L1D RFO       ACCESS:      43032  HIT:      43032  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80015 instructions: 16921392 cycles: 9400000
cpu1_DTLB TOTAL     ACCESS:      33179  HIT:      33179  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18800  HIT:      18800  MISS:          0
cpu1_DTLB RFO       ACCESS:      14379  HIT:      14379  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10109  HIT:      10109  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10109  HIT:      10109  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12789  HIT:      12789  MISS:          0
cpu1_L1I LOAD      ACCESS:      12789  HIT:      12789  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65887  HIT:      65886  MISS:          1
cpu1_L1D LOAD      ACCESS:      22613  HIT:      22612  MISS:          1
cpu1_L1D RFO       ACCESS:      43274  HIT:      43274  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79748 instructions: 16896295 cycles: 9400000
cpu0_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18604  HIT:      18604  MISS:          0
cpu0_DTLB RFO       ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9539  HIT:       9539  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9539  HIT:       9539  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12904  HIT:      12904  MISS:          0
cpu0_L1I LOAD      ACCESS:      12904  HIT:      12904  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65697  HIT:      65696  MISS:          1
cpu0_L1D LOAD      ACCESS:      22665  HIT:      22664  MISS:          1
cpu0_L1D RFO       ACCESS:      43032  HIT:      43032  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80015 instructions: 16921392 cycles: 9400000
cpu1_DTLB TOTAL     ACCESS:      33179  HIT:      33179  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18800  HIT:      18800  MISS:          0
cpu1_DTLB RFO       ACCESS:      14379  HIT:      14379  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10109  HIT:      10109  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10109  HIT:      10109  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12789  HIT:      12789  MISS:          0
cpu1_L1I LOAD      ACCESS:      12789  HIT:      12789  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65887  HIT:      65886  MISS:          1
cpu1_L1D LOAD      ACCESS:      22613  HIT:      22612  MISS:          1
cpu1_L1D RFO       ACCESS:      43274  HIT:      43274  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5846% MPKI: 0.0329058 Average ROB Occupancy at Mispredict: 178.414
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0329066
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.569% MPKI: 0.0332715 Average ROB Occupancy at Mispredict: 172.719
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0332715
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79775 instructions: 17078667 cycles: 9500000
cpu0_DTLB TOTAL     ACCESS:      33382  HIT:      33379  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18553  HIT:      18550  MISS:          3
cpu0_DTLB RFO       ACCESS:      14829  HIT:      14829  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12882  HIT:      12882  MISS:          0
cpu0_L1I LOAD      ACCESS:      12882  HIT:      12882  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65082  HIT:      65081  MISS:          1
cpu0_L1D LOAD      ACCESS:      22598  HIT:      22597  MISS:          1
cpu0_L1D RFO       ACCESS:      42484  HIT:      42484  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80054 instructions: 17105177 cycles: 9500000
cpu1_DTLB TOTAL     ACCESS:      33007  HIT:      33004  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18763  HIT:      18760  MISS:          3
cpu1_DTLB RFO       ACCESS:      14244  HIT:      14244  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12764  HIT:      12764  MISS:          0
cpu1_L1I LOAD      ACCESS:      12764  HIT:      12764  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65373  HIT:      65372  MISS:          1
cpu1_L1D LOAD      ACCESS:      22570  HIT:      22569  MISS:          1
cpu1_L1D RFO       ACCESS:      42803  HIT:      42803  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79775 instructions: 17078667 cycles: 9500000
cpu0_DTLB TOTAL     ACCESS:      33382  HIT:      33379  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18553  HIT:      18550  MISS:          3
cpu0_DTLB RFO       ACCESS:      14829  HIT:      14829  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12882  HIT:      12882  MISS:          0
cpu0_L1I LOAD      ACCESS:      12882  HIT:      12882  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65082  HIT:      65081  MISS:          1
cpu0_L1D LOAD      ACCESS:      22598  HIT:      22597  MISS:          1
cpu0_L1D RFO       ACCESS:      42484  HIT:      42484  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80054 instructions: 17105177 cycles: 9500000
cpu1_DTLB TOTAL     ACCESS:      33007  HIT:      33004  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18763  HIT:      18760  MISS:          3
cpu1_DTLB RFO       ACCESS:      14244  HIT:      14244  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12764  HIT:      12764  MISS:          0
cpu1_L1I LOAD      ACCESS:      12764  HIT:      12764  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65373  HIT:      65372  MISS:          1
cpu1_L1D LOAD      ACCESS:      22570  HIT:      22569  MISS:          1
cpu1_L1D RFO       ACCESS:      42803  HIT:      42803  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4801% MPKI: 0.0339597 Average ROB Occupancy at Mispredict: 169.266
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0339605
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4716% MPKI: 0.0342586 Average ROB Occupancy at Mispredict: 164.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0342586
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 58 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79823 instructions: 17262978 cycles: 9600000
cpu0_DTLB TOTAL     ACCESS:      33623  HIT:      33623  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18636  HIT:      18636  MISS:          0
cpu0_DTLB RFO       ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9588  HIT:       9588  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9588  HIT:       9588  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1I LOAD      ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65783  HIT:      65783  MISS:          0
cpu0_L1D LOAD      ACCESS:      22769  HIT:      22769  MISS:          0
cpu0_L1D RFO       ACCESS:      43014  HIT:      43014  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80112 instructions: 17290729 cycles: 9600000
cpu1_DTLB TOTAL     ACCESS:      33226  HIT:      33226  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18837  HIT:      18837  MISS:          0
cpu1_DTLB RFO       ACCESS:      14389  HIT:      14389  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10124  HIT:      10124  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10124  HIT:      10124  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12811  HIT:      12811  MISS:          0
cpu1_L1I LOAD      ACCESS:      12811  HIT:      12811  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65988  HIT:      65988  MISS:          0
cpu1_L1D LOAD      ACCESS:      22664  HIT:      22664  MISS:          0
cpu1_L1D RFO       ACCESS:      43324  HIT:      43324  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79823 instructions: 17262978 cycles: 9600000
cpu0_DTLB TOTAL     ACCESS:      33623  HIT:      33623  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18636  HIT:      18636  MISS:          0
cpu0_DTLB RFO       ACCESS:      14987  HIT:      14987  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9588  HIT:       9588  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9588  HIT:       9588  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1I LOAD      ACCESS:      12922  HIT:      12922  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65783  HIT:      65783  MISS:          0
cpu0_L1D LOAD      ACCESS:      22769  HIT:      22769  MISS:          0
cpu0_L1D RFO       ACCESS:      43014  HIT:      43014  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80112 instructions: 17290729 cycles: 9600000
cpu1_DTLB TOTAL     ACCESS:      33226  HIT:      33226  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18837  HIT:      18837  MISS:          0
cpu1_DTLB RFO       ACCESS:      14389  HIT:      14389  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10124  HIT:      10124  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10124  HIT:      10124  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12811  HIT:      12811  MISS:          0
cpu1_L1I LOAD      ACCESS:      12811  HIT:      12811  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65988  HIT:      65988  MISS:          0
cpu1_L1D LOAD      ACCESS:      22664  HIT:      22664  MISS:          0
cpu1_L1D RFO       ACCESS:      43324  HIT:      43324  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5231% MPKI: 0.0331337 Average ROB Occupancy at Mispredict: 172.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0331345
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5258% MPKI: 0.0332548 Average ROB Occupancy at Mispredict: 168.734
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0332548
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 1 min 59 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79849 instructions: 17445357 cycles: 9700000
cpu0_DTLB TOTAL     ACCESS:      33401  HIT:      33399  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18582  HIT:      18580  MISS:          2
cpu0_DTLB RFO       ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9545  HIT:       9545  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9545  HIT:       9545  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I LOAD      ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65139  HIT:      65138  MISS:          1
cpu0_L1D LOAD      ACCESS:      22686  HIT:      22685  MISS:          1
cpu0_L1D RFO       ACCESS:      42453  HIT:      42453  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8015 instructions: 17474532 cycles: 9700000
cpu1_DTLB TOTAL     ACCESS:      33126  HIT:      33124  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18849  HIT:      18847  MISS:          2
cpu1_DTLB RFO       ACCESS:      14277  HIT:      14277  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10058  HIT:      10058  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10058  HIT:      10058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12731  HIT:      12731  MISS:          0
cpu1_L1I LOAD      ACCESS:      12731  HIT:      12731  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65450  HIT:      65449  MISS:          1
cpu1_L1D LOAD      ACCESS:      22688  HIT:      22687  MISS:          1
cpu1_L1D RFO       ACCESS:      42762  HIT:      42762  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79849 instructions: 17445357 cycles: 9700000
cpu0_DTLB TOTAL     ACCESS:      33401  HIT:      33399  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18582  HIT:      18580  MISS:          2
cpu0_DTLB RFO       ACCESS:      14819  HIT:      14819  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9545  HIT:       9545  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9545  HIT:       9545  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I LOAD      ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65139  HIT:      65138  MISS:          1
cpu0_L1D LOAD      ACCESS:      22686  HIT:      22685  MISS:          1
cpu0_L1D RFO       ACCESS:      42453  HIT:      42453  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8015 instructions: 17474532 cycles: 9700000
cpu1_DTLB TOTAL     ACCESS:      33126  HIT:      33124  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18849  HIT:      18847  MISS:          2
cpu1_DTLB RFO       ACCESS:      14277  HIT:      14277  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_ITLB TOTAL     ACCESS:      10058  HIT:      10058  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10058  HIT:      10058  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12731  HIT:      12731  MISS:          0
cpu1_L1I LOAD      ACCESS:      12731  HIT:      12731  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65450  HIT:      65449  MISS:          1
cpu1_L1D LOAD      ACCESS:      22688  HIT:      22687  MISS:          1
cpu1_L1D RFO       ACCESS:      42762  HIT:      42762  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4018% MPKI: 0.0342777 Average ROB Occupancy at Mispredict: 162.264
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0342785
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.3884% MPKI: 0.034679 Average ROB Occupancy at Mispredict: 158.424
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.034679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 0 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79884 instructions: 17628607 cycles: 9800000
cpu0_DTLB TOTAL     ACCESS:      33499  HIT:      33497  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18609  HIT:      18607  MISS:          2
cpu0_DTLB RFO       ACCESS:      14890  HIT:      14890  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9567  HIT:       9567  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9567  HIT:       9567  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I LOAD      ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65452  HIT:      65452  MISS:          0
cpu0_L1D LOAD      ACCESS:      22722  HIT:      22722  MISS:          0
cpu0_L1D RFO       ACCESS:      42730  HIT:      42730  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80195 instructions: 17659098 cycles: 9800000
cpu1_DTLB TOTAL     ACCESS:      33109  HIT:      33107  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18793  HIT:      18791  MISS:          2
cpu1_DTLB RFO       ACCESS:      14316  HIT:      14316  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10123  HIT:      10123  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10123  HIT:      10123  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12750  HIT:      12750  MISS:          0
cpu1_L1I LOAD      ACCESS:      12750  HIT:      12750  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65722  HIT:      65722  MISS:          0
cpu1_L1D LOAD      ACCESS:      22661  HIT:      22661  MISS:          0
cpu1_L1D RFO       ACCESS:      43061  HIT:      43061  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79884 instructions: 17628607 cycles: 9800000
cpu0_DTLB TOTAL     ACCESS:      33499  HIT:      33497  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18609  HIT:      18607  MISS:          2
cpu0_DTLB RFO       ACCESS:      14890  HIT:      14890  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:       9567  HIT:       9567  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9567  HIT:       9567  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I LOAD      ACCESS:      12864  HIT:      12864  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65452  HIT:      65452  MISS:          0
cpu0_L1D LOAD      ACCESS:      22722  HIT:      22722  MISS:          0
cpu0_L1D RFO       ACCESS:      42730  HIT:      42730  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80195 instructions: 17659098 cycles: 9800000
cpu1_DTLB TOTAL     ACCESS:      33109  HIT:      33107  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18793  HIT:      18791  MISS:          2
cpu1_DTLB RFO       ACCESS:      14316  HIT:      14316  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_ITLB TOTAL     ACCESS:      10123  HIT:      10123  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10123  HIT:      10123  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12750  HIT:      12750  MISS:          0
cpu1_L1I LOAD      ACCESS:      12750  HIT:      12750  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65722  HIT:      65722  MISS:          0
cpu1_L1D LOAD      ACCESS:      22661  HIT:      22661  MISS:          0
cpu1_L1D RFO       ACCESS:      43061  HIT:      43061  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4938% MPKI: 0.0327301 Average ROB Occupancy at Mispredict: 169.905
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0327309
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5324% MPKI: 0.0323912 Average ROB Occupancy at Mispredict: 168.322
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0323912
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79928 instructions: 17812907 cycles: 9900000
cpu0_DTLB TOTAL     ACCESS:      33659  HIT:      33659  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18666  HIT:      18666  MISS:          0
cpu0_DTLB RFO       ACCESS:      14993  HIT:      14993  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9624  HIT:       9624  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9624  HIT:       9624  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12903  HIT:      12903  MISS:          0
cpu0_L1I LOAD      ACCESS:      12903  HIT:      12903  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65782  HIT:      65782  MISS:          0
cpu0_L1D LOAD      ACCESS:      22796  HIT:      22796  MISS:          0
cpu0_L1D RFO       ACCESS:      42986  HIT:      42986  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80222 instructions: 17841988 cycles: 9900000
cpu1_DTLB TOTAL     ACCESS:      32962  HIT:      32957  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18751  HIT:      18746  MISS:          5
cpu1_DTLB RFO       ACCESS:      14211  HIT:      14211  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10031  HIT:      10031  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10031  HIT:      10031  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12708  HIT:      12708  MISS:          0
cpu1_L1I LOAD      ACCESS:      12708  HIT:      12708  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65151  HIT:      65151  MISS:          0
cpu1_L1D LOAD      ACCESS:      22579  HIT:      22579  MISS:          0
cpu1_L1D RFO       ACCESS:      42572  HIT:      42572  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79928 instructions: 17812907 cycles: 9900000
cpu0_DTLB TOTAL     ACCESS:      33659  HIT:      33659  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18666  HIT:      18666  MISS:          0
cpu0_DTLB RFO       ACCESS:      14993  HIT:      14993  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9624  HIT:       9624  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9624  HIT:       9624  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12903  HIT:      12903  MISS:          0
cpu0_L1I LOAD      ACCESS:      12903  HIT:      12903  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65782  HIT:      65782  MISS:          0
cpu0_L1D LOAD      ACCESS:      22796  HIT:      22796  MISS:          0
cpu0_L1D RFO       ACCESS:      42986  HIT:      42986  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80222 instructions: 17841988 cycles: 9900000
cpu1_DTLB TOTAL     ACCESS:      32962  HIT:      32957  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18751  HIT:      18746  MISS:          5
cpu1_DTLB RFO       ACCESS:      14211  HIT:      14211  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_ITLB TOTAL     ACCESS:      10031  HIT:      10031  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10031  HIT:      10031  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12708  HIT:      12708  MISS:          0
cpu1_L1I LOAD      ACCESS:      12708  HIT:      12708  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65151  HIT:      65151  MISS:          0
cpu1_L1D LOAD      ACCESS:      22579  HIT:      22579  MISS:          0
cpu1_L1D RFO       ACCESS:      42572  HIT:      42572  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4947% MPKI: 0.0325038 Average ROB Occupancy at Mispredict: 169.473
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0325045
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4226% MPKI: 0.0334043 Average ROB Occupancy at Mispredict: 160.408
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0334043
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79934 instructions: 17993430 cycles: 10000000
cpu0_DTLB TOTAL     ACCESS:      33222  HIT:      33216  MISS:          6
cpu0_DTLB LOAD      ACCESS:      18520  HIT:      18514  MISS:          6
cpu0_DTLB RFO       ACCESS:      14702  HIT:      14702  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12811  HIT:      12811  MISS:          0
cpu0_L1I LOAD      ACCESS:      12811  HIT:      12811  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64548  HIT:      64548  MISS:          0
cpu0_L1D LOAD      ACCESS:      22533  HIT:      22533  MISS:          0
cpu0_L1D RFO       ACCESS:      42015  HIT:      42015  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80265 instructions: 18026474 cycles: 10000000
cpu1_DTLB TOTAL     ACCESS:      33132  HIT:      33131  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18811  HIT:      18810  MISS:          1
cpu1_DTLB RFO       ACCESS:      14321  HIT:      14321  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10091  HIT:      10091  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10091  HIT:      10091  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12778  HIT:      12778  MISS:          0
cpu1_L1I LOAD      ACCESS:      12778  HIT:      12778  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65668  HIT:      65668  MISS:          0
cpu1_L1D LOAD      ACCESS:      22671  HIT:      22671  MISS:          0
cpu1_L1D RFO       ACCESS:      42997  HIT:      42997  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79934 instructions: 17993430 cycles: 10000000
cpu0_DTLB TOTAL     ACCESS:      33222  HIT:      33216  MISS:          6
cpu0_DTLB LOAD      ACCESS:      18520  HIT:      18514  MISS:          6
cpu0_DTLB RFO       ACCESS:      14702  HIT:      14702  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9469  HIT:       9469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12811  HIT:      12811  MISS:          0
cpu0_L1I LOAD      ACCESS:      12811  HIT:      12811  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64548  HIT:      64548  MISS:          0
cpu0_L1D LOAD      ACCESS:      22533  HIT:      22533  MISS:          0
cpu0_L1D RFO       ACCESS:      42015  HIT:      42015  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80265 instructions: 18026474 cycles: 10000000
cpu1_DTLB TOTAL     ACCESS:      33132  HIT:      33131  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18811  HIT:      18810  MISS:          1
cpu1_DTLB RFO       ACCESS:      14321  HIT:      14321  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu1_ITLB TOTAL     ACCESS:      10091  HIT:      10091  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10091  HIT:      10091  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12778  HIT:      12778  MISS:          0
cpu1_L1I LOAD      ACCESS:      12778  HIT:      12778  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65668  HIT:      65668  MISS:          0
cpu1_L1D LOAD      ACCESS:      22671  HIT:      22671  MISS:          0
cpu1_L1D RFO       ACCESS:      42997  HIT:      42997  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.426% MPKI: 0.0327334 Average ROB Occupancy at Mispredict: 164.489
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0327342
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4876% MPKI: 0.0323413 Average ROB Occupancy at Mispredict: 166.161
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0323413
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.79974 instructions: 18177352 cycles: 10100000
cpu0_DTLB TOTAL     ACCESS:      33618  HIT:      33618  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18672  HIT:      18672  MISS:          0
cpu0_DTLB RFO       ACCESS:      14946  HIT:      14946  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9619  HIT:       9619  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9619  HIT:       9619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12896  HIT:      12896  MISS:          0
cpu0_L1I LOAD      ACCESS:      12896  HIT:      12896  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65706  HIT:      65706  MISS:          0
cpu0_L1D LOAD      ACCESS:      22815  HIT:      22815  MISS:          0
cpu0_L1D RFO       ACCESS:      42891  HIT:      42891  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80317 instructions: 18212059 cycles: 10100000
cpu1_DTLB TOTAL     ACCESS:      33220  HIT:      33220  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18841  HIT:      18841  MISS:          0
cpu1_DTLB RFO       ACCESS:      14379  HIT:      14379  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I LOAD      ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66022  HIT:      66022  MISS:          0
cpu1_L1D LOAD      ACCESS:      22696  HIT:      22696  MISS:          0
cpu1_L1D RFO       ACCESS:      43326  HIT:      43326  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.79974 instructions: 18177352 cycles: 10100000
cpu0_DTLB TOTAL     ACCESS:      33618  HIT:      33618  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18672  HIT:      18672  MISS:          0
cpu0_DTLB RFO       ACCESS:      14946  HIT:      14946  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9619  HIT:       9619  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9619  HIT:       9619  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12896  HIT:      12896  MISS:          0
cpu0_L1I LOAD      ACCESS:      12896  HIT:      12896  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65706  HIT:      65706  MISS:          0
cpu0_L1D LOAD      ACCESS:      22815  HIT:      22815  MISS:          0
cpu0_L1D RFO       ACCESS:      42891  HIT:      42891  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80317 instructions: 18212059 cycles: 10100000
cpu1_DTLB TOTAL     ACCESS:      33220  HIT:      33220  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18841  HIT:      18841  MISS:          0
cpu1_DTLB RFO       ACCESS:      14379  HIT:      14379  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10135  HIT:      10135  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I LOAD      ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66022  HIT:      66022  MISS:          0
cpu1_L1D LOAD      ACCESS:      22696  HIT:      22696  MISS:          0
cpu1_L1D RFO       ACCESS:      43326  HIT:      43326  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.496% MPKI: 0.0317971 Average ROB Occupancy at Mispredict: 170.289
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0317978
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5386% MPKI: 0.0314078 Average ROB Occupancy at Mispredict: 169.154
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0314078
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80003 instructions: 18360266 cycles: 10200000
cpu0_DTLB TOTAL     ACCESS:      33364  HIT:      33362  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18502  HIT:      18500  MISS:          2
cpu0_DTLB RFO       ACCESS:      14862  HIT:      14862  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9473  HIT:       9473  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9473  HIT:       9473  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65248  HIT:      65248  MISS:          0
cpu0_L1D LOAD      ACCESS:      22529  HIT:      22529  MISS:          0
cpu0_L1D RFO       ACCESS:      42719  HIT:      42719  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80353 instructions: 18396011 cycles: 10200000
cpu1_DTLB TOTAL     ACCESS:      33034  HIT:      33032  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18746  HIT:      18744  MISS:          2
cpu1_DTLB RFO       ACCESS:      14288  HIT:      14288  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I LOAD      ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65431  HIT:      65431  MISS:          0
cpu1_L1D LOAD      ACCESS:      22525  HIT:      22525  MISS:          0
cpu1_L1D RFO       ACCESS:      42906  HIT:      42906  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80003 instructions: 18360266 cycles: 10200000
cpu0_DTLB TOTAL     ACCESS:      33364  HIT:      33362  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18502  HIT:      18500  MISS:          2
cpu0_DTLB RFO       ACCESS:      14862  HIT:      14862  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9473  HIT:       9473  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9473  HIT:       9473  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65248  HIT:      65248  MISS:          0
cpu0_L1D LOAD      ACCESS:      22529  HIT:      22529  MISS:          0
cpu0_L1D RFO       ACCESS:      42719  HIT:      42719  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80353 instructions: 18396011 cycles: 10200000
cpu1_DTLB TOTAL     ACCESS:      33034  HIT:      33032  MISS:          2
cpu1_DTLB LOAD      ACCESS:      18746  HIT:      18744  MISS:          2
cpu1_DTLB RFO       ACCESS:      14288  HIT:      14288  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I LOAD      ACCESS:      12785  HIT:      12785  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65431  HIT:      65431  MISS:          0
cpu1_L1D LOAD      ACCESS:      22525  HIT:      22525  MISS:          0
cpu1_L1D RFO       ACCESS:      42906  HIT:      42906  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.618% MPKI: 0.0297375 Average ROB Occupancy at Mispredict: 179.505
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0297381
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5517% MPKI: 0.0307675 Average ROB Occupancy at Mispredict: 169.802
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0307675
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80043 instructions: 18544404 cycles: 10300000
cpu0_DTLB TOTAL     ACCESS:      33568  HIT:      33568  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18617  HIT:      18617  MISS:          0
cpu0_DTLB RFO       ACCESS:      14951  HIT:      14951  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9611  HIT:       9611  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9611  HIT:       9611  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12954  HIT:      12954  MISS:          0
cpu0_L1I LOAD      ACCESS:      12954  HIT:      12954  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65716  HIT:      65716  MISS:          0
cpu0_L1D LOAD      ACCESS:      22797  HIT:      22797  MISS:          0
cpu0_L1D RFO       ACCESS:      42919  HIT:      42919  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80403 instructions: 18581476 cycles: 10300000
cpu1_DTLB TOTAL     ACCESS:      33298  HIT:      33298  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18923  HIT:      18923  MISS:          0
cpu1_DTLB RFO       ACCESS:      14375  HIT:      14375  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12799  HIT:      12799  MISS:          0
cpu1_L1I LOAD      ACCESS:      12799  HIT:      12799  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66010  HIT:      66010  MISS:          0
cpu1_L1D LOAD      ACCESS:      22764  HIT:      22764  MISS:          0
cpu1_L1D RFO       ACCESS:      43246  HIT:      43246  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80043 instructions: 18544404 cycles: 10300000
cpu0_DTLB TOTAL     ACCESS:      33568  HIT:      33568  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18617  HIT:      18617  MISS:          0
cpu0_DTLB RFO       ACCESS:      14951  HIT:      14951  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9611  HIT:       9611  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9611  HIT:       9611  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12954  HIT:      12954  MISS:          0
cpu0_L1I LOAD      ACCESS:      12954  HIT:      12954  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65716  HIT:      65716  MISS:          0
cpu0_L1D LOAD      ACCESS:      22797  HIT:      22797  MISS:          0
cpu0_L1D RFO       ACCESS:      42919  HIT:      42919  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80403 instructions: 18581476 cycles: 10300000
cpu1_DTLB TOTAL     ACCESS:      33298  HIT:      33298  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18923  HIT:      18923  MISS:          0
cpu1_DTLB RFO       ACCESS:      14375  HIT:      14375  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10142  HIT:      10142  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12799  HIT:      12799  MISS:          0
cpu1_L1I LOAD      ACCESS:      12799  HIT:      12799  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66010  HIT:      66010  MISS:          0
cpu1_L1D LOAD      ACCESS:      22764  HIT:      22764  MISS:          0
cpu1_L1D RFO       ACCESS:      43246  HIT:      43246  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4461% MPKI: 0.0318688 Average ROB Occupancy at Mispredict: 166.178
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0318695
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4519% MPKI: 0.0319135 Average ROB Occupancy at Mispredict: 163.265
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0319135
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80072 instructions: 18727503 cycles: 10400000
cpu0_DTLB TOTAL     ACCESS:      33470  HIT:      33468  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18572  HIT:      18570  MISS:          2
cpu0_DTLB RFO       ACCESS:      14898  HIT:      14898  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9532  HIT:       9532  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9532  HIT:       9532  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12881  HIT:      12881  MISS:          0
cpu0_L1I LOAD      ACCESS:      12881  HIT:      12881  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65371  HIT:      65371  MISS:          0
cpu0_L1D LOAD      ACCESS:      22627  HIT:      22627  MISS:          0
cpu0_L1D RFO       ACCESS:      42744  HIT:      42744  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80434 instructions: 18765094 cycles: 10400000
cpu1_DTLB TOTAL     ACCESS:      32955  HIT:      32950  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18665  HIT:      18660  MISS:          5
cpu1_DTLB RFO       ACCESS:      14290  HIT:      14290  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10012  HIT:      10012  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10012  HIT:      10012  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12834  HIT:      12834  MISS:          0
cpu1_L1I LOAD      ACCESS:      12834  HIT:      12834  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65257  HIT:      65257  MISS:          0
cpu1_L1D LOAD      ACCESS:      22400  HIT:      22400  MISS:          0
cpu1_L1D RFO       ACCESS:      42857  HIT:      42857  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80072 instructions: 18727503 cycles: 10400000
cpu0_DTLB TOTAL     ACCESS:      33470  HIT:      33468  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18572  HIT:      18570  MISS:          2
cpu0_DTLB RFO       ACCESS:      14898  HIT:      14898  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9532  HIT:       9532  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9532  HIT:       9532  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12881  HIT:      12881  MISS:          0
cpu0_L1I LOAD      ACCESS:      12881  HIT:      12881  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65371  HIT:      65371  MISS:          0
cpu0_L1D LOAD      ACCESS:      22627  HIT:      22627  MISS:          0
cpu0_L1D RFO       ACCESS:      42744  HIT:      42744  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80434 instructions: 18765094 cycles: 10400000
cpu1_DTLB TOTAL     ACCESS:      32955  HIT:      32950  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18665  HIT:      18660  MISS:          5
cpu1_DTLB RFO       ACCESS:      14290  HIT:      14290  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      10012  HIT:      10012  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10012  HIT:      10012  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12834  HIT:      12834  MISS:          0
cpu1_L1I LOAD      ACCESS:      12834  HIT:      12834  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65257  HIT:      65257  MISS:          0
cpu1_L1D LOAD      ACCESS:      22400  HIT:      22400  MISS:          0
cpu1_L1D RFO       ACCESS:      42857  HIT:      42857  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5046% MPKI: 0.030596 Average ROB Occupancy at Mispredict: 171.588
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0305967
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5464% MPKI: 0.0302157 Average ROB Occupancy at Mispredict: 170.335
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0302157
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80103 instructions: 18910764 cycles: 10500000
cpu0_DTLB TOTAL     ACCESS:      33429  HIT:      33426  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18524  HIT:      18521  MISS:          3
cpu0_DTLB RFO       ACCESS:      14905  HIT:      14905  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9485  HIT:       9485  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9485  HIT:       9485  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65362  HIT:      65362  MISS:          0
cpu0_L1D LOAD      ACCESS:      22514  HIT:      22514  MISS:          0
cpu0_L1D RFO       ACCESS:      42848  HIT:      42848  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80476 instructions: 18949947 cycles: 10500000
cpu1_DTLB TOTAL     ACCESS:      33074  HIT:      33074  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18720  HIT:      18720  MISS:          0
cpu1_DTLB RFO       ACCESS:      14354  HIT:      14354  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10082  HIT:      10082  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10082  HIT:      10082  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12786  HIT:      12786  MISS:          0
cpu1_L1I LOAD      ACCESS:      12786  HIT:      12786  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65734  HIT:      65734  MISS:          0
cpu1_L1D LOAD      ACCESS:      22491  HIT:      22491  MISS:          0
cpu1_L1D RFO       ACCESS:      43243  HIT:      43243  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80103 instructions: 18910764 cycles: 10500000
cpu0_DTLB TOTAL     ACCESS:      33429  HIT:      33426  MISS:          3
cpu0_DTLB LOAD      ACCESS:      18524  HIT:      18521  MISS:          3
cpu0_DTLB RFO       ACCESS:      14905  HIT:      14905  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:       9485  HIT:       9485  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9485  HIT:       9485  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65362  HIT:      65362  MISS:          0
cpu0_L1D LOAD      ACCESS:      22514  HIT:      22514  MISS:          0
cpu0_L1D RFO       ACCESS:      42848  HIT:      42848  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80476 instructions: 18949947 cycles: 10500000
cpu1_DTLB TOTAL     ACCESS:      33074  HIT:      33074  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18720  HIT:      18720  MISS:          0
cpu1_DTLB RFO       ACCESS:      14354  HIT:      14354  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10082  HIT:      10082  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10082  HIT:      10082  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12786  HIT:      12786  MISS:          0
cpu1_L1I LOAD      ACCESS:      12786  HIT:      12786  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65734  HIT:      65734  MISS:          0
cpu1_L1D LOAD      ACCESS:      22491  HIT:      22491  MISS:          0
cpu1_L1D RFO       ACCESS:      43243  HIT:      43243  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6157% MPKI: 0.0289247 Average ROB Occupancy at Mispredict: 180.314
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0289253
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5872% MPKI: 0.0293932 Average ROB Occupancy at Mispredict: 174.016
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0293932
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 8 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80099 instructions: 19090525 cycles: 10600000
cpu0_DTLB TOTAL     ACCESS:      33130  HIT:      33123  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18472  HIT:      18466  MISS:          6
cpu0_DTLB RFO       ACCESS:      14658  HIT:      14657  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9443  HIT:       9443  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9443  HIT:       9443  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12760  HIT:      12760  MISS:          0
cpu0_L1I LOAD      ACCESS:      12760  HIT:      12760  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64278  HIT:      64277  MISS:          1
cpu0_L1D LOAD      ACCESS:      22391  HIT:      22390  MISS:          1
cpu0_L1D RFO       ACCESS:      41887  HIT:      41887  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80482 instructions: 19131059 cycles: 10600000
cpu1_DTLB TOTAL     ACCESS:      32717  HIT:      32710  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18593  HIT:      18587  MISS:          6
cpu1_DTLB RFO       ACCESS:      14124  HIT:      14123  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9930  HIT:       9930  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9930  HIT:       9930  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12699  HIT:      12699  MISS:          0
cpu1_L1I LOAD      ACCESS:      12699  HIT:      12699  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64537  HIT:      64536  MISS:          1
cpu1_L1D LOAD      ACCESS:      22326  HIT:      22325  MISS:          1
cpu1_L1D RFO       ACCESS:      42211  HIT:      42211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80099 instructions: 19090525 cycles: 10600000
cpu0_DTLB TOTAL     ACCESS:      33130  HIT:      33123  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18472  HIT:      18466  MISS:          6
cpu0_DTLB RFO       ACCESS:      14658  HIT:      14657  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_ITLB TOTAL     ACCESS:       9443  HIT:       9443  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9443  HIT:       9443  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12760  HIT:      12760  MISS:          0
cpu0_L1I LOAD      ACCESS:      12760  HIT:      12760  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64278  HIT:      64277  MISS:          1
cpu0_L1D LOAD      ACCESS:      22391  HIT:      22390  MISS:          1
cpu0_L1D RFO       ACCESS:      41887  HIT:      41887  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80482 instructions: 19131059 cycles: 10600000
cpu1_DTLB TOTAL     ACCESS:      32717  HIT:      32710  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18593  HIT:      18587  MISS:          6
cpu1_DTLB RFO       ACCESS:      14124  HIT:      14123  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu1_ITLB TOTAL     ACCESS:       9930  HIT:       9930  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9930  HIT:       9930  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12699  HIT:      12699  MISS:          0
cpu1_L1I LOAD      ACCESS:      12699  HIT:      12699  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64537  HIT:      64536  MISS:          1
cpu1_L1D LOAD      ACCESS:      22326  HIT:      22325  MISS:          1
cpu1_L1D RFO       ACCESS:      42211  HIT:      42211  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4063% MPKI: 0.0309047 Average ROB Occupancy at Mispredict: 164.083
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0309054
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.3977% MPKI: 0.0311535 Average ROB Occupancy at Mispredict: 160.112
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0311535
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80128 instructions: 19273704 cycles: 10700000
cpu0_DTLB TOTAL     ACCESS:      33442  HIT:      33442  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18530  HIT:      18530  MISS:          0
cpu0_DTLB RFO       ACCESS:      14912  HIT:      14912  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9553  HIT:       9553  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9553  HIT:       9553  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12835  HIT:      12835  MISS:          0
cpu0_L1I LOAD      ACCESS:      12835  HIT:      12835  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65349  HIT:      65348  MISS:          1
cpu0_L1D LOAD      ACCESS:      22537  HIT:      22536  MISS:          1
cpu0_L1D RFO       ACCESS:      42812  HIT:      42812  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80519 instructions: 19315572 cycles: 10700000
cpu1_DTLB TOTAL     ACCESS:      33035  HIT:      33035  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18701  HIT:      18701  MISS:          0
cpu1_DTLB RFO       ACCESS:      14334  HIT:      14334  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10073  HIT:      10073  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10073  HIT:      10073  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12765  HIT:      12765  MISS:          0
cpu1_L1I LOAD      ACCESS:      12765  HIT:      12765  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65529  HIT:      65528  MISS:          1
cpu1_L1D LOAD      ACCESS:      22426  HIT:      22425  MISS:          1
cpu1_L1D RFO       ACCESS:      43103  HIT:      43103  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80128 instructions: 19273704 cycles: 10700000
cpu0_DTLB TOTAL     ACCESS:      33442  HIT:      33442  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18530  HIT:      18530  MISS:          0
cpu0_DTLB RFO       ACCESS:      14912  HIT:      14912  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9553  HIT:       9553  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9553  HIT:       9553  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12835  HIT:      12835  MISS:          0
cpu0_L1I LOAD      ACCESS:      12835  HIT:      12835  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65349  HIT:      65348  MISS:          1
cpu0_L1D LOAD      ACCESS:      22537  HIT:      22536  MISS:          1
cpu0_L1D RFO       ACCESS:      42812  HIT:      42812  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80519 instructions: 19315572 cycles: 10700000
cpu1_DTLB TOTAL     ACCESS:      33035  HIT:      33035  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18701  HIT:      18701  MISS:          0
cpu1_DTLB RFO       ACCESS:      14334  HIT:      14334  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10073  HIT:      10073  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10073  HIT:      10073  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12765  HIT:      12765  MISS:          0
cpu1_L1I LOAD      ACCESS:      12765  HIT:      12765  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65529  HIT:      65528  MISS:          1
cpu1_L1D LOAD      ACCESS:      22426  HIT:      22425  MISS:          1
cpu1_L1D RFO       ACCESS:      43103  HIT:      43103  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5102% MPKI: 0.0296252 Average ROB Occupancy at Mispredict: 172.464
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0296259
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5332% MPKI: 0.0295099 Average ROB Occupancy at Mispredict: 170.475
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0295099
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80151 instructions: 19456309 cycles: 10800000
cpu0_DTLB TOTAL     ACCESS:      33420  HIT:      33413  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18548  MISS:          6
cpu0_DTLB RFO       ACCESS:      14866  HIT:      14865  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9542  HIT:       9542  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9542  HIT:       9542  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12821  HIT:      12821  MISS:          0
cpu0_L1I LOAD      ACCESS:      12821  HIT:      12821  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65206  HIT:      65206  MISS:          0
cpu0_L1D LOAD      ACCESS:      22571  HIT:      22571  MISS:          0
cpu0_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8055 instructions: 19499348 cycles: 10800000
cpu1_DTLB TOTAL     ACCESS:      32968  HIT:      32961  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18682  HIT:      18676  MISS:          6
cpu1_DTLB RFO       ACCESS:      14286  HIT:      14285  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10050  HIT:      10050  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10050  HIT:      10050  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12734  HIT:      12734  MISS:          0
cpu1_L1I LOAD      ACCESS:      12734  HIT:      12734  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65405  HIT:      65405  MISS:          0
cpu1_L1D LOAD      ACCESS:      22464  HIT:      22464  MISS:          0
cpu1_L1D RFO       ACCESS:      42941  HIT:      42941  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80151 instructions: 19456309 cycles: 10800000
cpu0_DTLB TOTAL     ACCESS:      33420  HIT:      33413  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18548  MISS:          6
cpu0_DTLB RFO       ACCESS:      14866  HIT:      14865  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu0_ITLB TOTAL     ACCESS:       9542  HIT:       9542  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9542  HIT:       9542  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12821  HIT:      12821  MISS:          0
cpu0_L1I LOAD      ACCESS:      12821  HIT:      12821  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65206  HIT:      65206  MISS:          0
cpu0_L1D LOAD      ACCESS:      22571  HIT:      22571  MISS:          0
cpu0_L1D RFO       ACCESS:      42635  HIT:      42635  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8055 instructions: 19499348 cycles: 10800000
cpu1_DTLB TOTAL     ACCESS:      32968  HIT:      32961  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18682  HIT:      18676  MISS:          6
cpu1_DTLB RFO       ACCESS:      14286  HIT:      14285  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu1_ITLB TOTAL     ACCESS:      10050  HIT:      10050  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10050  HIT:      10050  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12734  HIT:      12734  MISS:          0
cpu1_L1I LOAD      ACCESS:      12734  HIT:      12734  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65405  HIT:      65405  MISS:          0
cpu1_L1D LOAD      ACCESS:      22464  HIT:      22464  MISS:          0
cpu1_L1D RFO       ACCESS:      42941  HIT:      42941  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5332% MPKI: 0.0290388 Average ROB Occupancy at Mispredict: 173.483
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0290394
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5326% MPKI: 0.0291292 Average ROB Occupancy at Mispredict: 169.421
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0291292
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80176 instructions: 19639161 cycles: 10900000
cpu0_DTLB TOTAL     ACCESS:      33469  HIT:      33462  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18595  HIT:      18588  MISS:          7
cpu0_DTLB RFO       ACCESS:      14874  HIT:      14874  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12820  HIT:      12820  MISS:          0
cpu0_L1I LOAD      ACCESS:      12820  HIT:      12820  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65310  HIT:      65310  MISS:          0
cpu0_L1D LOAD      ACCESS:      22650  HIT:      22650  MISS:          0
cpu0_L1D RFO       ACCESS:      42660  HIT:      42660  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80583 instructions: 19683534 cycles: 10900000
cpu1_DTLB TOTAL     ACCESS:      33055  HIT:      33048  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18753  HIT:      18746  MISS:          7
cpu1_DTLB RFO       ACCESS:      14302  HIT:      14302  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12775  HIT:      12775  MISS:          0
cpu1_L1I LOAD      ACCESS:      12775  HIT:      12775  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65532  HIT:      65532  MISS:          0
cpu1_L1D LOAD      ACCESS:      22604  HIT:      22604  MISS:          0
cpu1_L1D RFO       ACCESS:      42928  HIT:      42928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80176 instructions: 19639161 cycles: 10900000
cpu0_DTLB TOTAL     ACCESS:      33469  HIT:      33462  MISS:          7
cpu0_DTLB LOAD      ACCESS:      18595  HIT:      18588  MISS:          7
cpu0_DTLB RFO       ACCESS:      14874  HIT:      14874  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu0_ITLB TOTAL     ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12820  HIT:      12820  MISS:          0
cpu0_L1I LOAD      ACCESS:      12820  HIT:      12820  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65310  HIT:      65310  MISS:          0
cpu0_L1D LOAD      ACCESS:      22650  HIT:      22650  MISS:          0
cpu0_L1D RFO       ACCESS:      42660  HIT:      42660  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80583 instructions: 19683534 cycles: 10900000
cpu1_DTLB TOTAL     ACCESS:      33055  HIT:      33048  MISS:          7
cpu1_DTLB LOAD      ACCESS:      18753  HIT:      18746  MISS:          7
cpu1_DTLB RFO       ACCESS:      14302  HIT:      14302  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu1_ITLB TOTAL     ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10096  HIT:      10096  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12775  HIT:      12775  MISS:          0
cpu1_L1I LOAD      ACCESS:      12775  HIT:      12775  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65532  HIT:      65532  MISS:          0
cpu1_L1D LOAD      ACCESS:      22604  HIT:      22604  MISS:          0
cpu1_L1D RFO       ACCESS:      42928  HIT:      42928  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5104% MPKI: 0.0291249 Average ROB Occupancy at Mispredict: 171.107
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0291255
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4889% MPKI: 0.0296187 Average ROB Occupancy at Mispredict: 166.014
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0296187
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80211 instructions: 19823222 cycles: 11000000
cpu0_DTLB TOTAL     ACCESS:      33582  HIT:      33582  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18620  HIT:      18620  MISS:          0
cpu0_DTLB RFO       ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9648  HIT:       9648  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9648  HIT:       9648  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I LOAD      ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65641  HIT:      65641  MISS:          0
cpu0_L1D LOAD      ACCESS:      22715  HIT:      22715  MISS:          0
cpu0_L1D RFO       ACCESS:      42926  HIT:      42926  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80628 instructions: 19869127 cycles: 11000000
cpu1_DTLB TOTAL     ACCESS:      33183  HIT:      33183  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18805  HIT:      18805  MISS:          0
cpu1_DTLB RFO       ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12781  HIT:      12781  MISS:          0
cpu1_L1I LOAD      ACCESS:      12781  HIT:      12781  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65941  HIT:      65940  MISS:          1
cpu1_L1D LOAD      ACCESS:      22654  HIT:      22653  MISS:          1
cpu1_L1D RFO       ACCESS:      43287  HIT:      43287  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80211 instructions: 19823222 cycles: 11000000
cpu0_DTLB TOTAL     ACCESS:      33582  HIT:      33582  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18620  HIT:      18620  MISS:          0
cpu0_DTLB RFO       ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9648  HIT:       9648  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9648  HIT:       9648  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I LOAD      ACCESS:      12866  HIT:      12866  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65641  HIT:      65641  MISS:          0
cpu0_L1D LOAD      ACCESS:      22715  HIT:      22715  MISS:          0
cpu0_L1D RFO       ACCESS:      42926  HIT:      42926  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80628 instructions: 19869127 cycles: 11000000
cpu1_DTLB TOTAL     ACCESS:      33183  HIT:      33183  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18805  HIT:      18805  MISS:          0
cpu1_DTLB RFO       ACCESS:      14378  HIT:      14378  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12781  HIT:      12781  MISS:          0
cpu1_L1I LOAD      ACCESS:      12781  HIT:      12781  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65941  HIT:      65940  MISS:          1
cpu1_L1D LOAD      ACCESS:      22654  HIT:      22653  MISS:          1
cpu1_L1D RFO       ACCESS:      43287  HIT:      43287  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5345% MPKI: 0.0287536 Average ROB Occupancy at Mispredict: 172.225
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0287542
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5331% MPKI: 0.028889 Average ROB Occupancy at Mispredict: 168.472
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.028889
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80242 instructions: 20006852 cycles: 11100000
cpu0_DTLB TOTAL     ACCESS:      33585  HIT:      33585  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18641  HIT:      18641  MISS:          0
cpu0_DTLB RFO       ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9646  HIT:       9646  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9646  HIT:       9646  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12838  HIT:      12838  MISS:          0
cpu0_L1I LOAD      ACCESS:      12838  HIT:      12838  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65571  HIT:      65570  MISS:          1
cpu0_L1D LOAD      ACCESS:      22778  HIT:      22777  MISS:          1
cpu0_L1D RFO       ACCESS:      42793  HIT:      42793  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8067 instructions: 20054346 cycles: 11100000
cpu1_DTLB TOTAL     ACCESS:      33181  HIT:      33181  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18831  HIT:      18831  MISS:          0
cpu1_DTLB RFO       ACCESS:      14350  HIT:      14350  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10149  HIT:      10149  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10149  HIT:      10149  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12756  HIT:      12756  MISS:          0
cpu1_L1I LOAD      ACCESS:      12756  HIT:      12756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65890  HIT:      65890  MISS:          0
cpu1_L1D LOAD      ACCESS:      22734  HIT:      22734  MISS:          0
cpu1_L1D RFO       ACCESS:      43156  HIT:      43156  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80242 instructions: 20006852 cycles: 11100000
cpu0_DTLB TOTAL     ACCESS:      33585  HIT:      33585  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18641  HIT:      18641  MISS:          0
cpu0_DTLB RFO       ACCESS:      14944  HIT:      14944  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9646  HIT:       9646  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9646  HIT:       9646  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12838  HIT:      12838  MISS:          0
cpu0_L1I LOAD      ACCESS:      12838  HIT:      12838  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65571  HIT:      65570  MISS:          1
cpu0_L1D LOAD      ACCESS:      22778  HIT:      22777  MISS:          1
cpu0_L1D RFO       ACCESS:      42793  HIT:      42793  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8067 instructions: 20054346 cycles: 11100000
cpu1_DTLB TOTAL     ACCESS:      33181  HIT:      33181  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18831  HIT:      18831  MISS:          0
cpu1_DTLB RFO       ACCESS:      14350  HIT:      14350  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10149  HIT:      10149  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10149  HIT:      10149  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12756  HIT:      12756  MISS:          0
cpu1_L1I LOAD      ACCESS:      12756  HIT:      12756  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65890  HIT:      65890  MISS:          0
cpu1_L1D LOAD      ACCESS:      22734  HIT:      22734  MISS:          0
cpu1_L1D RFO       ACCESS:      43156  HIT:      43156  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.471% MPKI: 0.0291894 Average ROB Occupancy at Mispredict: 167.824
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.02919
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4565% MPKI: 0.0295198 Average ROB Occupancy at Mispredict: 163.743
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0295198
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80268 instructions: 20190061 cycles: 11200000
cpu0_DTLB TOTAL     ACCESS:      33543  HIT:      33542  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18652  HIT:      18651  MISS:          1
cpu0_DTLB RFO       ACCESS:      14891  HIT:      14891  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9610  HIT:       9610  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9610  HIT:       9610  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12828  HIT:      12828  MISS:          0
cpu0_L1I LOAD      ACCESS:      12828  HIT:      12828  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65469  HIT:      65469  MISS:          0
cpu0_L1D LOAD      ACCESS:      22772  HIT:      22772  MISS:          0
cpu0_L1D RFO       ACCESS:      42697  HIT:      42697  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80695 instructions: 20237845 cycles: 11200000
cpu1_DTLB TOTAL     ACCESS:      32993  HIT:      32990  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18736  HIT:      18733  MISS:          3
cpu1_DTLB RFO       ACCESS:      14257  HIT:      14257  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12753  HIT:      12753  MISS:          0
cpu1_L1I LOAD      ACCESS:      12753  HIT:      12753  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65331  HIT:      65331  MISS:          0
cpu1_L1D LOAD      ACCESS:      22539  HIT:      22539  MISS:          0
cpu1_L1D RFO       ACCESS:      42792  HIT:      42792  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80268 instructions: 20190061 cycles: 11200000
cpu0_DTLB TOTAL     ACCESS:      33543  HIT:      33542  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18652  HIT:      18651  MISS:          1
cpu0_DTLB RFO       ACCESS:      14891  HIT:      14891  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9610  HIT:       9610  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9610  HIT:       9610  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12828  HIT:      12828  MISS:          0
cpu0_L1I LOAD      ACCESS:      12828  HIT:      12828  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65469  HIT:      65469  MISS:          0
cpu0_L1D LOAD      ACCESS:      22772  HIT:      22772  MISS:          0
cpu0_L1D RFO       ACCESS:      42697  HIT:      42697  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80695 instructions: 20237845 cycles: 11200000
cpu1_DTLB TOTAL     ACCESS:      32993  HIT:      32990  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18736  HIT:      18733  MISS:          3
cpu1_DTLB RFO       ACCESS:      14257  HIT:      14257  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12753  HIT:      12753  MISS:          0
cpu1_L1I LOAD      ACCESS:      12753  HIT:      12753  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65331  HIT:      65331  MISS:          0
cpu1_L1D LOAD      ACCESS:      22539  HIT:      22539  MISS:          0
cpu1_L1D RFO       ACCESS:      42792  HIT:      42792  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4775% MPKI: 0.028776 Average ROB Occupancy at Mispredict: 167.552
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0287765
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5291% MPKI: 0.0282145 Average ROB Occupancy at Mispredict: 168.168
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0282145
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80295 instructions: 20373322 cycles: 11300000
cpu0_DTLB TOTAL     ACCESS:      33463  HIT:      33461  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18552  MISS:          2
cpu0_DTLB RFO       ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9550  HIT:       9550  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9550  HIT:       9550  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12879  HIT:      12879  MISS:          0
cpu0_L1I LOAD      ACCESS:      12879  HIT:      12879  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65355  HIT:      65355  MISS:          0
cpu0_L1D LOAD      ACCESS:      22575  HIT:      22575  MISS:          0
cpu0_L1D RFO       ACCESS:      42780  HIT:      42780  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80736 instructions: 20423204 cycles: 11300000
cpu1_DTLB TOTAL     ACCESS:      33174  HIT:      33174  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18801  HIT:      18801  MISS:          0
cpu1_DTLB RFO       ACCESS:      14373  HIT:      14373  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12813  HIT:      12813  MISS:          0
cpu1_L1I LOAD      ACCESS:      12813  HIT:      12813  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65876  HIT:      65876  MISS:          0
cpu1_L1D LOAD      ACCESS:      22610  HIT:      22610  MISS:          0
cpu1_L1D RFO       ACCESS:      43266  HIT:      43266  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80295 instructions: 20373322 cycles: 11300000
cpu0_DTLB TOTAL     ACCESS:      33463  HIT:      33461  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18554  HIT:      18552  MISS:          2
cpu0_DTLB RFO       ACCESS:      14909  HIT:      14909  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:       9550  HIT:       9550  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9550  HIT:       9550  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12879  HIT:      12879  MISS:          0
cpu0_L1I LOAD      ACCESS:      12879  HIT:      12879  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65355  HIT:      65355  MISS:          0
cpu0_L1D LOAD      ACCESS:      22575  HIT:      22575  MISS:          0
cpu0_L1D RFO       ACCESS:      42780  HIT:      42780  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80736 instructions: 20423204 cycles: 11300000
cpu1_DTLB TOTAL     ACCESS:      33174  HIT:      33174  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18801  HIT:      18801  MISS:          0
cpu1_DTLB RFO       ACCESS:      14373  HIT:      14373  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10127  HIT:      10127  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12813  HIT:      12813  MISS:          0
cpu1_L1I LOAD      ACCESS:      12813  HIT:      12813  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65876  HIT:      65876  MISS:          0
cpu1_L1D LOAD      ACCESS:      22610  HIT:      22610  MISS:          0
cpu1_L1D RFO       ACCESS:      43266  HIT:      43266  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5928% MPKI: 0.0271919 Average ROB Occupancy at Mispredict: 177.522
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0271924
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5573% MPKI: 0.0278115 Average ROB Occupancy at Mispredict: 170.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0278115
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80327 instructions: 20557230 cycles: 11400000
cpu0_DTLB TOTAL     ACCESS:      33547  HIT:      33547  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18592  HIT:      18592  MISS:          0
cpu0_DTLB RFO       ACCESS:      14955  HIT:      14955  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12883  HIT:      12883  MISS:          0
cpu0_L1I LOAD      ACCESS:      12883  HIT:      12883  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65614  HIT:      65614  MISS:          0
cpu0_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu0_L1D RFO       ACCESS:      42927  HIT:      42927  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80776 instructions: 20608467 cycles: 11400000
cpu1_DTLB TOTAL     ACCESS:      33111  HIT:      33111  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18738  HIT:      18738  MISS:          0
cpu1_DTLB RFO       ACCESS:      14373  HIT:      14373  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10131  HIT:      10131  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10131  HIT:      10131  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12837  HIT:      12837  MISS:          0
cpu1_L1I LOAD      ACCESS:      12837  HIT:      12837  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65803  HIT:      65803  MISS:          0
cpu1_L1D LOAD      ACCESS:      22534  HIT:      22534  MISS:          0
cpu1_L1D RFO       ACCESS:      43269  HIT:      43269  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80327 instructions: 20557230 cycles: 11400000
cpu0_DTLB TOTAL     ACCESS:      33547  HIT:      33547  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18592  HIT:      18592  MISS:          0
cpu0_DTLB RFO       ACCESS:      14955  HIT:      14955  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12883  HIT:      12883  MISS:          0
cpu0_L1I LOAD      ACCESS:      12883  HIT:      12883  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65614  HIT:      65614  MISS:          0
cpu0_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu0_L1D RFO       ACCESS:      42927  HIT:      42927  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80776 instructions: 20608467 cycles: 11400000
cpu1_DTLB TOTAL     ACCESS:      33111  HIT:      33111  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18738  HIT:      18738  MISS:          0
cpu1_DTLB RFO       ACCESS:      14373  HIT:      14373  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10131  HIT:      10131  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10131  HIT:      10131  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12837  HIT:      12837  MISS:          0
cpu1_L1I LOAD      ACCESS:      12837  HIT:      12837  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65803  HIT:      65803  MISS:          0
cpu1_L1D LOAD      ACCESS:      22534  HIT:      22534  MISS:          0
cpu1_L1D RFO       ACCESS:      43269  HIT:      43269  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5161% MPKI: 0.0278729 Average ROB Occupancy at Mispredict: 171.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0278734
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.562% MPKI: 0.0274644 Average ROB Occupancy at Mispredict: 171.749
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0274644
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80352 instructions: 20740489 cycles: 11500000
cpu0_DTLB TOTAL     ACCESS:      33449  HIT:      33448  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18548  HIT:      18547  MISS:          1
cpu0_DTLB RFO       ACCESS:      14901  HIT:      14901  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9530  HIT:       9530  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9530  HIT:       9530  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12847  HIT:      12847  MISS:          0
cpu0_L1I LOAD      ACCESS:      12847  HIT:      12847  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65384  HIT:      65384  MISS:          0
cpu0_L1D LOAD      ACCESS:      22578  HIT:      22578  MISS:          0
cpu0_L1D RFO       ACCESS:      42806  HIT:      42806  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80811 instructions: 20793308 cycles: 11500000
cpu1_DTLB TOTAL     ACCESS:      33127  HIT:      33126  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18770  HIT:      18769  MISS:          1
cpu1_DTLB RFO       ACCESS:      14357  HIT:      14357  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12784  HIT:      12784  MISS:          0
cpu1_L1I LOAD      ACCESS:      12784  HIT:      12784  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65724  HIT:      65724  MISS:          0
cpu1_L1D LOAD      ACCESS:      22574  HIT:      22574  MISS:          0
cpu1_L1D RFO       ACCESS:      43150  HIT:      43150  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80352 instructions: 20740489 cycles: 11500000
cpu0_DTLB TOTAL     ACCESS:      33449  HIT:      33448  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18548  HIT:      18547  MISS:          1
cpu0_DTLB RFO       ACCESS:      14901  HIT:      14901  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:       9530  HIT:       9530  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9530  HIT:       9530  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12847  HIT:      12847  MISS:          0
cpu0_L1I LOAD      ACCESS:      12847  HIT:      12847  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65384  HIT:      65384  MISS:          0
cpu0_L1D LOAD      ACCESS:      22578  HIT:      22578  MISS:          0
cpu0_L1D RFO       ACCESS:      42806  HIT:      42806  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80811 instructions: 20793308 cycles: 11500000
cpu1_DTLB TOTAL     ACCESS:      33127  HIT:      33126  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18770  HIT:      18769  MISS:          1
cpu1_DTLB RFO       ACCESS:      14357  HIT:      14357  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10049  HIT:      10049  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12784  HIT:      12784  MISS:          0
cpu1_L1I LOAD      ACCESS:      12784  HIT:      12784  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65724  HIT:      65724  MISS:          0
cpu1_L1D LOAD      ACCESS:      22574  HIT:      22574  MISS:          0
cpu1_L1D RFO       ACCESS:      43150  HIT:      43150  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5817% MPKI: 0.0267587 Average ROB Occupancy at Mispredict: 176.721
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0267593
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5698% MPKI: 0.027076 Average ROB Occupancy at Mispredict: 171.586
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.027076
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80386 instructions: 20924775 cycles: 11600000
cpu0_DTLB TOTAL     ACCESS:      33625  HIT:      33625  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18633  HIT:      18633  MISS:          0
cpu0_DTLB RFO       ACCESS:      14992  HIT:      14992  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12901  HIT:      12901  MISS:          0
cpu0_L1I LOAD      ACCESS:      12901  HIT:      12901  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65747  HIT:      65747  MISS:          0
cpu0_L1D LOAD      ACCESS:      22686  HIT:      22686  MISS:          0
cpu0_L1D RFO       ACCESS:      43061  HIT:      43061  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8085 instructions: 20978618 cycles: 11600000
cpu1_DTLB TOTAL     ACCESS:      33101  HIT:      33101  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18727  HIT:      18727  MISS:          0
cpu1_DTLB RFO       ACCESS:      14374  HIT:      14374  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10133  HIT:      10133  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10133  HIT:      10133  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12801  HIT:      12801  MISS:          0
cpu1_L1I LOAD      ACCESS:      12801  HIT:      12801  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65857  HIT:      65857  MISS:          0
cpu1_L1D LOAD      ACCESS:      22539  HIT:      22539  MISS:          0
cpu1_L1D RFO       ACCESS:      43318  HIT:      43318  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80386 instructions: 20924775 cycles: 11600000
cpu0_DTLB TOTAL     ACCESS:      33625  HIT:      33625  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18633  HIT:      18633  MISS:          0
cpu0_DTLB RFO       ACCESS:      14992  HIT:      14992  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9584  HIT:       9584  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12901  HIT:      12901  MISS:          0
cpu0_L1I LOAD      ACCESS:      12901  HIT:      12901  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65747  HIT:      65747  MISS:          0
cpu0_L1D LOAD      ACCESS:      22686  HIT:      22686  MISS:          0
cpu0_L1D RFO       ACCESS:      43061  HIT:      43061  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8085 instructions: 20978618 cycles: 11600000
cpu1_DTLB TOTAL     ACCESS:      33101  HIT:      33101  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18727  HIT:      18727  MISS:          0
cpu1_DTLB RFO       ACCESS:      14374  HIT:      14374  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10133  HIT:      10133  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10133  HIT:      10133  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12801  HIT:      12801  MISS:          0
cpu1_L1I LOAD      ACCESS:      12801  HIT:      12801  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65857  HIT:      65857  MISS:          0
cpu1_L1D LOAD      ACCESS:      22539  HIT:      22539  MISS:          0
cpu1_L1D RFO       ACCESS:      43318  HIT:      43318  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6181% MPKI: 0.0262363 Average ROB Occupancy at Mispredict: 179.995
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0262368
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.625% MPKI: 0.0262172 Average ROB Occupancy at Mispredict: 176.169
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0262172
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80419 instructions: 21109006 cycles: 11700000
cpu0_DTLB TOTAL     ACCESS:      33509  HIT:      33509  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18531  HIT:      18531  MISS:          0
cpu0_DTLB RFO       ACCESS:      14978  HIT:      14978  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65651  HIT:      65651  MISS:          0
cpu0_L1D LOAD      ACCESS:      22564  HIT:      22564  MISS:          0
cpu0_L1D RFO       ACCESS:      43087  HIT:      43087  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80881 instructions: 21163057 cycles: 11700000
cpu1_DTLB TOTAL     ACCESS:      33039  HIT:      33039  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18700  HIT:      18700  MISS:          0
cpu1_DTLB RFO       ACCESS:      14339  HIT:      14339  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12836  HIT:      12836  MISS:          0
cpu1_L1I LOAD      ACCESS:      12836  HIT:      12836  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65555  HIT:      65555  MISS:          0
cpu1_L1D LOAD      ACCESS:      22446  HIT:      22446  MISS:          0
cpu1_L1D RFO       ACCESS:      43109  HIT:      43109  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80419 instructions: 21109006 cycles: 11700000
cpu0_DTLB TOTAL     ACCESS:      33509  HIT:      33509  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18531  HIT:      18531  MISS:          0
cpu0_DTLB RFO       ACCESS:      14978  HIT:      14978  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9547  HIT:       9547  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65651  HIT:      65651  MISS:          0
cpu0_L1D LOAD      ACCESS:      22564  HIT:      22564  MISS:          0
cpu0_L1D RFO       ACCESS:      43087  HIT:      43087  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80881 instructions: 21163057 cycles: 11700000
cpu1_DTLB TOTAL     ACCESS:      33039  HIT:      33039  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18700  HIT:      18700  MISS:          0
cpu1_DTLB RFO       ACCESS:      14339  HIT:      14339  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10056  HIT:      10056  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12836  HIT:      12836  MISS:          0
cpu1_L1I LOAD      ACCESS:      12836  HIT:      12836  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65555  HIT:      65555  MISS:          0
cpu1_L1D LOAD      ACCESS:      22446  HIT:      22446  MISS:          0
cpu1_L1D RFO       ACCESS:      43109  HIT:      43109  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6537% MPKI: 0.025581 Average ROB Occupancy at Mispredict: 183.241
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0255815
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6396% MPKI: 0.0257997 Average ROB Occupancy at Mispredict: 177.451
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0257997
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80432 instructions: 21290919 cycles: 11800000
cpu0_DTLB TOTAL     ACCESS:      33264  HIT:      33260  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18474  HIT:      18470  MISS:          4
cpu0_DTLB RFO       ACCESS:      14790  HIT:      14790  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9455  HIT:       9455  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9455  HIT:       9455  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I LOAD      ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64846  HIT:      64845  MISS:          1
cpu0_L1D LOAD      ACCESS:      22394  HIT:      22393  MISS:          1
cpu0_L1D RFO       ACCESS:      42452  HIT:      42452  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80907 instructions: 21346971 cycles: 11800000
cpu1_DTLB TOTAL     ACCESS:      32964  HIT:      32960  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18677  HIT:      18673  MISS:          4
cpu1_DTLB RFO       ACCESS:      14287  HIT:      14287  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10011  HIT:      10011  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10011  HIT:      10011  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12795  HIT:      12795  MISS:          0
cpu1_L1I LOAD      ACCESS:      12795  HIT:      12795  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65347  HIT:      65346  MISS:          1
cpu1_L1D LOAD      ACCESS:      22401  HIT:      22400  MISS:          1
cpu1_L1D RFO       ACCESS:      42946  HIT:      42946  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80432 instructions: 21290919 cycles: 11800000
cpu0_DTLB TOTAL     ACCESS:      33264  HIT:      33260  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18474  HIT:      18470  MISS:          4
cpu0_DTLB RFO       ACCESS:      14790  HIT:      14790  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_ITLB TOTAL     ACCESS:       9455  HIT:       9455  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9455  HIT:       9455  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I LOAD      ACCESS:      12853  HIT:      12853  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64846  HIT:      64845  MISS:          1
cpu0_L1D LOAD      ACCESS:      22394  HIT:      22393  MISS:          1
cpu0_L1D RFO       ACCESS:      42452  HIT:      42452  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80907 instructions: 21346971 cycles: 11800000
cpu1_DTLB TOTAL     ACCESS:      32964  HIT:      32960  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18677  HIT:      18673  MISS:          4
cpu1_DTLB RFO       ACCESS:      14287  HIT:      14287  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      10011  HIT:      10011  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10011  HIT:      10011  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12795  HIT:      12795  MISS:          0
cpu1_L1I LOAD      ACCESS:      12795  HIT:      12795  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65347  HIT:      65346  MISS:          1
cpu1_L1D LOAD      ACCESS:      22401  HIT:      22400  MISS:          1
cpu1_L1D RFO       ACCESS:      42946  HIT:      42946  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6265% MPKI: 0.0255503 Average ROB Occupancy at Mispredict: 180.597
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0255508
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6167% MPKI: 0.0257648 Average ROB Occupancy at Mispredict: 175.493
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0257648
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80461 instructions: 21474809 cycles: 11900000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33578  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18631  HIT:      18631  MISS:          0
cpu0_DTLB RFO       ACCESS:      14947  HIT:      14947  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12857  HIT:      12857  MISS:          0
cpu0_L1I LOAD      ACCESS:      12857  HIT:      12857  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65670  HIT:      65670  MISS:          0
cpu0_L1D LOAD      ACCESS:      22755  HIT:      22755  MISS:          0
cpu0_L1D RFO       ACCESS:      42915  HIT:      42915  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80943 instructions: 21532262 cycles: 11900000
cpu1_DTLB TOTAL     ACCESS:      33127  HIT:      33127  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18761  HIT:      18761  MISS:          0
cpu1_DTLB RFO       ACCESS:      14366  HIT:      14366  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10126  HIT:      10126  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10126  HIT:      10126  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1I LOAD      ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65854  HIT:      65854  MISS:          0
cpu1_L1D LOAD      ACCESS:      22585  HIT:      22585  MISS:          0
cpu1_L1D RFO       ACCESS:      43269  HIT:      43269  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80461 instructions: 21474809 cycles: 11900000
cpu0_DTLB TOTAL     ACCESS:      33578  HIT:      33578  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18631  HIT:      18631  MISS:          0
cpu0_DTLB RFO       ACCESS:      14947  HIT:      14947  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9606  HIT:       9606  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12857  HIT:      12857  MISS:          0
cpu0_L1I LOAD      ACCESS:      12857  HIT:      12857  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65670  HIT:      65670  MISS:          0
cpu0_L1D LOAD      ACCESS:      22755  HIT:      22755  MISS:          0
cpu0_L1D RFO       ACCESS:      42915  HIT:      42915  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80943 instructions: 21532262 cycles: 11900000
cpu1_DTLB TOTAL     ACCESS:      33127  HIT:      33127  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18761  HIT:      18761  MISS:          0
cpu1_DTLB RFO       ACCESS:      14366  HIT:      14366  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10126  HIT:      10126  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10126  HIT:      10126  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1I LOAD      ACCESS:      12771  HIT:      12771  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65854  HIT:      65854  MISS:          0
cpu1_L1D LOAD      ACCESS:      22585  HIT:      22585  MISS:          0
cpu1_L1D RFO       ACCESS:      43269  HIT:      43269  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5317% MPKI: 0.0264957 Average ROB Occupancy at Mispredict: 172.627
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0264962
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5555% MPKI: 0.0263326 Average ROB Occupancy at Mispredict: 170.757
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0263326
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8049 instructions: 21658770 cycles: 12000000
cpu0_DTLB TOTAL     ACCESS:      33472  HIT:      33472  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18506  HIT:      18506  MISS:          0
cpu0_DTLB RFO       ACCESS:      14966  HIT:      14966  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9552  HIT:       9552  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9552  HIT:       9552  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65537  HIT:      65537  MISS:          0
cpu0_L1D LOAD      ACCESS:      22536  HIT:      22536  MISS:          0
cpu0_L1D RFO       ACCESS:      43001  HIT:      43001  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80979 instructions: 21717532 cycles: 12000000
cpu1_DTLB TOTAL     ACCESS:      33133  HIT:      33133  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18763  HIT:      18763  MISS:          0
cpu1_DTLB RFO       ACCESS:      14370  HIT:      14370  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10116  HIT:      10116  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10116  HIT:      10116  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I LOAD      ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65807  HIT:      65807  MISS:          0
cpu1_L1D LOAD      ACCESS:      22562  HIT:      22562  MISS:          0
cpu1_L1D RFO       ACCESS:      43245  HIT:      43245  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8049 instructions: 21658770 cycles: 12000000
cpu0_DTLB TOTAL     ACCESS:      33472  HIT:      33472  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18506  HIT:      18506  MISS:          0
cpu0_DTLB RFO       ACCESS:      14966  HIT:      14966  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9552  HIT:       9552  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9552  HIT:       9552  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I LOAD      ACCESS:      12875  HIT:      12875  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65537  HIT:      65537  MISS:          0
cpu0_L1D LOAD      ACCESS:      22536  HIT:      22536  MISS:          0
cpu0_L1D RFO       ACCESS:      43001  HIT:      43001  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.80979 instructions: 21717532 cycles: 12000000
cpu1_DTLB TOTAL     ACCESS:      33133  HIT:      33133  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18763  HIT:      18763  MISS:          0
cpu1_DTLB RFO       ACCESS:      14370  HIT:      14370  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10116  HIT:      10116  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10116  HIT:      10116  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I LOAD      ACCESS:      12803  HIT:      12803  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65807  HIT:      65807  MISS:          0
cpu1_L1D LOAD      ACCESS:      22562  HIT:      22562  MISS:          0
cpu1_L1D RFO       ACCESS:      43245  HIT:      43245  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6014% MPKI: 0.0254857 Average ROB Occupancy at Mispredict: 179.172
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0254862
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5639% MPKI: 0.0260619 Average ROB Occupancy at Mispredict: 171.641
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260619
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 24 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80518 instructions: 21842733 cycles: 12100000
cpu0_DTLB TOTAL     ACCESS:      33521  HIT:      33521  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18563  HIT:      18563  MISS:          0
cpu0_DTLB RFO       ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12892  HIT:      12892  MISS:          0
cpu0_L1I LOAD      ACCESS:      12892  HIT:      12892  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65572  HIT:      65572  MISS:          0
cpu0_L1D LOAD      ACCESS:      22596  HIT:      22596  MISS:          0
cpu0_L1D RFO       ACCESS:      42976  HIT:      42976  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81013 instructions: 21902616 cycles: 12100000
cpu1_DTLB TOTAL     ACCESS:      33037  HIT:      33037  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18677  HIT:      18677  MISS:          0
cpu1_DTLB RFO       ACCESS:      14360  HIT:      14360  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10117  HIT:      10117  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10117  HIT:      10117  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12861  HIT:      12861  MISS:          0
cpu1_L1I LOAD      ACCESS:      12861  HIT:      12861  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65675  HIT:      65675  MISS:          0
cpu1_L1D LOAD      ACCESS:      22391  HIT:      22391  MISS:          0
cpu1_L1D RFO       ACCESS:      43284  HIT:      43284  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80518 instructions: 21842733 cycles: 12100000
cpu0_DTLB TOTAL     ACCESS:      33521  HIT:      33521  MISS:          0
cpu0_DTLB LOAD      ACCESS:      18563  HIT:      18563  MISS:          0
cpu0_DTLB RFO       ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9577  HIT:       9577  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12892  HIT:      12892  MISS:          0
cpu0_L1I LOAD      ACCESS:      12892  HIT:      12892  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65572  HIT:      65572  MISS:          0
cpu0_L1D LOAD      ACCESS:      22596  HIT:      22596  MISS:          0
cpu0_L1D RFO       ACCESS:      42976  HIT:      42976  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81013 instructions: 21902616 cycles: 12100000
cpu1_DTLB TOTAL     ACCESS:      33037  HIT:      33037  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18677  HIT:      18677  MISS:          0
cpu1_DTLB RFO       ACCESS:      14360  HIT:      14360  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10117  HIT:      10117  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10117  HIT:      10117  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12861  HIT:      12861  MISS:          0
cpu1_L1I LOAD      ACCESS:      12861  HIT:      12861  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65675  HIT:      65675  MISS:          0
cpu1_L1D LOAD      ACCESS:      22391  HIT:      22391  MISS:          0
cpu1_L1D RFO       ACCESS:      43284  HIT:      43284  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6089% MPKI: 0.0252253 Average ROB Occupancy at Mispredict: 179.318
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0252258
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6591% MPKI: 0.0247459 Average ROB Occupancy at Mispredict: 179.188
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0247459
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80542 instructions: 22026183 cycles: 12200000
cpu0_DTLB TOTAL     ACCESS:      33476  HIT:      33475  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18550  HIT:      18549  MISS:          1
cpu0_DTLB RFO       ACCESS:      14926  HIT:      14926  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9520  HIT:       9520  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9520  HIT:       9520  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65419  HIT:      65418  MISS:          1
cpu0_L1D LOAD      ACCESS:      22553  HIT:      22552  MISS:          1
cpu0_L1D RFO       ACCESS:      42866  HIT:      42866  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81045 instructions: 22087513 cycles: 12200000
cpu1_DTLB TOTAL     ACCESS:      33150  HIT:      33149  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18799  HIT:      18798  MISS:          1
cpu1_DTLB RFO       ACCESS:      14351  HIT:      14351  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10059  HIT:      10059  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10059  HIT:      10059  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12787  HIT:      12787  MISS:          0
cpu1_L1I LOAD      ACCESS:      12787  HIT:      12787  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65760  HIT:      65759  MISS:          1
cpu1_L1D LOAD      ACCESS:      22593  HIT:      22592  MISS:          1
cpu1_L1D RFO       ACCESS:      43167  HIT:      43167  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80542 instructions: 22026183 cycles: 12200000
cpu0_DTLB TOTAL     ACCESS:      33476  HIT:      33475  MISS:          1
cpu0_DTLB LOAD      ACCESS:      18550  HIT:      18549  MISS:          1
cpu0_DTLB RFO       ACCESS:      14926  HIT:      14926  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:       9520  HIT:       9520  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9520  HIT:       9520  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I LOAD      ACCESS:      12868  HIT:      12868  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65419  HIT:      65418  MISS:          1
cpu0_L1D LOAD      ACCESS:      22553  HIT:      22552  MISS:          1
cpu0_L1D RFO       ACCESS:      42866  HIT:      42866  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81045 instructions: 22087513 cycles: 12200000
cpu1_DTLB TOTAL     ACCESS:      33150  HIT:      33149  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18799  HIT:      18798  MISS:          1
cpu1_DTLB RFO       ACCESS:      14351  HIT:      14351  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10059  HIT:      10059  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10059  HIT:      10059  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12787  HIT:      12787  MISS:          0
cpu1_L1I LOAD      ACCESS:      12787  HIT:      12787  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65760  HIT:      65759  MISS:          1
cpu1_L1D LOAD      ACCESS:      22593  HIT:      22592  MISS:          1
cpu1_L1D RFO       ACCESS:      43167  HIT:      43167  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6214% MPKI: 0.0247882 Average ROB Occupancy at Mispredict: 179.919
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0247887
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5831% MPKI: 0.0253537 Average ROB Occupancy at Mispredict: 172.537
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0253537
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8056 instructions: 22208885 cycles: 12300000
cpu0_DTLB TOTAL     ACCESS:      33395  HIT:      33393  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18538  HIT:      18536  MISS:          2
cpu0_DTLB RFO       ACCESS:      14857  HIT:      14857  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9483  HIT:       9483  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9483  HIT:       9483  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12863  HIT:      12863  MISS:          0
cpu0_L1I LOAD      ACCESS:      12863  HIT:      12863  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65216  HIT:      65216  MISS:          0
cpu0_L1D LOAD      ACCESS:      22568  HIT:      22568  MISS:          0
cpu0_L1D RFO       ACCESS:      42648  HIT:      42648  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81056 instructions: 22269893 cycles: 12300000
cpu1_DTLB TOTAL     ACCESS:      32857  HIT:      32851  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18654  HIT:      18648  MISS:          6
cpu1_DTLB RFO       ACCESS:      14203  HIT:      14203  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9935  HIT:       9935  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9935  HIT:       9935  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12726  HIT:      12726  MISS:          0
cpu1_L1I LOAD      ACCESS:      12726  HIT:      12726  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64924  HIT:      64924  MISS:          0
cpu1_L1D LOAD      ACCESS:      22402  HIT:      22402  MISS:          0
cpu1_L1D RFO       ACCESS:      42522  HIT:      42522  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8056 instructions: 22208885 cycles: 12300000
cpu0_DTLB TOTAL     ACCESS:      33395  HIT:      33393  MISS:          2
cpu0_DTLB LOAD      ACCESS:      18538  HIT:      18536  MISS:          2
cpu0_DTLB RFO       ACCESS:      14857  HIT:      14857  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9483  HIT:       9483  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9483  HIT:       9483  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12863  HIT:      12863  MISS:          0
cpu0_L1I LOAD      ACCESS:      12863  HIT:      12863  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65216  HIT:      65216  MISS:          0
cpu0_L1D LOAD      ACCESS:      22568  HIT:      22568  MISS:          0
cpu0_L1D RFO       ACCESS:      42648  HIT:      42648  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81056 instructions: 22269893 cycles: 12300000
cpu1_DTLB TOTAL     ACCESS:      32857  HIT:      32851  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18654  HIT:      18648  MISS:          6
cpu1_DTLB RFO       ACCESS:      14203  HIT:      14203  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:       9935  HIT:       9935  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9935  HIT:       9935  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12726  HIT:      12726  MISS:          0
cpu1_L1I LOAD      ACCESS:      12726  HIT:      12726  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64924  HIT:      64924  MISS:          0
cpu1_L1D LOAD      ACCESS:      22402  HIT:      22402  MISS:          0
cpu1_L1D RFO       ACCESS:      42522  HIT:      42522  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5899% MPKI: 0.0248995 Average ROB Occupancy at Mispredict: 177.358
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0248999
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.58% MPKI: 0.0250113 Average ROB Occupancy at Mispredict: 171.858
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0250113
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80576 instructions: 22391372 cycles: 12400000
cpu0_DTLB TOTAL     ACCESS:      33404  HIT:      33400  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18553  HIT:      18549  MISS:          4
cpu0_DTLB RFO       ACCESS:      14851  HIT:      14851  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9502  HIT:       9502  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9502  HIT:       9502  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12830  HIT:      12830  MISS:          0
cpu0_L1I LOAD      ACCESS:      12830  HIT:      12830  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65168  HIT:      65168  MISS:          0
cpu0_L1D LOAD      ACCESS:      22573  HIT:      22573  MISS:          0
cpu0_L1D RFO       ACCESS:      42595  HIT:      42595  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81068 instructions: 22452441 cycles: 12400000
cpu1_DTLB TOTAL     ACCESS:      32816  HIT:      32810  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18607  HIT:      18601  MISS:          6
cpu1_DTLB RFO       ACCESS:      14209  HIT:      14209  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9964  HIT:       9964  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9964  HIT:       9964  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I LOAD      ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64943  HIT:      64943  MISS:          0
cpu1_L1D LOAD      ACCESS:      22323  HIT:      22323  MISS:          0
cpu1_L1D RFO       ACCESS:      42620  HIT:      42620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80576 instructions: 22391372 cycles: 12400000
cpu0_DTLB TOTAL     ACCESS:      33404  HIT:      33400  MISS:          4
cpu0_DTLB LOAD      ACCESS:      18553  HIT:      18549  MISS:          4
cpu0_DTLB RFO       ACCESS:      14851  HIT:      14851  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_ITLB TOTAL     ACCESS:       9502  HIT:       9502  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9502  HIT:       9502  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12830  HIT:      12830  MISS:          0
cpu0_L1I LOAD      ACCESS:      12830  HIT:      12830  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65168  HIT:      65168  MISS:          0
cpu0_L1D LOAD      ACCESS:      22573  HIT:      22573  MISS:          0
cpu0_L1D RFO       ACCESS:      42595  HIT:      42595  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81068 instructions: 22452441 cycles: 12400000
cpu1_DTLB TOTAL     ACCESS:      32816  HIT:      32810  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18607  HIT:      18601  MISS:          6
cpu1_DTLB RFO       ACCESS:      14209  HIT:      14209  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:       9964  HIT:       9964  MISS:          0
cpu1_ITLB LOAD      ACCESS:       9964  HIT:       9964  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I LOAD      ACCESS:      12733  HIT:      12733  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64943  HIT:      64943  MISS:          0
cpu1_L1D LOAD      ACCESS:      22323  HIT:      22323  MISS:          0
cpu1_L1D RFO       ACCESS:      42620  HIT:      42620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5889% MPKI: 0.0246966 Average ROB Occupancy at Mispredict: 176.926
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.024697
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5959% MPKI: 0.0245853 Average ROB Occupancy at Mispredict: 173.312
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0245853
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80582 instructions: 22572716 cycles: 12500000
cpu0_DTLB TOTAL     ACCESS:      33272  HIT:      33266  MISS:          6
cpu0_DTLB LOAD      ACCESS:      18518  HIT:      18512  MISS:          6
cpu0_DTLB RFO       ACCESS:      14754  HIT:      14754  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9462  HIT:       9462  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9462  HIT:       9462  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12781  HIT:      12781  MISS:          0
cpu0_L1I LOAD      ACCESS:      12781  HIT:      12781  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64846  HIT:      64846  MISS:          0
cpu0_L1D LOAD      ACCESS:      22532  HIT:      22532  MISS:          0
cpu0_L1D RFO       ACCESS:      42314  HIT:      42314  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.811 instructions: 22637501 cycles: 12500000
cpu1_DTLB TOTAL     ACCESS:      33213  HIT:      33213  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18853  HIT:      18853  MISS:          0
cpu1_DTLB RFO       ACCESS:      14360  HIT:      14360  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10125  HIT:      10125  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10125  HIT:      10125  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12772  HIT:      12772  MISS:          0
cpu1_L1I LOAD      ACCESS:      12772  HIT:      12772  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65949  HIT:      65949  MISS:          0
cpu1_L1D LOAD      ACCESS:      22730  HIT:      22730  MISS:          0
cpu1_L1D RFO       ACCESS:      43219  HIT:      43219  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80582 instructions: 22572716 cycles: 12500000
cpu0_DTLB TOTAL     ACCESS:      33272  HIT:      33266  MISS:          6
cpu0_DTLB LOAD      ACCESS:      18518  HIT:      18512  MISS:          6
cpu0_DTLB RFO       ACCESS:      14754  HIT:      14754  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9462  HIT:       9462  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9462  HIT:       9462  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12781  HIT:      12781  MISS:          0
cpu0_L1I LOAD      ACCESS:      12781  HIT:      12781  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64846  HIT:      64846  MISS:          0
cpu0_L1D LOAD      ACCESS:      22532  HIT:      22532  MISS:          0
cpu0_L1D RFO       ACCESS:      42314  HIT:      42314  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.811 instructions: 22637501 cycles: 12500000
cpu1_DTLB TOTAL     ACCESS:      33213  HIT:      33213  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18853  HIT:      18853  MISS:          0
cpu1_DTLB RFO       ACCESS:      14360  HIT:      14360  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10125  HIT:      10125  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10125  HIT:      10125  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12772  HIT:      12772  MISS:          0
cpu1_L1I LOAD      ACCESS:      12772  HIT:      12772  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65949  HIT:      65949  MISS:          0
cpu1_L1D LOAD      ACCESS:      22730  HIT:      22730  MISS:          0
cpu1_L1D RFO       ACCESS:      43219  HIT:      43219  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78269
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5644% MPKI: 0.0246311 Average ROB Occupancy at Mispredict: 174.777
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0246315
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.558% MPKI: 0.0250028 Average ROB Occupancy at Mispredict: 170.968
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0250028
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80371 instructions: 22726698 cycles: 12600000
cpu0_DTLB TOTAL     ACCESS:      28162  HIT:      28025  MISS:        137
cpu0_DTLB LOAD      ACCESS:      15678  HIT:      15554  MISS:        124
cpu0_DTLB RFO       ACCESS:      12484  HIT:      12471  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9576  HIT:       9571  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9576  HIT:       9571  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       9282  HIT:       9263  MISS:         19
cpu0_L1I LOAD      ACCESS:       9282  HIT:       9263  MISS:         19
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        142  HIT:        132  MISS:         10
cpu0_STLB LOAD      ACCESS:        129  HIT:        120  MISS:          9
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53183  HIT:      53090  MISS:         93
cpu0_L1D LOAD      ACCESS:      18956  HIT:      18872  MISS:         84
cpu0_L1D RFO       ACCESS:      34217  HIT:      34209  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        119  HIT:         36  MISS:         83
cpu0_L2C LOAD      ACCESS:        103  HIT:         28  MISS:         75
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         83  HIT:          0  MISS:         83
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.80932 instructions: 22797440 cycles: 12600000
cpu1_DTLB TOTAL     ACCESS:      27062  HIT:      26925  MISS:        137
cpu1_DTLB LOAD      ACCESS:      14728  HIT:      14604  MISS:        124
cpu1_DTLB RFO       ACCESS:      12334  HIT:      12321  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11484  HIT:      11479  MISS:          5
cpu1_ITLB LOAD      ACCESS:      11484  HIT:      11479  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6552  HIT:       6532  MISS:         20
cpu1_L1I LOAD      ACCESS:       6552  HIT:       6532  MISS:         20
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        142  HIT:        132  MISS:         10
cpu1_STLB LOAD      ACCESS:        129  HIT:        120  MISS:          9
cpu1_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      53027  HIT:      52932  MISS:         95
cpu1_L1D LOAD      ACCESS:      18785  HIT:      18699  MISS:         86
cpu1_L1D RFO       ACCESS:      34232  HIT:      34224  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        124  HIT:         41  MISS:         83
cpu1_L2C LOAD      ACCESS:        106  HIT:         31  MISS:         75
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:         83  HIT:          0  MISS:         83
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80371 instructions: 22726698 cycles: 12600000
cpu0_DTLB TOTAL     ACCESS:      28162  HIT:      28025  MISS:        137
cpu0_DTLB LOAD      ACCESS:      15678  HIT:      15554  MISS:        124
cpu0_DTLB RFO       ACCESS:      12484  HIT:      12471  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.9854 cycles
cpu0_ITLB TOTAL     ACCESS:       9576  HIT:       9571  MISS:          5
cpu0_ITLB LOAD      ACCESS:       9576  HIT:       9571  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_L1I TOTAL     ACCESS:       9282  HIT:       9263  MISS:         19
cpu0_L1I LOAD      ACCESS:       9282  HIT:       9263  MISS:         19
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4737 cycles
cpu0_STLB TOTAL     ACCESS:        142  HIT:        132  MISS:         10
cpu0_STLB LOAD      ACCESS:        129  HIT:        120  MISS:          9
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210 cycles
cpu0_L1D TOTAL     ACCESS:      53183  HIT:      53090  MISS:         93
cpu0_L1D LOAD      ACCESS:      18956  HIT:      18872  MISS:         84
cpu0_L1D RFO       ACCESS:      34217  HIT:      34209  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         10  HIT:          9  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 173.032 cycles
cpu0_L2C TOTAL     ACCESS:        119  HIT:         36  MISS:         83
cpu0_L2C LOAD      ACCESS:        103  HIT:         28  MISS:         75
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 181.072 cycles
LLC TOTAL     ACCESS:         83  HIT:          0  MISS:         83
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 319.843 cycles

CPU 1 cumulative IPC: 1.80932 instructions: 22797440 cycles: 12600000
cpu1_DTLB TOTAL     ACCESS:      27062  HIT:      26925  MISS:        137
cpu1_DTLB LOAD      ACCESS:      14728  HIT:      14604  MISS:        124
cpu1_DTLB RFO       ACCESS:      12334  HIT:      12321  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 24.2628 cycles
cpu1_ITLB TOTAL     ACCESS:      11484  HIT:      11479  MISS:          5
cpu1_ITLB LOAD      ACCESS:      11484  HIT:      11479  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu1_L1I TOTAL     ACCESS:       6552  HIT:       6532  MISS:         20
cpu1_L1I LOAD      ACCESS:       6552  HIT:       6532  MISS:         20
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4 cycles
cpu1_STLB TOTAL     ACCESS:        142  HIT:        132  MISS:         10
cpu1_STLB LOAD      ACCESS:        129  HIT:        120  MISS:          9
cpu1_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.9 cycles
cpu1_L1D TOTAL     ACCESS:      53027  HIT:      52932  MISS:         95
cpu1_L1D LOAD      ACCESS:      18785  HIT:      18699  MISS:         86
cpu1_L1D RFO       ACCESS:      34232  HIT:      34224  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         10  HIT:          9  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 169.611 cycles
cpu1_L2C TOTAL     ACCESS:        124  HIT:         41  MISS:         83
cpu1_L2C LOAD      ACCESS:        106  HIT:         31  MISS:         75
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 181.217 cycles
LLC TOTAL     ACCESS:         83  HIT:          0  MISS:         83
LLC LOAD      ACCESS:         75  HIT:          0  MISS:         75
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 319.843 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:        156
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5281% MPKI: 0.0225282 Average ROB Occupancy at Mispredict: 166.697
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0225286
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7863% MPKI: 0.0214936 Average ROB Occupancy at Mispredict: 175.059
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0214936
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80508 instructions: 22924485 cycles: 12700000
cpu0_DTLB TOTAL     ACCESS:      33758  HIT:      33751  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17983  HIT:      17978  MISS:          5
cpu0_DTLB RFO       ACCESS:      15775  HIT:      15773  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7117  HIT:       7116  MISS:          1
cpu0_L1I LOAD      ACCESS:       7117  HIT:       7116  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64700  HIT:      64695  MISS:          5
cpu0_L1D LOAD      ACCESS:      22333  HIT:      22328  MISS:          5
cpu0_L1D RFO       ACCESS:      42367  HIT:      42367  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81058 instructions: 22994385 cycles: 12700000
cpu1_DTLB TOTAL     ACCESS:      31810  HIT:      31799  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16667  HIT:      16659  MISS:          8
cpu1_DTLB RFO       ACCESS:      15143  HIT:      15140  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14699  HIT:      14699  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14699  HIT:      14699  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6110  HIT:       6110  MISS:          0
cpu1_L1I LOAD      ACCESS:       6110  HIT:       6110  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64463  HIT:      64458  MISS:          5
cpu1_L1D LOAD      ACCESS:      22256  HIT:      22251  MISS:          5
cpu1_L1D RFO       ACCESS:      42207  HIT:      42207  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80508 instructions: 22924485 cycles: 12700000
cpu0_DTLB TOTAL     ACCESS:      33758  HIT:      33751  MISS:          7
cpu0_DTLB LOAD      ACCESS:      17983  HIT:      17978  MISS:          5
cpu0_DTLB RFO       ACCESS:      15775  HIT:      15773  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu0_ITLB TOTAL     ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14934  HIT:      14934  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7117  HIT:       7116  MISS:          1
cpu0_L1I LOAD      ACCESS:       7117  HIT:       7116  MISS:          1
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10 cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64700  HIT:      64695  MISS:          5
cpu0_L1D LOAD      ACCESS:      22333  HIT:      22328  MISS:          5
cpu0_L1D RFO       ACCESS:      42367  HIT:      42367  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81058 instructions: 22994385 cycles: 12700000
cpu1_DTLB TOTAL     ACCESS:      31810  HIT:      31799  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16667  HIT:      16659  MISS:          8
cpu1_DTLB RFO       ACCESS:      15143  HIT:      15140  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:      14699  HIT:      14699  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14699  HIT:      14699  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6110  HIT:       6110  MISS:          0
cpu1_L1I LOAD      ACCESS:       6110  HIT:       6110  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64463  HIT:      64458  MISS:          5
cpu1_L1D LOAD      ACCESS:      22256  HIT:      22251  MISS:          5
cpu1_L1D RFO       ACCESS:      42207  HIT:      42207  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1196% MPKI: 0.0220721 Average ROB Occupancy at Mispredict: 198.294
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0220725
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.11% MPKI: 0.0220923 Average ROB Occupancy at Mispredict: 196.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0220923
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80635 instructions: 23121298 cycles: 12800000
cpu0_DTLB TOTAL     ACCESS:      33680  HIT:      33671  MISS:          9
cpu0_DTLB LOAD      ACCESS:      17951  HIT:      17944  MISS:          7
cpu0_DTLB RFO       ACCESS:      15729  HIT:      15727  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14537  HIT:      14537  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14537  HIT:      14537  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7709  HIT:       7709  MISS:          0
cpu0_L1I LOAD      ACCESS:       7709  HIT:       7709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64473  HIT:      64467  MISS:          6
cpu0_L1D LOAD      ACCESS:      22270  HIT:      22264  MISS:          6
cpu0_L1D RFO       ACCESS:      42203  HIT:      42203  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81136 instructions: 23185401 cycles: 12800000
cpu1_DTLB TOTAL     ACCESS:      31232  HIT:      31198  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16539  HIT:      16512  MISS:         27
cpu1_DTLB RFO       ACCESS:      14693  HIT:      14686  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14175  HIT:      14175  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14175  HIT:      14175  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6415  HIT:       6415  MISS:          0
cpu1_L1I LOAD      ACCESS:       6415  HIT:       6415  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62686  HIT:      62680  MISS:          6
cpu1_L1D LOAD      ACCESS:      21851  HIT:      21845  MISS:          6
cpu1_L1D RFO       ACCESS:      40835  HIT:      40835  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80635 instructions: 23121298 cycles: 12800000
cpu0_DTLB TOTAL     ACCESS:      33680  HIT:      33671  MISS:          9
cpu0_DTLB LOAD      ACCESS:      17951  HIT:      17944  MISS:          7
cpu0_DTLB RFO       ACCESS:      15729  HIT:      15727  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:      14537  HIT:      14537  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14537  HIT:      14537  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7709  HIT:       7709  MISS:          0
cpu0_L1I LOAD      ACCESS:       7709  HIT:       7709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64473  HIT:      64467  MISS:          6
cpu0_L1D LOAD      ACCESS:      22270  HIT:      22264  MISS:          6
cpu0_L1D RFO       ACCESS:      42203  HIT:      42203  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81136 instructions: 23185401 cycles: 12800000
cpu1_DTLB TOTAL     ACCESS:      31232  HIT:      31198  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16539  HIT:      16512  MISS:         27
cpu1_DTLB RFO       ACCESS:      14693  HIT:      14686  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97059 cycles
cpu1_ITLB TOTAL     ACCESS:      14175  HIT:      14175  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14175  HIT:      14175  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6415  HIT:       6415  MISS:          0
cpu1_L1I LOAD      ACCESS:       6415  HIT:       6415  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62686  HIT:      62680  MISS:          6
cpu1_L1D LOAD      ACCESS:      21851  HIT:      21845  MISS:          6
cpu1_L1D RFO       ACCESS:      40835  HIT:      40835  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1317% MPKI: 0.021668 Average ROB Occupancy at Mispredict: 192.263
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0216683
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9904% MPKI: 0.0228592 Average ROB Occupancy at Mispredict: 182.372
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0228592
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8069 instructions: 23309040 cycles: 12900000
cpu0_DTLB TOTAL     ACCESS:      32614  HIT:      32564  MISS:         50
cpu0_DTLB LOAD      ACCESS:      17712  HIT:      17673  MISS:         39
cpu0_DTLB RFO       ACCESS:      14902  HIT:      14891  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14372  HIT:      14372  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14372  HIT:      14372  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7014  HIT:       7014  MISS:          0
cpu0_L1I LOAD      ACCESS:       7014  HIT:       7014  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         50  HIT:         50  MISS:          0
cpu0_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61481  HIT:      61476  MISS:          5
cpu0_L1D LOAD      ACCESS:      21724  HIT:      21719  MISS:          5
cpu0_L1D RFO       ACCESS:      39757  HIT:      39757  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.81241 instructions: 23380079 cycles: 12900000
cpu1_DTLB TOTAL     ACCESS:      31493  HIT:      31471  MISS:         22
cpu1_DTLB LOAD      ACCESS:      16665  HIT:      16648  MISS:         17
cpu1_DTLB RFO       ACCESS:      14828  HIT:      14823  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14748  HIT:      14748  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14748  HIT:      14748  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5846  HIT:       5846  MISS:          0
cpu1_L1I LOAD      ACCESS:       5846  HIT:       5846  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63358  HIT:      63352  MISS:          6
cpu1_L1D LOAD      ACCESS:      22056  HIT:      22050  MISS:          6
cpu1_L1D RFO       ACCESS:      41302  HIT:      41302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8069 instructions: 23309040 cycles: 12900000
cpu0_DTLB TOTAL     ACCESS:      32614  HIT:      32564  MISS:         50
cpu0_DTLB LOAD      ACCESS:      17712  HIT:      17673  MISS:         39
cpu0_DTLB RFO       ACCESS:      14902  HIT:      14891  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.58 cycles
cpu0_ITLB TOTAL     ACCESS:      14372  HIT:      14372  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14372  HIT:      14372  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7014  HIT:       7014  MISS:          0
cpu0_L1I LOAD      ACCESS:       7014  HIT:       7014  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         50  HIT:         50  MISS:          0
cpu0_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61481  HIT:      61476  MISS:          5
cpu0_L1D LOAD      ACCESS:      21724  HIT:      21719  MISS:          5
cpu0_L1D RFO       ACCESS:      39757  HIT:      39757  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81241 instructions: 23380079 cycles: 12900000
cpu1_DTLB TOTAL     ACCESS:      31493  HIT:      31471  MISS:         22
cpu1_DTLB LOAD      ACCESS:      16665  HIT:      16648  MISS:         17
cpu1_DTLB RFO       ACCESS:      14828  HIT:      14823  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14748  HIT:      14748  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14748  HIT:      14748  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5846  HIT:       5846  MISS:          0
cpu1_L1I LOAD      ACCESS:       5846  HIT:       5846  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63358  HIT:      63352  MISS:          6
cpu1_L1D LOAD      ACCESS:      22056  HIT:      22050  MISS:          6
cpu1_L1D RFO       ACCESS:      41302  HIT:      41302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8405% MPKI: 0.0242391 Average ROB Occupancy at Mispredict: 179.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0242395
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9614% MPKI: 0.0233104 Average ROB Occupancy at Mispredict: 189.051
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0233104
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 34 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80786 instructions: 23502133 cycles: 13000000
cpu0_DTLB TOTAL     ACCESS:      33235  HIT:      33208  MISS:         27
cpu0_DTLB LOAD      ACCESS:      17841  HIT:      17822  MISS:         19
cpu0_DTLB RFO       ACCESS:      15394  HIT:      15386  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14662  HIT:      14662  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14662  HIT:      14662  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7157  HIT:       7157  MISS:          0
cpu0_L1I LOAD      ACCESS:       7157  HIT:       7157  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63305  HIT:      63300  MISS:          5
cpu0_L1D LOAD      ACCESS:      22072  HIT:      22067  MISS:          5
cpu0_L1D RFO       ACCESS:      41233  HIT:      41233  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0

CPU 1 cumulative IPC: 1.81297 instructions: 23568557 cycles: 13000000
cpu1_DTLB TOTAL     ACCESS:      31076  HIT:      31024  MISS:         52
cpu1_DTLB LOAD      ACCESS:      16540  HIT:      16501  MISS:         39
cpu1_DTLB RFO       ACCESS:      14536  HIT:      14523  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14081  HIT:      14081  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14081  HIT:      14081  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6420  HIT:       6420  MISS:          0
cpu1_L1I LOAD      ACCESS:       6420  HIT:       6420  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu1_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB RFO       ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61985  HIT:      61982  MISS:          3
cpu1_L1D LOAD      ACCESS:      21741  HIT:      21738  MISS:          3
cpu1_L1D RFO       ACCESS:      40244  HIT:      40244  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80786 instructions: 23502133 cycles: 13000000
cpu0_DTLB TOTAL     ACCESS:      33235  HIT:      33208  MISS:         27
cpu0_DTLB LOAD      ACCESS:      17841  HIT:      17822  MISS:         19
cpu0_DTLB RFO       ACCESS:      15394  HIT:      15386  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.51852 cycles
cpu0_ITLB TOTAL     ACCESS:      14662  HIT:      14662  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14662  HIT:      14662  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7157  HIT:       7157  MISS:          0
cpu0_L1I LOAD      ACCESS:       7157  HIT:       7157  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63305  HIT:      63300  MISS:          5
cpu0_L1D LOAD      ACCESS:      22072  HIT:      22067  MISS:          5
cpu0_L1D RFO       ACCESS:      41233  HIT:      41233  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81297 instructions: 23568557 cycles: 13000000
cpu1_DTLB TOTAL     ACCESS:      31076  HIT:      31024  MISS:         52
cpu1_DTLB LOAD      ACCESS:      16540  HIT:      16501  MISS:         39
cpu1_DTLB RFO       ACCESS:      14536  HIT:      14523  MISS:         13
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.98077 cycles
cpu1_ITLB TOTAL     ACCESS:      14081  HIT:      14081  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14081  HIT:      14081  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6420  HIT:       6420  MISS:          0
cpu1_L1I LOAD      ACCESS:       6420  HIT:       6420  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu1_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB RFO       ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61985  HIT:      61982  MISS:          3
cpu1_L1D LOAD      ACCESS:      21741  HIT:      21738  MISS:          3
cpu1_L1D RFO       ACCESS:      40244  HIT:      40244  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9605% MPKI: 0.0230188 Average ROB Occupancy at Mispredict: 183.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0230192
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9094% MPKI: 0.0232513 Average ROB Occupancy at Mispredict: 175.635
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0232513
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80864 instructions: 23693153 cycles: 13100000
cpu0_DTLB TOTAL     ACCESS:      33044  HIT:      33014  MISS:         30
cpu0_DTLB LOAD      ACCESS:      17794  HIT:      17770  MISS:         24
cpu0_DTLB RFO       ACCESS:      15250  HIT:      15244  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14517  HIT:      14517  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14517  HIT:      14517  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7161  HIT:       7161  MISS:          0
cpu0_L1I LOAD      ACCESS:       7161  HIT:       7161  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62667  HIT:      62666  MISS:          1
cpu0_L1D LOAD      ACCESS:      21958  HIT:      21957  MISS:          1
cpu0_L1D RFO       ACCESS:      40709  HIT:      40709  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81395 instructions: 23762724 cycles: 13100000
cpu1_DTLB TOTAL     ACCESS:      31425  HIT:      31409  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16618  HIT:      16605  MISS:         13
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14804  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5924  HIT:       5924  MISS:          0
cpu1_L1I LOAD      ACCESS:       5924  HIT:       5924  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63360  HIT:      63359  MISS:          1
cpu1_L1D LOAD      ACCESS:      22022  HIT:      22021  MISS:          1
cpu1_L1D RFO       ACCESS:      41338  HIT:      41338  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80864 instructions: 23693153 cycles: 13100000
cpu0_DTLB TOTAL     ACCESS:      33044  HIT:      33014  MISS:         30
cpu0_DTLB LOAD      ACCESS:      17794  HIT:      17770  MISS:         24
cpu0_DTLB RFO       ACCESS:      15250  HIT:      15244  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      14517  HIT:      14517  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14517  HIT:      14517  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7161  HIT:       7161  MISS:          0
cpu0_L1I LOAD      ACCESS:       7161  HIT:       7161  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62667  HIT:      62666  MISS:          1
cpu0_L1D LOAD      ACCESS:      21958  HIT:      21957  MISS:          1
cpu0_L1D RFO       ACCESS:      40709  HIT:      40709  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81395 instructions: 23762724 cycles: 13100000
cpu1_DTLB TOTAL     ACCESS:      31425  HIT:      31409  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16618  HIT:      16605  MISS:         13
cpu1_DTLB RFO       ACCESS:      14807  HIT:      14804  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.9375 cycles
cpu1_ITLB TOTAL     ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5924  HIT:       5924  MISS:          0
cpu1_L1I LOAD      ACCESS:       5924  HIT:       5924  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63360  HIT:      63359  MISS:          1
cpu1_L1D LOAD      ACCESS:      22022  HIT:      22021  MISS:          1
cpu1_L1D RFO       ACCESS:      41338  HIT:      41338  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9322% MPKI: 0.0230442 Average ROB Occupancy at Mispredict: 181.214
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0230446
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.965% MPKI: 0.0228088 Average ROB Occupancy at Mispredict: 185.413
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0228088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 36 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.80934 instructions: 23883268 cycles: 13200000
cpu0_DTLB TOTAL     ACCESS:      32755  HIT:      32720  MISS:         35
cpu0_DTLB LOAD      ACCESS:      17668  HIT:      17638  MISS:         30
cpu0_DTLB RFO       ACCESS:      15087  HIT:      15082  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I LOAD      ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61781  HIT:      61773  MISS:          8
cpu0_L1D LOAD      ACCESS:      21725  HIT:      21717  MISS:          8
cpu0_L1D RFO       ACCESS:      40056  HIT:      40056  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81479 instructions: 23955168 cycles: 13200000
cpu1_DTLB TOTAL     ACCESS:      31218  HIT:      31193  MISS:         25
cpu1_DTLB LOAD      ACCESS:      16554  HIT:      16532  MISS:         22
cpu1_DTLB RFO       ACCESS:      14664  HIT:      14661  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15112  HIT:      15112  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15112  HIT:      15112  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5291  HIT:       5291  MISS:          0
cpu1_L1I LOAD      ACCESS:       5291  HIT:       5291  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62471  HIT:      62462  MISS:          9
cpu1_L1D LOAD      ACCESS:      21835  HIT:      21826  MISS:          9
cpu1_L1D RFO       ACCESS:      40636  HIT:      40636  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.80934 instructions: 23883268 cycles: 13200000
cpu0_DTLB TOTAL     ACCESS:      32755  HIT:      32720  MISS:         35
cpu0_DTLB LOAD      ACCESS:      17668  HIT:      17638  MISS:         30
cpu0_DTLB RFO       ACCESS:      15087  HIT:      15082  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.48571 cycles
cpu0_ITLB TOTAL     ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14958  HIT:      14958  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I LOAD      ACCESS:       6385  HIT:       6385  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61781  HIT:      61773  MISS:          8
cpu0_L1D LOAD      ACCESS:      21725  HIT:      21717  MISS:          8
cpu0_L1D RFO       ACCESS:      40056  HIT:      40056  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.625 cycles
cpu0_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81479 instructions: 23955168 cycles: 13200000
cpu1_DTLB TOTAL     ACCESS:      31218  HIT:      31193  MISS:         25
cpu1_DTLB LOAD      ACCESS:      16554  HIT:      16532  MISS:         22
cpu1_DTLB RFO       ACCESS:      14664  HIT:      14661  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96 cycles
cpu1_ITLB TOTAL     ACCESS:      15112  HIT:      15112  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15112  HIT:      15112  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5291  HIT:       5291  MISS:          0
cpu1_L1I LOAD      ACCESS:       5291  HIT:       5291  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62471  HIT:      62462  MISS:          9
cpu1_L1D LOAD      ACCESS:      21835  HIT:      21826  MISS:          9
cpu1_L1D RFO       ACCESS:      40636  HIT:      40636  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.2222 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8986% MPKI: 0.0232376 Average ROB Occupancy at Mispredict: 194.521
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.023238
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9705% MPKI: 0.0225421 Average ROB Occupancy at Mispredict: 200.604
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0225421
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81042 instructions: 24078644 cycles: 13300000
cpu0_DTLB TOTAL     ACCESS:      33425  HIT:      33419  MISS:          6
cpu0_DTLB LOAD      ACCESS:      17805  HIT:      17799  MISS:          6
cpu0_DTLB RFO       ACCESS:      15620  HIT:      15620  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6779  HIT:       6779  MISS:          0
cpu0_L1I LOAD      ACCESS:       6779  HIT:       6779  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63637  HIT:      63632  MISS:          5
cpu0_L1D LOAD      ACCESS:      22022  HIT:      22017  MISS:          5
cpu0_L1D RFO       ACCESS:      41615  HIT:      41615  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81588 instructions: 24151250 cycles: 13300000
cpu1_DTLB TOTAL     ACCESS:      31542  HIT:      31536  MISS:          6
cpu1_DTLB LOAD      ACCESS:      16612  HIT:      16606  MISS:          6
cpu1_DTLB RFO       ACCESS:      14930  HIT:      14930  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14979  HIT:      14979  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14979  HIT:      14979  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5561  HIT:       5561  MISS:          0
cpu1_L1I LOAD      ACCESS:       5561  HIT:       5561  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63644  HIT:      63641  MISS:          3
cpu1_L1D LOAD      ACCESS:      21993  HIT:      21990  MISS:          3
cpu1_L1D RFO       ACCESS:      41651  HIT:      41651  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81042 instructions: 24078644 cycles: 13300000
cpu0_DTLB TOTAL     ACCESS:      33425  HIT:      33419  MISS:          6
cpu0_DTLB LOAD      ACCESS:      17805  HIT:      17799  MISS:          6
cpu0_DTLB RFO       ACCESS:      15620  HIT:      15620  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu0_ITLB TOTAL     ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14962  HIT:      14962  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6779  HIT:       6779  MISS:          0
cpu0_L1I LOAD      ACCESS:       6779  HIT:       6779  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63637  HIT:      63632  MISS:          5
cpu0_L1D LOAD      ACCESS:      22022  HIT:      22017  MISS:          5
cpu0_L1D RFO       ACCESS:      41615  HIT:      41615  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.8 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81588 instructions: 24151250 cycles: 13300000
cpu1_DTLB TOTAL     ACCESS:      31542  HIT:      31536  MISS:          6
cpu1_DTLB LOAD      ACCESS:      16612  HIT:      16606  MISS:          6
cpu1_DTLB RFO       ACCESS:      14930  HIT:      14930  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14979  HIT:      14979  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14979  HIT:      14979  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5561  HIT:       5561  MISS:          0
cpu1_L1I LOAD      ACCESS:       5561  HIT:       5561  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63644  HIT:      63641  MISS:          3
cpu1_L1D LOAD      ACCESS:      21993  HIT:      21990  MISS:          3
cpu1_L1D RFO       ACCESS:      41651  HIT:      41651  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.106% MPKI: 0.0210556 Average ROB Occupancy at Mispredict: 202.799
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.021056
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1117% MPKI: 0.0209927 Average ROB Occupancy at Mispredict: 205.101
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0209927
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81157 instructions: 24275033 cycles: 13400000
cpu0_DTLB TOTAL     ACCESS:      33414  HIT:      33410  MISS:          4
cpu0_DTLB LOAD      ACCESS:      17938  HIT:      17934  MISS:          4
cpu0_DTLB RFO       ACCESS:      15476  HIT:      15476  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15252  HIT:      15252  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15252  HIT:      15252  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6530  HIT:       6530  MISS:          0
cpu0_L1I LOAD      ACCESS:       6530  HIT:       6530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63485  HIT:      63483  MISS:          2
cpu0_L1D LOAD      ACCESS:      22076  HIT:      22074  MISS:          2
cpu0_L1D RFO       ACCESS:      41409  HIT:      41409  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8166 instructions: 24342456 cycles: 13400000
cpu1_DTLB TOTAL     ACCESS:      31119  HIT:      31102  MISS:         17
cpu1_DTLB LOAD      ACCESS:      16594  HIT:      16577  MISS:         17
cpu1_DTLB RFO       ACCESS:      14525  HIT:      14525  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14708  HIT:      14708  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14708  HIT:      14708  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5514  HIT:       5514  MISS:          0
cpu1_L1I LOAD      ACCESS:       5514  HIT:       5514  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62008  HIT:      62002  MISS:          6
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21758  MISS:          6
cpu1_L1D RFO       ACCESS:      40244  HIT:      40244  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81157 instructions: 24275033 cycles: 13400000
cpu0_DTLB TOTAL     ACCESS:      33414  HIT:      33410  MISS:          4
cpu0_DTLB LOAD      ACCESS:      17938  HIT:      17934  MISS:          4
cpu0_DTLB RFO       ACCESS:      15476  HIT:      15476  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      15252  HIT:      15252  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15252  HIT:      15252  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6530  HIT:       6530  MISS:          0
cpu0_L1I LOAD      ACCESS:       6530  HIT:       6530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63485  HIT:      63483  MISS:          2
cpu0_L1D LOAD      ACCESS:      22076  HIT:      22074  MISS:          2
cpu0_L1D RFO       ACCESS:      41409  HIT:      41409  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8166 instructions: 24342456 cycles: 13400000
cpu1_DTLB TOTAL     ACCESS:      31119  HIT:      31102  MISS:         17
cpu1_DTLB LOAD      ACCESS:      16594  HIT:      16577  MISS:         17
cpu1_DTLB RFO       ACCESS:      14525  HIT:      14525  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14708  HIT:      14708  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14708  HIT:      14708  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5514  HIT:       5514  MISS:          0
cpu1_L1I LOAD      ACCESS:       5514  HIT:       5514  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62008  HIT:      62002  MISS:          6
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21758  MISS:          6
cpu1_L1D RFO       ACCESS:      40244  HIT:      40244  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.78693
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1066% MPKI: 0.0210501 Average ROB Occupancy at Mispredict: 205.231
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0210504
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0177% MPKI: 0.0216494 Average ROB Occupancy at Mispredict: 195.283
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0216494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81023 instructions: 24438171 cycles: 13500000
cpu0_DTLB TOTAL     ACCESS:      28740  HIT:      28614  MISS:        126
cpu0_DTLB LOAD      ACCESS:      15676  HIT:      15559  MISS:        117
cpu0_DTLB RFO       ACCESS:      13064  HIT:      13055  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12849  HIT:      12844  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12849  HIT:      12844  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5873  HIT:       5860  MISS:         13
cpu0_L1I LOAD      ACCESS:       5873  HIT:       5860  MISS:         13
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        131  HIT:        127  MISS:          4
cpu0_STLB LOAD      ACCESS:        122  HIT:        119  MISS:          3
cpu0_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53245  HIT:      53162  MISS:         83
cpu0_L1D LOAD      ACCESS:      19126  HIT:      19052  MISS:         74
cpu0_L1D RFO       ACCESS:      34115  HIT:      34106  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        106  HIT:         36  MISS:         70
cpu0_L2C LOAD      ACCESS:         87  HIT:         26  MISS:         61
cpu0_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81541 instructions: 24508014 cycles: 13500000
cpu1_DTLB TOTAL     ACCESS:      27559  HIT:      27440  MISS:        119
cpu1_DTLB LOAD      ACCESS:      14783  HIT:      14674  MISS:        109
cpu1_DTLB RFO       ACCESS:      12776  HIT:      12766  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13012  HIT:      13007  MISS:          5
cpu1_ITLB LOAD      ACCESS:      13012  HIT:      13007  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5043  HIT:       5030  MISS:         13
cpu1_L1I LOAD      ACCESS:       5043  HIT:       5030  MISS:         13
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        124  HIT:        120  MISS:          4
cpu1_STLB LOAD      ACCESS:        114  HIT:        111  MISS:          3
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      54101  HIT:      54022  MISS:         79
cpu1_L1D LOAD      ACCESS:      19310  HIT:      19240  MISS:         70
cpu1_L1D RFO       ACCESS:      34787  HIT:      34778  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu1_L2C LOAD      ACCESS:         83  HIT:         22  MISS:         61
cpu1_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81023 instructions: 24438171 cycles: 13500000
cpu0_DTLB TOTAL     ACCESS:      28740  HIT:      28614  MISS:        126
cpu0_DTLB LOAD      ACCESS:      15676  HIT:      15559  MISS:        117
cpu0_DTLB RFO       ACCESS:      13064  HIT:      13055  MISS:          9
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.2302 cycles
cpu0_ITLB TOTAL     ACCESS:      12849  HIT:      12844  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12849  HIT:      12844  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_L1I TOTAL     ACCESS:       5873  HIT:       5860  MISS:         13
cpu0_L1I LOAD      ACCESS:       5873  HIT:       5860  MISS:         13
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4615 cycles
cpu0_STLB TOTAL     ACCESS:        131  HIT:        127  MISS:          4
cpu0_STLB LOAD      ACCESS:        122  HIT:        119  MISS:          3
cpu0_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      53245  HIT:      53162  MISS:         83
cpu0_L1D LOAD      ACCESS:      19126  HIT:      19052  MISS:         74
cpu0_L1D RFO       ACCESS:      34115  HIT:      34106  MISS:          9
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 162.663 cycles
cpu0_L2C TOTAL     ACCESS:        106  HIT:         36  MISS:         70
cpu0_L2C LOAD      ACCESS:         87  HIT:         26  MISS:         61
cpu0_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.386 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 316.529 cycles

CPU 1 cumulative IPC: 1.81541 instructions: 24508014 cycles: 13500000
cpu1_DTLB TOTAL     ACCESS:      27559  HIT:      27440  MISS:        119
cpu1_DTLB LOAD      ACCESS:      14783  HIT:      14674  MISS:        109
cpu1_DTLB RFO       ACCESS:      12776  HIT:      12766  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 15.9412 cycles
cpu1_ITLB TOTAL     ACCESS:      13012  HIT:      13007  MISS:          5
cpu1_ITLB LOAD      ACCESS:      13012  HIT:      13007  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu1_L1I TOTAL     ACCESS:       5043  HIT:       5030  MISS:         13
cpu1_L1I LOAD      ACCESS:       5043  HIT:       5030  MISS:         13
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3846 cycles
cpu1_STLB TOTAL     ACCESS:        124  HIT:        120  MISS:          4
cpu1_STLB LOAD      ACCESS:        114  HIT:        111  MISS:          3
cpu1_STLB RFO       ACCESS:         10  HIT:          9  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.25 cycles
cpu1_L1D TOTAL     ACCESS:      54101  HIT:      54022  MISS:         79
cpu1_L1D LOAD      ACCESS:      19310  HIT:      19240  MISS:         70
cpu1_L1D RFO       ACCESS:      34787  HIT:      34778  MISS:          9
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 170.342 cycles
cpu1_L2C TOTAL     ACCESS:        103  HIT:         33  MISS:         70
cpu1_L2C LOAD      ACCESS:         83  HIT:         22  MISS:         61
cpu1_L2C RFO       ACCESS:          9  HIT:          0  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         11  HIT:         11  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 179.443 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 316.529 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        128
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8078% MPKI: 0.0207459 Average ROB Occupancy at Mispredict: 183.915
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0207462
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7908% MPKI: 0.0209727 Average ROB Occupancy at Mispredict: 183.175
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0209727
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 42 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81121 instructions: 24632430 cycles: 13600000
cpu0_DTLB TOTAL     ACCESS:      33387  HIT:      33377  MISS:         10
cpu0_DTLB LOAD      ACCESS:      17935  HIT:      17927  MISS:          8
cpu0_DTLB RFO       ACCESS:      15452  HIT:      15450  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15064  HIT:      15064  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15064  HIT:      15064  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6555  HIT:       6555  MISS:          0
cpu0_L1I LOAD      ACCESS:       6555  HIT:       6555  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63590  HIT:      63590  MISS:          0
cpu0_L1D LOAD      ACCESS:      22169  HIT:      22169  MISS:          0
cpu0_L1D RFO       ACCESS:      41421  HIT:      41421  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8164 instructions: 24702999 cycles: 13600000
cpu1_DTLB TOTAL     ACCESS:      31598  HIT:      31590  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16710  HIT:      16704  MISS:          6
cpu1_DTLB RFO       ACCESS:      14888  HIT:      14886  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15009  HIT:      15009  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15009  HIT:      15009  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5497  HIT:       5497  MISS:          0
cpu1_L1I LOAD      ACCESS:       5497  HIT:       5497  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63765  HIT:      63765  MISS:          0
cpu1_L1D LOAD      ACCESS:      22145  HIT:      22145  MISS:          0
cpu1_L1D RFO       ACCESS:      41620  HIT:      41620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81121 instructions: 24632430 cycles: 13600000
cpu0_DTLB TOTAL     ACCESS:      33387  HIT:      33377  MISS:         10
cpu0_DTLB LOAD      ACCESS:      17935  HIT:      17927  MISS:          8
cpu0_DTLB RFO       ACCESS:      15452  HIT:      15450  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15064  HIT:      15064  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15064  HIT:      15064  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6555  HIT:       6555  MISS:          0
cpu0_L1I LOAD      ACCESS:       6555  HIT:       6555  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63590  HIT:      63590  MISS:          0
cpu0_L1D LOAD      ACCESS:      22169  HIT:      22169  MISS:          0
cpu0_L1D RFO       ACCESS:      41421  HIT:      41421  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8164 instructions: 24702999 cycles: 13600000
cpu1_DTLB TOTAL     ACCESS:      31598  HIT:      31590  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16710  HIT:      16704  MISS:          6
cpu1_DTLB RFO       ACCESS:      14888  HIT:      14886  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:      15009  HIT:      15009  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15009  HIT:      15009  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5497  HIT:       5497  MISS:          0
cpu1_L1I LOAD      ACCESS:       5497  HIT:       5497  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63765  HIT:      63765  MISS:          0
cpu1_L1D LOAD      ACCESS:      22145  HIT:      22145  MISS:          0
cpu1_L1D RFO       ACCESS:      41620  HIT:      41620  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9711% MPKI: 0.0218814 Average ROB Occupancy at Mispredict: 191.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0218817
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9664% MPKI: 0.0219811 Average ROB Occupancy at Mispredict: 189.939
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0219811
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81219 instructions: 24826977 cycles: 13700000
cpu0_DTLB TOTAL     ACCESS:      33472  HIT:      33464  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17969  HIT:      17963  MISS:          6
cpu0_DTLB RFO       ACCESS:      15503  HIT:      15501  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14913  HIT:      14913  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14913  HIT:      14913  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6921  HIT:       6921  MISS:          0
cpu0_L1I LOAD      ACCESS:       6921  HIT:       6921  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63876  HIT:      63876  MISS:          0
cpu0_L1D LOAD      ACCESS:      22214  HIT:      22214  MISS:          0
cpu0_L1D RFO       ACCESS:      41662  HIT:      41662  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81699 instructions: 24892806 cycles: 13700000
cpu1_DTLB TOTAL     ACCESS:      31154  HIT:      31125  MISS:         29
cpu1_DTLB LOAD      ACCESS:      16583  HIT:      16560  MISS:         23
cpu1_DTLB RFO       ACCESS:      14571  HIT:      14565  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5950  HIT:       5950  MISS:          0
cpu1_L1I LOAD      ACCESS:       5950  HIT:       5950  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62344  HIT:      62344  MISS:          0
cpu1_L1D LOAD      ACCESS:      21803  HIT:      21803  MISS:          0
cpu1_L1D RFO       ACCESS:      40541  HIT:      40541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81219 instructions: 24826977 cycles: 13700000
cpu0_DTLB TOTAL     ACCESS:      33472  HIT:      33464  MISS:          8
cpu0_DTLB LOAD      ACCESS:      17969  HIT:      17963  MISS:          6
cpu0_DTLB RFO       ACCESS:      15503  HIT:      15501  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14913  HIT:      14913  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14913  HIT:      14913  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6921  HIT:       6921  MISS:          0
cpu0_L1I LOAD      ACCESS:       6921  HIT:       6921  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63876  HIT:      63876  MISS:          0
cpu0_L1D LOAD      ACCESS:      22214  HIT:      22214  MISS:          0
cpu0_L1D RFO       ACCESS:      41662  HIT:      41662  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81699 instructions: 24892806 cycles: 13700000
cpu1_DTLB TOTAL     ACCESS:      31154  HIT:      31125  MISS:         29
cpu1_DTLB LOAD      ACCESS:      16583  HIT:      16560  MISS:         23
cpu1_DTLB RFO       ACCESS:      14571  HIT:      14565  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14409  HIT:      14409  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5950  HIT:       5950  MISS:          0
cpu1_L1I LOAD      ACCESS:       5950  HIT:       5950  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62344  HIT:      62344  MISS:          0
cpu1_L1D LOAD      ACCESS:      21803  HIT:      21803  MISS:          0
cpu1_L1D RFO       ACCESS:      40541  HIT:      40541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9638% MPKI: 0.0218307 Average ROB Occupancy at Mispredict: 184.769
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0218311
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9211% MPKI: 0.021934 Average ROB Occupancy at Mispredict: 181.018
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.021934
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81258 instructions: 25013664 cycles: 13800000
cpu0_DTLB TOTAL     ACCESS:      32554  HIT:      32520  MISS:         34
cpu0_DTLB LOAD      ACCESS:      17729  HIT:      17702  MISS:         27
cpu0_DTLB RFO       ACCESS:      14825  HIT:      14818  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14615  HIT:      14615  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14615  HIT:      14615  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6618  HIT:       6618  MISS:          0
cpu0_L1I LOAD      ACCESS:       6618  HIT:       6618  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61282  HIT:      61280  MISS:          2
cpu0_L1D LOAD      ACCESS:      21743  HIT:      21741  MISS:          2
cpu0_L1D RFO       ACCESS:      39539  HIT:      39539  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.81782 instructions: 25085894 cycles: 13800000
cpu1_DTLB TOTAL     ACCESS:      31352  HIT:      31343  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16666  HIT:      16659  MISS:          7
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14684  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14925  HIT:      14925  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14925  HIT:      14925  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62976  HIT:      62972  MISS:          4
cpu1_L1D LOAD      ACCESS:      22042  HIT:      22038  MISS:          4
cpu1_L1D RFO       ACCESS:      40934  HIT:      40934  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81258 instructions: 25013664 cycles: 13800000
cpu0_DTLB TOTAL     ACCESS:      32554  HIT:      32520  MISS:         34
cpu0_DTLB LOAD      ACCESS:      17729  HIT:      17702  MISS:         27
cpu0_DTLB RFO       ACCESS:      14825  HIT:      14818  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52941 cycles
cpu0_ITLB TOTAL     ACCESS:      14615  HIT:      14615  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14615  HIT:      14615  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6618  HIT:       6618  MISS:          0
cpu0_L1I LOAD      ACCESS:       6618  HIT:       6618  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61282  HIT:      61280  MISS:          2
cpu0_L1D LOAD      ACCESS:      21743  HIT:      21741  MISS:          2
cpu0_L1D RFO       ACCESS:      39539  HIT:      39539  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81782 instructions: 25085894 cycles: 13800000
cpu1_DTLB TOTAL     ACCESS:      31352  HIT:      31343  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16666  HIT:      16659  MISS:          7
cpu1_DTLB RFO       ACCESS:      14686  HIT:      14684  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.88889 cycles
cpu1_ITLB TOTAL     ACCESS:      14925  HIT:      14925  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14925  HIT:      14925  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5393  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62976  HIT:      62972  MISS:          4
cpu1_L1D LOAD      ACCESS:      22042  HIT:      22038  MISS:          4
cpu1_L1D RFO       ACCESS:      40934  HIT:      40934  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8528% MPKI: 0.0223874 Average ROB Occupancy at Mispredict: 180.789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0223878
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9322% MPKI: 0.0218848 Average ROB Occupancy at Mispredict: 189.209
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0218848
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81335 instructions: 25205596 cycles: 13900000
cpu0_DTLB TOTAL     ACCESS:      33160  HIT:      33147  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17887  HIT:      17877  MISS:         10
cpu0_DTLB RFO       ACCESS:      15273  HIT:      15270  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14879  HIT:      14879  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14879  HIT:      14879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6644  HIT:       6644  MISS:          0
cpu0_L1I LOAD      ACCESS:       6644  HIT:       6644  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63000  HIT:      62997  MISS:          3
cpu0_L1D LOAD      ACCESS:      22073  HIT:      22070  MISS:          3
cpu0_L1D RFO       ACCESS:      40927  HIT:      40927  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81829 instructions: 25274269 cycles: 13900000
cpu1_DTLB TOTAL     ACCESS:      31068  HIT:      31045  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16604  HIT:      16586  MISS:         18
cpu1_DTLB RFO       ACCESS:      14464  HIT:      14459  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14377  HIT:      14377  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14377  HIT:      14377  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5904  HIT:       5904  MISS:          0
cpu1_L1I LOAD      ACCESS:       5904  HIT:       5904  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61904  HIT:      61903  MISS:          1
cpu1_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu1_L1D RFO       ACCESS:      40124  HIT:      40124  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81335 instructions: 25205596 cycles: 13900000
cpu0_DTLB TOTAL     ACCESS:      33160  HIT:      33147  MISS:         13
cpu0_DTLB LOAD      ACCESS:      17887  HIT:      17877  MISS:         10
cpu0_DTLB RFO       ACCESS:      15273  HIT:      15270  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.61538 cycles
cpu0_ITLB TOTAL     ACCESS:      14879  HIT:      14879  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14879  HIT:      14879  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6644  HIT:       6644  MISS:          0
cpu0_L1I LOAD      ACCESS:       6644  HIT:       6644  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63000  HIT:      62997  MISS:          3
cpu0_L1D LOAD      ACCESS:      22073  HIT:      22070  MISS:          3
cpu0_L1D RFO       ACCESS:      40927  HIT:      40927  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81829 instructions: 25274269 cycles: 13900000
cpu1_DTLB TOTAL     ACCESS:      31068  HIT:      31045  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16604  HIT:      16586  MISS:         18
cpu1_DTLB RFO       ACCESS:      14464  HIT:      14459  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.95652 cycles
cpu1_ITLB TOTAL     ACCESS:      14377  HIT:      14377  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14377  HIT:      14377  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5904  HIT:       5904  MISS:          0
cpu1_L1I LOAD      ACCESS:       5904  HIT:       5904  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61904  HIT:      61903  MISS:          1
cpu1_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu1_L1D RFO       ACCESS:      40124  HIT:      40124  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9172% MPKI: 0.0217805 Average ROB Occupancy at Mispredict: 185.328
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0217809
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8741% MPKI: 0.0219591 Average ROB Occupancy at Mispredict: 177.533
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0219591
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 47 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81396 instructions: 25395474 cycles: 14000000
cpu0_DTLB TOTAL     ACCESS:      32968  HIT:      32948  MISS:         20
cpu0_DTLB LOAD      ACCESS:      17842  HIT:      17826  MISS:         16
cpu0_DTLB RFO       ACCESS:      15126  HIT:      15122  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14799  HIT:      14799  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14799  HIT:      14799  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6703  HIT:       6703  MISS:          0
cpu0_L1I LOAD      ACCESS:       6703  HIT:       6703  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62385  HIT:      62385  MISS:          0
cpu0_L1D LOAD      ACCESS:      21954  HIT:      21954  MISS:          0
cpu0_L1D RFO       ACCESS:      40431  HIT:      40431  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8188 instructions: 25463187 cycles: 14000000
cpu1_DTLB TOTAL     ACCESS:      31014  HIT:      30987  MISS:         27
cpu1_DTLB LOAD      ACCESS:      16561  HIT:      16539  MISS:         22
cpu1_DTLB RFO       ACCESS:      14453  HIT:      14448  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I LOAD      ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61763  HIT:      61762  MISS:          1
cpu1_L1D LOAD      ACCESS:      21757  HIT:      21756  MISS:          1
cpu1_L1D RFO       ACCESS:      40006  HIT:      40006  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81396 instructions: 25395474 cycles: 14000000
cpu0_DTLB TOTAL     ACCESS:      32968  HIT:      32948  MISS:         20
cpu0_DTLB LOAD      ACCESS:      17842  HIT:      17826  MISS:         16
cpu0_DTLB RFO       ACCESS:      15126  HIT:      15122  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.3 cycles
cpu0_ITLB TOTAL     ACCESS:      14799  HIT:      14799  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14799  HIT:      14799  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6703  HIT:       6703  MISS:          0
cpu0_L1I LOAD      ACCESS:       6703  HIT:       6703  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62385  HIT:      62385  MISS:          0
cpu0_L1D LOAD      ACCESS:      21954  HIT:      21954  MISS:          0
cpu0_L1D RFO       ACCESS:      40431  HIT:      40431  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8188 instructions: 25463187 cycles: 14000000
cpu1_DTLB TOTAL     ACCESS:      31014  HIT:      30987  MISS:         27
cpu1_DTLB LOAD      ACCESS:      16561  HIT:      16539  MISS:         22
cpu1_DTLB RFO       ACCESS:      14453  HIT:      14448  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14711  HIT:      14711  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I LOAD      ACCESS:       5546  HIT:       5546  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61763  HIT:      61762  MISS:          1
cpu1_L1D LOAD      ACCESS:      21757  HIT:      21756  MISS:          1
cpu1_L1D RFO       ACCESS:      40006  HIT:      40006  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9148% MPKI: 0.0215783 Average ROB Occupancy at Mispredict: 183.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0215786
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8747% MPKI: 0.021914 Average ROB Occupancy at Mispredict: 186.073
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.021914
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 48 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81465 instructions: 25586611 cycles: 14100000
cpu0_DTLB TOTAL     ACCESS:      32873  HIT:      32848  MISS:         25
cpu0_DTLB LOAD      ACCESS:      17689  HIT:      17667  MISS:         22
cpu0_DTLB RFO       ACCESS:      15184  HIT:      15181  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15096  HIT:      15096  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15096  HIT:      15096  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6278  HIT:       6278  MISS:          0
cpu0_L1I LOAD      ACCESS:       6278  HIT:       6278  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62068  HIT:      62067  MISS:          1
cpu0_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu0_L1D RFO       ACCESS:      40288  HIT:      40288  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.81972 instructions: 25658038 cycles: 14100000
cpu1_DTLB TOTAL     ACCESS:      31461  HIT:      31448  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16587  MISS:         13
cpu1_DTLB RFO       ACCESS:      14861  HIT:      14861  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15086  HIT:      15086  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15086  HIT:      15086  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5412  HIT:       5412  MISS:          0
cpu1_L1I LOAD      ACCESS:       5412  HIT:       5412  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63348  HIT:      63348  MISS:          0
cpu1_L1D LOAD      ACCESS:      21966  HIT:      21966  MISS:          0
cpu1_L1D RFO       ACCESS:      41382  HIT:      41382  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81465 instructions: 25586611 cycles: 14100000
cpu0_DTLB TOTAL     ACCESS:      32873  HIT:      32848  MISS:         25
cpu0_DTLB LOAD      ACCESS:      17689  HIT:      17667  MISS:         22
cpu0_DTLB RFO       ACCESS:      15184  HIT:      15181  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.56 cycles
cpu0_ITLB TOTAL     ACCESS:      15096  HIT:      15096  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15096  HIT:      15096  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6278  HIT:       6278  MISS:          0
cpu0_L1I LOAD      ACCESS:       6278  HIT:       6278  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62068  HIT:      62067  MISS:          1
cpu0_L1D LOAD      ACCESS:      21780  HIT:      21779  MISS:          1
cpu0_L1D RFO       ACCESS:      40288  HIT:      40288  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.81972 instructions: 25658038 cycles: 14100000
cpu1_DTLB TOTAL     ACCESS:      31461  HIT:      31448  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16600  HIT:      16587  MISS:         13
cpu1_DTLB RFO       ACCESS:      14861  HIT:      14861  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      15086  HIT:      15086  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15086  HIT:      15086  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5412  HIT:       5412  MISS:          0
cpu1_L1I LOAD      ACCESS:       5412  HIT:       5412  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63348  HIT:      63348  MISS:          0
cpu1_L1D LOAD      ACCESS:      21966  HIT:      21966  MISS:          0
cpu1_L1D RFO       ACCESS:      41382  HIT:      41382  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9464% MPKI: 0.0212608 Average ROB Occupancy at Mispredict: 199.046
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0212611
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0478% MPKI: 0.0203445 Average ROB Occupancy at Mispredict: 204.117
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0203445
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81566 instructions: 25782394 cycles: 14200000
cpu0_DTLB TOTAL     ACCESS:      33427  HIT:      33422  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17802  HIT:      17797  MISS:          5
cpu0_DTLB RFO       ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14974  HIT:      14974  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14974  HIT:      14974  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6742  HIT:       6742  MISS:          0
cpu0_L1I LOAD      ACCESS:       6742  HIT:       6742  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63729  HIT:      63728  MISS:          1
cpu0_L1D LOAD      ACCESS:      22039  HIT:      22038  MISS:          1
cpu0_L1D RFO       ACCESS:      41690  HIT:      41690  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8207 instructions: 25853970 cycles: 14200000
cpu1_DTLB TOTAL     ACCESS:      31541  HIT:      31537  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16638  HIT:      16634  MISS:          4
cpu1_DTLB RFO       ACCESS:      14903  HIT:      14903  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14908  HIT:      14908  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14908  HIT:      14908  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5693  HIT:       5693  MISS:          0
cpu1_L1I LOAD      ACCESS:       5693  HIT:       5693  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63501  HIT:      63500  MISS:          1
cpu1_L1D LOAD      ACCESS:      22003  HIT:      22002  MISS:          1
cpu1_L1D RFO       ACCESS:      41498  HIT:      41498  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81566 instructions: 25782394 cycles: 14200000
cpu0_DTLB TOTAL     ACCESS:      33427  HIT:      33422  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17802  HIT:      17797  MISS:          5
cpu0_DTLB RFO       ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:      14974  HIT:      14974  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14974  HIT:      14974  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6742  HIT:       6742  MISS:          0
cpu0_L1I LOAD      ACCESS:       6742  HIT:       6742  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63729  HIT:      63728  MISS:          1
cpu0_L1D LOAD      ACCESS:      22039  HIT:      22038  MISS:          1
cpu0_L1D RFO       ACCESS:      41690  HIT:      41690  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8207 instructions: 25853970 cycles: 14200000
cpu1_DTLB TOTAL     ACCESS:      31541  HIT:      31537  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16638  HIT:      16634  MISS:          4
cpu1_DTLB RFO       ACCESS:      14903  HIT:      14903  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14908  HIT:      14908  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14908  HIT:      14908  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5693  HIT:       5693  MISS:          0
cpu1_L1I LOAD      ACCESS:       5693  HIT:       5693  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63501  HIT:      63500  MISS:          1
cpu1_L1D LOAD      ACCESS:      22003  HIT:      22002  MISS:          1
cpu1_L1D RFO       ACCESS:      41498  HIT:      41498  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1043% MPKI: 0.0196643 Average ROB Occupancy at Mispredict: 203.968
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196646
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1336% MPKI: 0.0194167 Average ROB Occupancy at Mispredict: 206.167
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0194167
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 51 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81639 instructions: 25974409 cycles: 14300000
cpu0_DTLB TOTAL     ACCESS:      32952  HIT:      32938  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17781  HIT:      17767  MISS:         14
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14817  HIT:      14817  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14817  HIT:      14817  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6734  HIT:       6734  MISS:          0
cpu0_L1I LOAD      ACCESS:       6734  HIT:       6734  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62222  HIT:      62221  MISS:          1
cpu0_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu0_L1D RFO       ACCESS:      40398  HIT:      40398  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82135 instructions: 26045257 cycles: 14300000
cpu1_DTLB TOTAL     ACCESS:      31114  HIT:      31100  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16555  HIT:      16541  MISS:         14
cpu1_DTLB RFO       ACCESS:      14559  HIT:      14559  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14910  HIT:      14910  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14910  HIT:      14910  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5358  HIT:       5358  MISS:          0
cpu1_L1I LOAD      ACCESS:       5358  HIT:       5358  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62128  HIT:      62127  MISS:          1
cpu1_L1D LOAD      ACCESS:      21791  HIT:      21790  MISS:          1
cpu1_L1D RFO       ACCESS:      40337  HIT:      40337  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81639 instructions: 25974409 cycles: 14300000
cpu0_DTLB TOTAL     ACCESS:      32952  HIT:      32938  MISS:         14
cpu0_DTLB LOAD      ACCESS:      17781  HIT:      17767  MISS:         14
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu0_ITLB TOTAL     ACCESS:      14817  HIT:      14817  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14817  HIT:      14817  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6734  HIT:       6734  MISS:          0
cpu0_L1I LOAD      ACCESS:       6734  HIT:       6734  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62222  HIT:      62221  MISS:          1
cpu0_L1D LOAD      ACCESS:      21824  HIT:      21823  MISS:          1
cpu0_L1D RFO       ACCESS:      40398  HIT:      40398  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82135 instructions: 26045257 cycles: 14300000
cpu1_DTLB TOTAL     ACCESS:      31114  HIT:      31100  MISS:         14
cpu1_DTLB LOAD      ACCESS:      16555  HIT:      16541  MISS:         14
cpu1_DTLB RFO       ACCESS:      14559  HIT:      14559  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14910  HIT:      14910  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14910  HIT:      14910  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5358  HIT:       5358  MISS:          0
cpu1_L1I LOAD      ACCESS:       5358  HIT:       5358  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62128  HIT:      62127  MISS:          1
cpu1_L1D LOAD      ACCESS:      21791  HIT:      21790  MISS:          1
cpu1_L1D RFO       ACCESS:      40337  HIT:      40337  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79326
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0942% MPKI: 0.0195574 Average ROB Occupancy at Mispredict: 202.189
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0195577
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9939% MPKI: 0.020426 Average ROB Occupancy at Mispredict: 198.541
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.020426
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 52 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81518 instructions: 26138635 cycles: 14400000
cpu0_DTLB TOTAL     ACCESS:      28887  HIT:      28760  MISS:        127
cpu0_DTLB LOAD      ACCESS:      15738  HIT:      15624  MISS:        114
cpu0_DTLB RFO       ACCESS:      13149  HIT:      13136  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13031  HIT:      13026  MISS:          5
cpu0_ITLB LOAD      ACCESS:      13031  HIT:      13026  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5752  HIT:       5737  MISS:         15
cpu0_L1I LOAD      ACCESS:       5752  HIT:       5737  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        132  HIT:        125  MISS:          7
cpu0_STLB LOAD      ACCESS:        119  HIT:        113  MISS:          6
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53621  HIT:      53548  MISS:         73
cpu0_L1D LOAD      ACCESS:      19213  HIT:      19148  MISS:         65
cpu0_L1D RFO       ACCESS:      34401  HIT:      34393  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         94  HIT:         23  MISS:         71
cpu0_L2C LOAD      ACCESS:         80  HIT:         17  MISS:         63
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         63  HIT:          0  MISS:         63
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82027 instructions: 26211859 cycles: 14400000
cpu1_DTLB TOTAL     ACCESS:      27673  HIT:      27544  MISS:        129
cpu1_DTLB LOAD      ACCESS:      14821  HIT:      14706  MISS:        115
cpu1_DTLB RFO       ACCESS:      12852  HIT:      12838  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12809  HIT:      12804  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12809  HIT:      12804  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5324  HIT:       5309  MISS:         15
cpu1_L1I LOAD      ACCESS:       5324  HIT:       5309  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        134  HIT:        127  MISS:          7
cpu1_STLB LOAD      ACCESS:        120  HIT:        114  MISS:          6
cpu1_STLB RFO       ACCESS:         14  HIT:         13  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      54430  HIT:      54357  MISS:         73
cpu1_L1D LOAD      ACCESS:      19343  HIT:      19278  MISS:         65
cpu1_L1D RFO       ACCESS:      35080  HIT:      35072  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         95  HIT:         24  MISS:         71
cpu1_L2C LOAD      ACCESS:         80  HIT:         17  MISS:         63
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         63  HIT:          0  MISS:         63
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81518 instructions: 26138635 cycles: 14400000
cpu0_DTLB TOTAL     ACCESS:      28887  HIT:      28760  MISS:        127
cpu0_DTLB LOAD      ACCESS:      15738  HIT:      15624  MISS:        114
cpu0_DTLB RFO       ACCESS:      13149  HIT:      13136  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.1102 cycles
cpu0_ITLB TOTAL     ACCESS:      13031  HIT:      13026  MISS:          5
cpu0_ITLB LOAD      ACCESS:      13031  HIT:      13026  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_L1I TOTAL     ACCESS:       5752  HIT:       5737  MISS:         15
cpu0_L1I LOAD      ACCESS:       5752  HIT:       5737  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4 cycles
cpu0_STLB TOTAL     ACCESS:        132  HIT:        125  MISS:          7
cpu0_STLB LOAD      ACCESS:        119  HIT:        113  MISS:          6
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      53621  HIT:      53548  MISS:         73
cpu0_L1D LOAD      ACCESS:      19213  HIT:      19148  MISS:         65
cpu0_L1D RFO       ACCESS:      34401  HIT:      34393  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 181.644 cycles
cpu0_L2C TOTAL     ACCESS:         94  HIT:         23  MISS:         71
cpu0_L2C LOAD      ACCESS:         80  HIT:         17  MISS:         63
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 174.901 cycles
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         63  HIT:          0  MISS:         63
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 307.69 cycles

CPU 1 cumulative IPC: 1.82027 instructions: 26211859 cycles: 14400000
cpu1_DTLB TOTAL     ACCESS:      27673  HIT:      27544  MISS:        129
cpu1_DTLB LOAD      ACCESS:      14821  HIT:      14706  MISS:        115
cpu1_DTLB RFO       ACCESS:      12852  HIT:      12838  MISS:         14
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 20.2946 cycles
cpu1_ITLB TOTAL     ACCESS:      12809  HIT:      12804  MISS:          5
cpu1_ITLB LOAD      ACCESS:      12809  HIT:      12804  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.4 cycles
cpu1_L1I TOTAL     ACCESS:       5324  HIT:       5309  MISS:         15
cpu1_L1I LOAD      ACCESS:       5324  HIT:       5309  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5333 cycles
cpu1_STLB TOTAL     ACCESS:        134  HIT:        127  MISS:          7
cpu1_STLB LOAD      ACCESS:        120  HIT:        114  MISS:          6
cpu1_STLB RFO       ACCESS:         14  HIT:         13  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.286 cycles
cpu1_L1D TOTAL     ACCESS:      54430  HIT:      54357  MISS:         73
cpu1_L1D LOAD      ACCESS:      19343  HIT:      19278  MISS:         65
cpu1_L1D RFO       ACCESS:      35080  HIT:      35072  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 181.63 cycles
cpu1_L2C TOTAL     ACCESS:         95  HIT:         24  MISS:         71
cpu1_L2C LOAD      ACCESS:         80  HIT:         17  MISS:         63
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 175.028 cycles
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         63  HIT:          0  MISS:         63
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 307.69 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         20  ROW_BUFFER_MISS:        122
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7252% MPKI: 0.0201997 Average ROB Occupancy at Mispredict: 178.928
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0202
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8073% MPKI: 0.0195713 Average ROB Occupancy at Mispredict: 178.306
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0195713
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 53 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81619 instructions: 26334809 cycles: 14500000
cpu0_DTLB TOTAL     ACCESS:      33568  HIT:      33559  MISS:          9
cpu0_DTLB LOAD      ACCESS:      17953  HIT:      17946  MISS:          7
cpu0_DTLB RFO       ACCESS:      15615  HIT:      15613  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14931  HIT:      14931  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14931  HIT:      14931  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6970  HIT:       6970  MISS:          0
cpu0_L1I LOAD      ACCESS:       6970  HIT:       6970  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64199  HIT:      64199  MISS:          0
cpu0_L1D LOAD      ACCESS:      22260  HIT:      22260  MISS:          0
cpu0_L1D RFO       ACCESS:      41939  HIT:      41939  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82131 instructions: 26409058 cycles: 14500000
cpu1_DTLB TOTAL     ACCESS:      31804  HIT:      31800  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16697  HIT:      16694  MISS:          3
cpu1_DTLB RFO       ACCESS:      15107  HIT:      15106  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5888  HIT:       5888  MISS:          0
cpu1_L1I LOAD      ACCESS:       5888  HIT:       5888  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64516  HIT:      64516  MISS:          0
cpu1_L1D LOAD      ACCESS:      22300  HIT:      22300  MISS:          0
cpu1_L1D RFO       ACCESS:      42216  HIT:      42216  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81619 instructions: 26334809 cycles: 14500000
cpu0_DTLB TOTAL     ACCESS:      33568  HIT:      33559  MISS:          9
cpu0_DTLB LOAD      ACCESS:      17953  HIT:      17946  MISS:          7
cpu0_DTLB RFO       ACCESS:      15615  HIT:      15613  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:      14931  HIT:      14931  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14931  HIT:      14931  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6970  HIT:       6970  MISS:          0
cpu0_L1I LOAD      ACCESS:       6970  HIT:       6970  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64199  HIT:      64199  MISS:          0
cpu0_L1D LOAD      ACCESS:      22260  HIT:      22260  MISS:          0
cpu0_L1D RFO       ACCESS:      41939  HIT:      41939  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82131 instructions: 26409058 cycles: 14500000
cpu1_DTLB TOTAL     ACCESS:      31804  HIT:      31800  MISS:          4
cpu1_DTLB LOAD      ACCESS:      16697  HIT:      16694  MISS:          3
cpu1_DTLB RFO       ACCESS:      15107  HIT:      15106  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      14888  HIT:      14888  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14888  HIT:      14888  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5888  HIT:       5888  MISS:          0
cpu1_L1I LOAD      ACCESS:       5888  HIT:       5888  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64516  HIT:      64516  MISS:          0
cpu1_L1D LOAD      ACCESS:      22300  HIT:      22300  MISS:          0
cpu1_L1D RFO       ACCESS:      42216  HIT:      42216  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0205% MPKI: 0.0201251 Average ROB Occupancy at Mispredict: 191.175
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0201255
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0232% MPKI: 0.0201067 Average ROB Occupancy at Mispredict: 190.427
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0201067
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8171 instructions: 26529621 cycles: 14600000
cpu0_DTLB TOTAL     ACCESS:      33468  HIT:      33453  MISS:         15
cpu0_DTLB LOAD      ACCESS:      17890  HIT:      17878  MISS:         12
cpu0_DTLB RFO       ACCESS:      15578  HIT:      15575  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14554  HIT:      14554  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14554  HIT:      14554  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7530  HIT:       7530  MISS:          0
cpu0_L1I LOAD      ACCESS:       7530  HIT:       7530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63940  HIT:      63940  MISS:          0
cpu0_L1D LOAD      ACCESS:      22169  HIT:      22169  MISS:          0
cpu0_L1D RFO       ACCESS:      41771  HIT:      41771  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82191 instructions: 26599844 cycles: 14600000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31152  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16572  HIT:      16545  MISS:         27
cpu1_DTLB RFO       ACCESS:      14614  HIT:      14607  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14166  HIT:      14166  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14166  HIT:      14166  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6330  HIT:       6330  MISS:          0
cpu1_L1I LOAD      ACCESS:       6330  HIT:       6330  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62459  HIT:      62459  MISS:          0
cpu1_L1D LOAD      ACCESS:      21820  HIT:      21820  MISS:          0
cpu1_L1D RFO       ACCESS:      40639  HIT:      40639  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8171 instructions: 26529621 cycles: 14600000
cpu0_DTLB TOTAL     ACCESS:      33468  HIT:      33453  MISS:         15
cpu0_DTLB LOAD      ACCESS:      17890  HIT:      17878  MISS:         12
cpu0_DTLB RFO       ACCESS:      15578  HIT:      15575  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.53333 cycles
cpu0_ITLB TOTAL     ACCESS:      14554  HIT:      14554  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14554  HIT:      14554  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7530  HIT:       7530  MISS:          0
cpu0_L1I LOAD      ACCESS:       7530  HIT:       7530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63940  HIT:      63940  MISS:          0
cpu0_L1D LOAD      ACCESS:      22169  HIT:      22169  MISS:          0
cpu0_L1D RFO       ACCESS:      41771  HIT:      41771  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82191 instructions: 26599844 cycles: 14600000
cpu1_DTLB TOTAL     ACCESS:      31186  HIT:      31152  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16572  HIT:      16545  MISS:         27
cpu1_DTLB RFO       ACCESS:      14614  HIT:      14607  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91176 cycles
cpu1_ITLB TOTAL     ACCESS:      14166  HIT:      14166  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14166  HIT:      14166  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6330  HIT:       6330  MISS:          0
cpu1_L1I LOAD      ACCESS:       6330  HIT:       6330  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62459  HIT:      62459  MISS:          0
cpu1_L1D LOAD      ACCESS:      21820  HIT:      21820  MISS:          0
cpu1_L1D RFO       ACCESS:      40639  HIT:      40639  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0491% MPKI: 0.0196004 Average ROB Occupancy at Mispredict: 186.848
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196007
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.949% MPKI: 0.0203761 Average ROB Occupancy at Mispredict: 179.753
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0203761
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 56 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81764 instructions: 26719322 cycles: 14700000
cpu0_DTLB TOTAL     ACCESS:      32824  HIT:      32793  MISS:         31
cpu0_DTLB LOAD      ACCESS:      17751  HIT:      17727  MISS:         24
cpu0_DTLB RFO       ACCESS:      15073  HIT:      15066  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14568  HIT:      14568  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14568  HIT:      14568  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6950  HIT:       6950  MISS:          0
cpu0_L1I LOAD      ACCESS:       6950  HIT:       6950  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62100  HIT:      62098  MISS:          2
cpu0_L1D LOAD      ACCESS:      21870  HIT:      21868  MISS:          2
cpu0_L1D RFO       ACCESS:      40230  HIT:      40230  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82262 instructions: 26792533 cycles: 14700000
cpu1_DTLB TOTAL     ACCESS:      31330  HIT:      31307  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16573  MISS:         18
cpu1_DTLB RFO       ACCESS:      14739  HIT:      14734  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6099  HIT:       6099  MISS:          0
cpu1_L1I LOAD      ACCESS:       6099  HIT:       6099  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62939  HIT:      62935  MISS:          4
cpu1_L1D LOAD      ACCESS:      21943  HIT:      21939  MISS:          4
cpu1_L1D RFO       ACCESS:      40996  HIT:      40996  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81764 instructions: 26719322 cycles: 14700000
cpu0_DTLB TOTAL     ACCESS:      32824  HIT:      32793  MISS:         31
cpu0_DTLB LOAD      ACCESS:      17751  HIT:      17727  MISS:         24
cpu0_DTLB RFO       ACCESS:      15073  HIT:      15066  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.58065 cycles
cpu0_ITLB TOTAL     ACCESS:      14568  HIT:      14568  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14568  HIT:      14568  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6950  HIT:       6950  MISS:          0
cpu0_L1I LOAD      ACCESS:       6950  HIT:       6950  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62100  HIT:      62098  MISS:          2
cpu0_L1D LOAD      ACCESS:      21870  HIT:      21868  MISS:          2
cpu0_L1D RFO       ACCESS:      40230  HIT:      40230  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82262 instructions: 26792533 cycles: 14700000
cpu1_DTLB TOTAL     ACCESS:      31330  HIT:      31307  MISS:         23
cpu1_DTLB LOAD      ACCESS:      16591  HIT:      16573  MISS:         18
cpu1_DTLB RFO       ACCESS:      14739  HIT:      14734  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.86957 cycles
cpu1_ITLB TOTAL     ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6099  HIT:       6099  MISS:          0
cpu1_L1I LOAD      ACCESS:       6099  HIT:       6099  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62939  HIT:      62935  MISS:          4
cpu1_L1D LOAD      ACCESS:      21943  HIT:      21939  MISS:          4
cpu1_L1D RFO       ACCESS:      40996  HIT:      40996  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8689% MPKI: 0.0209957 Average ROB Occupancy at Mispredict: 181.492
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.020996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9742% MPKI: 0.0200802 Average ROB Occupancy at Mispredict: 184.976
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0200802
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81839 instructions: 26912104 cycles: 14800000
cpu0_DTLB TOTAL     ACCESS:      33212  HIT:      33189  MISS:         23
cpu0_DTLB LOAD      ACCESS:      17843  HIT:      17825  MISS:         18
cpu0_DTLB RFO       ACCESS:      15369  HIT:      15364  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14464  HIT:      14464  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14464  HIT:      14464  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I LOAD      ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63168  HIT:      63165  MISS:          3
cpu0_L1D LOAD      ACCESS:      22042  HIT:      22039  MISS:          3
cpu0_L1D RFO       ACCESS:      41126  HIT:      41126  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82321 instructions: 26983532 cycles: 14800000
cpu1_DTLB TOTAL     ACCESS:      31292  HIT:      31262  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16596  HIT:      16573  MISS:         23
cpu1_DTLB RFO       ACCESS:      14696  HIT:      14689  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14300  HIT:      14300  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14300  HIT:      14300  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6286  HIT:       6286  MISS:          0
cpu1_L1I LOAD      ACCESS:       6286  HIT:       6286  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62672  HIT:      62669  MISS:          3
cpu1_L1D LOAD      ACCESS:      21901  HIT:      21898  MISS:          3
cpu1_L1D RFO       ACCESS:      40771  HIT:      40771  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81839 instructions: 26912104 cycles: 14800000
cpu0_DTLB TOTAL     ACCESS:      33212  HIT:      33189  MISS:         23
cpu0_DTLB LOAD      ACCESS:      17843  HIT:      17825  MISS:         18
cpu0_DTLB RFO       ACCESS:      15369  HIT:      15364  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47826 cycles
cpu0_ITLB TOTAL     ACCESS:      14464  HIT:      14464  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14464  HIT:      14464  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I LOAD      ACCESS:       7402  HIT:       7402  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63168  HIT:      63165  MISS:          3
cpu0_L1D LOAD      ACCESS:      22042  HIT:      22039  MISS:          3
cpu0_L1D RFO       ACCESS:      41126  HIT:      41126  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82321 instructions: 26983532 cycles: 14800000
cpu1_DTLB TOTAL     ACCESS:      31292  HIT:      31262  MISS:         30
cpu1_DTLB LOAD      ACCESS:      16596  HIT:      16573  MISS:         23
cpu1_DTLB RFO       ACCESS:      14696  HIT:      14689  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.86667 cycles
cpu1_ITLB TOTAL     ACCESS:      14300  HIT:      14300  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14300  HIT:      14300  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6286  HIT:       6286  MISS:          0
cpu1_L1I LOAD      ACCESS:       6286  HIT:       6286  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62672  HIT:      62669  MISS:          3
cpu1_L1D LOAD      ACCESS:      21901  HIT:      21898  MISS:          3
cpu1_L1D RFO       ACCESS:      40771  HIT:      40771  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9546% MPKI: 0.0201765 Average ROB Occupancy at Mispredict: 179.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0201768
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9059% MPKI: 0.020494 Average ROB Occupancy at Mispredict: 176.694
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.020494
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 2 min 59 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81902 instructions: 27103398 cycles: 14900000
cpu0_DTLB TOTAL     ACCESS:      33060  HIT:      33032  MISS:         28
cpu0_DTLB LOAD      ACCESS:      17829  HIT:      17807  MISS:         22
cpu0_DTLB RFO       ACCESS:      15231  HIT:      15225  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14516  HIT:      14516  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14516  HIT:      14516  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7180  HIT:       7180  MISS:          0
cpu0_L1I LOAD      ACCESS:       7180  HIT:       7180  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62680  HIT:      62678  MISS:          2
cpu0_L1D LOAD      ACCESS:      21964  HIT:      21962  MISS:          2
cpu0_L1D RFO       ACCESS:      40716  HIT:      40716  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.8237 instructions: 27173148 cycles: 14900000
cpu1_DTLB TOTAL     ACCESS:      31035  HIT:      31003  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16564  HIT:      16538  MISS:         26
cpu1_DTLB RFO       ACCESS:      14471  HIT:      14465  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14486  HIT:      14486  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14486  HIT:      14486  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5867  HIT:       5867  MISS:          0
cpu1_L1I LOAD      ACCESS:       5867  HIT:       5867  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61834  HIT:      61831  MISS:          3
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21761  MISS:          3
cpu1_L1D RFO       ACCESS:      40070  HIT:      40070  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81902 instructions: 27103398 cycles: 14900000
cpu0_DTLB TOTAL     ACCESS:      33060  HIT:      33032  MISS:         28
cpu0_DTLB LOAD      ACCESS:      17829  HIT:      17807  MISS:         22
cpu0_DTLB RFO       ACCESS:      15231  HIT:      15225  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.64286 cycles
cpu0_ITLB TOTAL     ACCESS:      14516  HIT:      14516  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14516  HIT:      14516  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7180  HIT:       7180  MISS:          0
cpu0_L1I LOAD      ACCESS:       7180  HIT:       7180  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62680  HIT:      62678  MISS:          2
cpu0_L1D LOAD      ACCESS:      21964  HIT:      21962  MISS:          2
cpu0_L1D RFO       ACCESS:      40716  HIT:      40716  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8237 instructions: 27173148 cycles: 14900000
cpu1_DTLB TOTAL     ACCESS:      31035  HIT:      31003  MISS:         32
cpu1_DTLB LOAD      ACCESS:      16564  HIT:      16538  MISS:         26
cpu1_DTLB RFO       ACCESS:      14471  HIT:      14465  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.9375 cycles
cpu1_ITLB TOTAL     ACCESS:      14486  HIT:      14486  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14486  HIT:      14486  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5867  HIT:       5867  MISS:          0
cpu1_L1I LOAD      ACCESS:       5867  HIT:       5867  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         32  HIT:         32  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61834  HIT:      61831  MISS:          3
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21761  MISS:          3
cpu1_L1D RFO       ACCESS:      40070  HIT:      40070  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9364% MPKI: 0.0201448 Average ROB Occupancy at Mispredict: 181.661
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0201451
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8411% MPKI: 0.0209398 Average ROB Occupancy at Mispredict: 180.332
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0209398
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 0 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81954 instructions: 27293055 cycles: 15000000
cpu0_DTLB TOTAL     ACCESS:      32713  HIT:      32682  MISS:         31
cpu0_DTLB LOAD      ACCESS:      17697  HIT:      17672  MISS:         25
cpu0_DTLB RFO       ACCESS:      15016  HIT:      15010  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15231  HIT:      15231  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15231  HIT:      15231  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5869  HIT:       5869  MISS:          0
cpu0_L1I LOAD      ACCESS:       5869  HIT:       5869  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61550  HIT:      61546  MISS:          4
cpu0_L1D LOAD      ACCESS:      21726  HIT:      21722  MISS:          4
cpu0_L1D RFO       ACCESS:      39824  HIT:      39824  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82447 instructions: 27367056 cycles: 15000000
cpu1_DTLB TOTAL     ACCESS:      31411  HIT:      31399  MISS:         12
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16630  MISS:         10
cpu1_DTLB RFO       ACCESS:      14771  HIT:      14769  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15418  HIT:      15418  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15418  HIT:      15418  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5075  HIT:       5075  MISS:          0
cpu1_L1I LOAD      ACCESS:       5075  HIT:       5075  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63030  HIT:      63029  MISS:          1
cpu1_L1D LOAD      ACCESS:      21987  HIT:      21986  MISS:          1
cpu1_L1D RFO       ACCESS:      41043  HIT:      41043  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81954 instructions: 27293055 cycles: 15000000
cpu0_DTLB TOTAL     ACCESS:      32713  HIT:      32682  MISS:         31
cpu0_DTLB LOAD      ACCESS:      17697  HIT:      17672  MISS:         25
cpu0_DTLB RFO       ACCESS:      15016  HIT:      15010  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.41935 cycles
cpu0_ITLB TOTAL     ACCESS:      15231  HIT:      15231  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15231  HIT:      15231  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5869  HIT:       5869  MISS:          0
cpu0_L1I LOAD      ACCESS:       5869  HIT:       5869  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         31  HIT:         31  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61550  HIT:      61546  MISS:          4
cpu0_L1D LOAD      ACCESS:      21726  HIT:      21722  MISS:          4
cpu0_L1D RFO       ACCESS:      39824  HIT:      39824  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82447 instructions: 27367056 cycles: 15000000
cpu1_DTLB TOTAL     ACCESS:      31411  HIT:      31399  MISS:         12
cpu1_DTLB LOAD      ACCESS:      16640  HIT:      16630  MISS:         10
cpu1_DTLB RFO       ACCESS:      14771  HIT:      14769  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91667 cycles
cpu1_ITLB TOTAL     ACCESS:      15418  HIT:      15418  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15418  HIT:      15418  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5075  HIT:       5075  MISS:          0
cpu1_L1I LOAD      ACCESS:       5075  HIT:       5075  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63030  HIT:      63029  MISS:          1
cpu1_L1D LOAD      ACCESS:      21987  HIT:      21986  MISS:          1
cpu1_L1D RFO       ACCESS:      41043  HIT:      41043  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7763% MPKI: 0.021507 Average ROB Occupancy at Mispredict: 189.695
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0215073
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.871% MPKI: 0.0207914 Average ROB Occupancy at Mispredict: 193.984
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0207914
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82035 instructions: 27487214 cycles: 15100000
cpu0_DTLB TOTAL     ACCESS:      33311  HIT:      33306  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17870  HIT:      17865  MISS:          5
cpu0_DTLB RFO       ACCESS:      15441  HIT:      15441  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15066  HIT:      15066  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15066  HIT:      15066  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6420  HIT:       6420  MISS:          0
cpu0_L1I LOAD      ACCESS:       6420  HIT:       6420  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63198  HIT:      63197  MISS:          1
cpu0_L1D LOAD      ACCESS:      22002  HIT:      22001  MISS:          1
cpu0_L1D RFO       ACCESS:      41196  HIT:      41196  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82518 instructions: 27560172 cycles: 15100000
cpu1_DTLB TOTAL     ACCESS:      31314  HIT:      31307  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16669  HIT:      16662  MISS:          7
cpu1_DTLB RFO       ACCESS:      14645  HIT:      14645  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5504  HIT:       5504  MISS:          0
cpu1_L1I LOAD      ACCESS:       5504  HIT:       5504  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu1_L1D LOAD      ACCESS:      21866  HIT:      21865  MISS:          1
cpu1_L1D RFO       ACCESS:      40692  HIT:      40692  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82035 instructions: 27487214 cycles: 15100000
cpu0_DTLB TOTAL     ACCESS:      33311  HIT:      33306  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17870  HIT:      17865  MISS:          5
cpu0_DTLB RFO       ACCESS:      15441  HIT:      15441  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15066  HIT:      15066  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15066  HIT:      15066  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6420  HIT:       6420  MISS:          0
cpu0_L1I LOAD      ACCESS:       6420  HIT:       6420  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63198  HIT:      63197  MISS:          1
cpu0_L1D LOAD      ACCESS:      22002  HIT:      22001  MISS:          1
cpu0_L1D RFO       ACCESS:      41196  HIT:      41196  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82518 instructions: 27560172 cycles: 15100000
cpu1_DTLB TOTAL     ACCESS:      31314  HIT:      31307  MISS:          7
cpu1_DTLB LOAD      ACCESS:      16669  HIT:      16662  MISS:          7
cpu1_DTLB RFO       ACCESS:      14645  HIT:      14645  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14880  HIT:      14880  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5504  HIT:       5504  MISS:          0
cpu1_L1I LOAD      ACCESS:       5504  HIT:       5504  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62558  HIT:      62557  MISS:          1
cpu1_L1D LOAD      ACCESS:      21866  HIT:      21865  MISS:          1
cpu1_L1D RFO       ACCESS:      40692  HIT:      40692  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9506% MPKI: 0.0199362 Average ROB Occupancy at Mispredict: 192.432
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0199365
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9795% MPKI: 0.0195935 Average ROB Occupancy at Mispredict: 194.194
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0195935
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82109 instructions: 27680533 cycles: 15200000
cpu0_DTLB TOTAL     ACCESS:      33124  HIT:      33119  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17941  HIT:      17936  MISS:          5
cpu0_DTLB RFO       ACCESS:      15183  HIT:      15183  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15256  HIT:      15256  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15256  HIT:      15256  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6104  HIT:       6104  MISS:          0
cpu0_L1I LOAD      ACCESS:       6104  HIT:       6104  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62578  HIT:      62577  MISS:          1
cpu0_L1D LOAD      ACCESS:      21965  HIT:      21964  MISS:          1
cpu0_L1D RFO       ACCESS:      40613  HIT:      40613  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82564 instructions: 27749799 cycles: 15200000
cpu1_DTLB TOTAL     ACCESS:      30978  HIT:      30962  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16614  HIT:      16599  MISS:         15
cpu1_DTLB RFO       ACCESS:      14364  HIT:      14363  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5154  HIT:       5154  MISS:          0
cpu1_L1I LOAD      ACCESS:       5154  HIT:       5154  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61548  HIT:      61546  MISS:          2
cpu1_L1D LOAD      ACCESS:      21731  HIT:      21729  MISS:          2
cpu1_L1D RFO       ACCESS:      39817  HIT:      39817  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82109 instructions: 27680533 cycles: 15200000
cpu0_DTLB TOTAL     ACCESS:      33124  HIT:      33119  MISS:          5
cpu0_DTLB LOAD      ACCESS:      17941  HIT:      17936  MISS:          5
cpu0_DTLB RFO       ACCESS:      15183  HIT:      15183  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15256  HIT:      15256  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15256  HIT:      15256  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6104  HIT:       6104  MISS:          0
cpu0_L1I LOAD      ACCESS:       6104  HIT:       6104  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62578  HIT:      62577  MISS:          1
cpu0_L1D LOAD      ACCESS:      21965  HIT:      21964  MISS:          1
cpu0_L1D RFO       ACCESS:      40613  HIT:      40613  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82564 instructions: 27749799 cycles: 15200000
cpu1_DTLB TOTAL     ACCESS:      30978  HIT:      30962  MISS:         16
cpu1_DTLB LOAD      ACCESS:      16614  HIT:      16599  MISS:         15
cpu1_DTLB RFO       ACCESS:      14364  HIT:      14363  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.9375 cycles
cpu1_ITLB TOTAL     ACCESS:      14885  HIT:      14885  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14885  HIT:      14885  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5154  HIT:       5154  MISS:          0
cpu1_L1I LOAD      ACCESS:       5154  HIT:       5154  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61548  HIT:      61546  MISS:          2
cpu1_L1D LOAD      ACCESS:      21731  HIT:      21729  MISS:          2
cpu1_L1D RFO       ACCESS:      39817  HIT:      39817  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79424
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.902% MPKI: 0.0203028 Average ROB Occupancy at Mispredict: 191.274
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0203031
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8364% MPKI: 0.0206128 Average ROB Occupancy at Mispredict: 185.879
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0206128
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.81937 instructions: 27836412 cycles: 15300000
cpu0_DTLB TOTAL     ACCESS:      27785  HIT:      27623  MISS:        162
cpu0_DTLB LOAD      ACCESS:      15408  HIT:      15258  MISS:        150
cpu0_DTLB RFO       ACCESS:      12377  HIT:      12365  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12447  HIT:      12442  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12447  HIT:      12442  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5290  HIT:       5272  MISS:         18
cpu0_L1I LOAD      ACCESS:       5290  HIT:       5272  MISS:         18
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        167  HIT:        155  MISS:         12
cpu0_STLB LOAD      ACCESS:        155  HIT:        143  MISS:         12
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      50941  HIT:      50830  MISS:        111
cpu0_L1D LOAD      ACCESS:      18507  HIT:      18407  MISS:        100
cpu0_L1D RFO       ACCESS:      32422  HIT:      32411  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        144  HIT:         47  MISS:         97
cpu0_L2C LOAD      ACCESS:        118  HIT:         30  MISS:         88
cpu0_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
LLC TOTAL     ACCESS:         97  HIT:          0  MISS:         97
LLC LOAD      ACCESS:         88  HIT:          0  MISS:         88
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82422 instructions: 27910508 cycles: 15300000
cpu1_DTLB TOTAL     ACCESS:      27887  HIT:      27448  MISS:        439
cpu1_DTLB LOAD      ACCESS:      15778  HIT:      15354  MISS:        424
cpu1_DTLB RFO       ACCESS:      12109  HIT:      12094  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13116  HIT:      13111  MISS:          5
cpu1_ITLB LOAD      ACCESS:      13116  HIT:      13111  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4372  HIT:       4354  MISS:         18
cpu1_L1I LOAD      ACCESS:       4372  HIT:       4354  MISS:         18
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        444  HIT:        432  MISS:         12
cpu1_STLB LOAD      ACCESS:        429  HIT:        417  MISS:         12
cpu1_STLB RFO       ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      52676  HIT:      52565  MISS:        111
cpu1_L1D LOAD      ACCESS:      19057  HIT:      18957  MISS:        100
cpu1_L1D RFO       ACCESS:      33607  HIT:      33596  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        142  HIT:         45  MISS:         97
cpu1_L2C LOAD      ACCESS:        118  HIT:         30  MISS:         88
cpu1_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         97  HIT:          0  MISS:         97
LLC LOAD      ACCESS:         88  HIT:          0  MISS:         88
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.81937 instructions: 27836412 cycles: 15300000
cpu0_DTLB TOTAL     ACCESS:      27785  HIT:      27623  MISS:        162
cpu0_DTLB LOAD      ACCESS:      15408  HIT:      15258  MISS:        150
cpu0_DTLB RFO       ACCESS:      12377  HIT:      12365  MISS:         12
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.142 cycles
cpu0_ITLB TOTAL     ACCESS:      12447  HIT:      12442  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12447  HIT:      12442  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.8 cycles
cpu0_L1I TOTAL     ACCESS:       5290  HIT:       5272  MISS:         18
cpu0_L1I LOAD      ACCESS:       5290  HIT:       5272  MISS:         18
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu0_STLB TOTAL     ACCESS:        167  HIT:        155  MISS:         12
cpu0_STLB LOAD      ACCESS:        155  HIT:        143  MISS:         12
cpu0_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      50941  HIT:      50830  MISS:        111
cpu0_L1D LOAD      ACCESS:      18507  HIT:      18407  MISS:        100
cpu0_L1D RFO       ACCESS:      32422  HIT:      32411  MISS:         11
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 166.162 cycles
cpu0_L2C TOTAL     ACCESS:        144  HIT:         47  MISS:         97
cpu0_L2C LOAD      ACCESS:        118  HIT:         30  MISS:         88
cpu0_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 177.093 cycles
LLC TOTAL     ACCESS:         97  HIT:          0  MISS:         97
LLC LOAD      ACCESS:         88  HIT:          0  MISS:         88
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 311.835 cycles

CPU 1 cumulative IPC: 1.82422 instructions: 27910508 cycles: 15300000
cpu1_DTLB TOTAL     ACCESS:      27887  HIT:      27448  MISS:        439
cpu1_DTLB LOAD      ACCESS:      15778  HIT:      15354  MISS:        424
cpu1_DTLB RFO       ACCESS:      12109  HIT:      12094  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.6173 cycles
cpu1_ITLB TOTAL     ACCESS:      13116  HIT:      13111  MISS:          5
cpu1_ITLB LOAD      ACCESS:      13116  HIT:      13111  MISS:          5
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_L1I TOTAL     ACCESS:       4372  HIT:       4354  MISS:         18
cpu1_L1I LOAD      ACCESS:       4372  HIT:       4354  MISS:         18
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_STLB TOTAL     ACCESS:        444  HIT:        432  MISS:         12
cpu1_STLB LOAD      ACCESS:        429  HIT:        417  MISS:         12
cpu1_STLB RFO       ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.5 cycles
cpu1_L1D TOTAL     ACCESS:      52676  HIT:      52565  MISS:        111
cpu1_L1D LOAD      ACCESS:      19057  HIT:      18957  MISS:        100
cpu1_L1D RFO       ACCESS:      33607  HIT:      33596  MISS:         11
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 166.126 cycles
cpu1_L2C TOTAL     ACCESS:        142  HIT:         45  MISS:         97
cpu1_L2C LOAD      ACCESS:        118  HIT:         30  MISS:         88
cpu1_L2C RFO       ACCESS:         11  HIT:          2  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 177.082 cycles
LLC TOTAL     ACCESS:         97  HIT:          0  MISS:         97
LLC LOAD      ACCESS:         88  HIT:          0  MISS:         88
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 311.835 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         20  ROW_BUFFER_MISS:        174
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6944% MPKI: 0.0187881 Average ROB Occupancy at Mispredict: 175.421
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 7.18483e-05
BRANCH_CONDITIONAL: 0.0187165
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6632% MPKI: 0.0199566 Average ROB Occupancy at Mispredict: 176.621
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 7.16576e-05
BRANCH_CONDITIONAL: 0.019885
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82031 instructions: 28032733 cycles: 15400000
cpu0_DTLB TOTAL     ACCESS:      35016  HIT:      34305  MISS:        711
cpu0_DTLB LOAD      ACCESS:      19904  HIT:      19199  MISS:        705
cpu0_DTLB RFO       ACCESS:      15112  HIT:      15106  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4557  HIT:       4557  MISS:          0
cpu0_L1I LOAD      ACCESS:       4557  HIT:       4557  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        711  HIT:        711  MISS:          0
cpu0_STLB LOAD      ACCESS:        705  HIT:        705  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65153  HIT:      65151  MISS:          2
cpu0_L1D LOAD      ACCESS:      23510  HIT:      23508  MISS:          2
cpu0_L1D RFO       ACCESS:      41643  HIT:      41643  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82536 instructions: 28110570 cycles: 15400000
cpu1_DTLB TOTAL     ACCESS:      34567  HIT:      34148  MISS:        419
cpu1_DTLB LOAD      ACCESS:      19711  HIT:      19294  MISS:        417
cpu1_DTLB RFO       ACCESS:      14856  HIT:      14854  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16352  HIT:      16352  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16352  HIT:      16352  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4649  HIT:       4649  MISS:          0
cpu1_L1I LOAD      ACCESS:       4649  HIT:       4649  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        419  HIT:        419  MISS:          0
cpu1_STLB LOAD      ACCESS:        417  HIT:        417  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66010  HIT:      66009  MISS:          1
cpu1_L1D LOAD      ACCESS:      23489  HIT:      23488  MISS:          1
cpu1_L1D RFO       ACCESS:      42521  HIT:      42521  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82031 instructions: 28032733 cycles: 15400000
cpu0_DTLB TOTAL     ACCESS:      35016  HIT:      34305  MISS:        711
cpu0_DTLB LOAD      ACCESS:      19904  HIT:      19199  MISS:        705
cpu0_DTLB RFO       ACCESS:      15112  HIT:      15106  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63854 cycles
cpu0_ITLB TOTAL     ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4557  HIT:       4557  MISS:          0
cpu0_L1I LOAD      ACCESS:       4557  HIT:       4557  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        711  HIT:        711  MISS:          0
cpu0_STLB LOAD      ACCESS:        705  HIT:        705  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65153  HIT:      65151  MISS:          2
cpu0_L1D LOAD      ACCESS:      23510  HIT:      23508  MISS:          2
cpu0_L1D RFO       ACCESS:      41643  HIT:      41643  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 102.5 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          2  MISS:          1
cpu0_L2C LOAD      ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

CPU 1 cumulative IPC: 1.82536 instructions: 28110570 cycles: 15400000
cpu1_DTLB TOTAL     ACCESS:      34567  HIT:      34148  MISS:        419
cpu1_DTLB LOAD      ACCESS:      19711  HIT:      19294  MISS:        417
cpu1_DTLB RFO       ACCESS:      14856  HIT:      14854  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.95943 cycles
cpu1_ITLB TOTAL     ACCESS:      16352  HIT:      16352  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16352  HIT:      16352  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4649  HIT:       4649  MISS:          0
cpu1_L1I LOAD      ACCESS:       4649  HIT:       4649  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        419  HIT:        419  MISS:          0
cpu1_STLB LOAD      ACCESS:        417  HIT:        417  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66010  HIT:      66009  MISS:          1
cpu1_L1D LOAD      ACCESS:      23489  HIT:      23488  MISS:          1
cpu1_L1D RFO       ACCESS:      42521  HIT:      42521  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 195 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7582% MPKI: 0.0232582 Average ROB Occupancy at Mispredict: 180.716
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0232585
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.791% MPKI: 0.0233008 Average ROB Occupancy at Mispredict: 179.834
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0233008
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82169 instructions: 28236260 cycles: 15500000
cpu0_DTLB TOTAL     ACCESS:      36473  HIT:      36461  MISS:         12
cpu0_DTLB LOAD      ACCESS:      20390  HIT:      20380  MISS:         10
cpu0_DTLB RFO       ACCESS:      16083  HIT:      16081  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16878  HIT:      16878  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16878  HIT:      16878  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4404  HIT:       4404  MISS:          0
cpu0_L1I LOAD      ACCESS:       4404  HIT:       4404  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67437  HIT:      67436  MISS:          1
cpu0_L1D LOAD      ACCESS:      24243  HIT:      24242  MISS:          1
cpu0_L1D RFO       ACCESS:      43194  HIT:      43194  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8266 instructions: 28312317 cycles: 15500000
cpu1_DTLB TOTAL     ACCESS:      35054  HIT:      35032  MISS:         22
cpu1_DTLB LOAD      ACCESS:      20036  HIT:      20017  MISS:         19
cpu1_DTLB RFO       ACCESS:      15018  HIT:      15015  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16831  HIT:      16831  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16831  HIT:      16831  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4164  HIT:       4164  MISS:          0
cpu1_L1I LOAD      ACCESS:       4164  HIT:       4164  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66662  HIT:      66660  MISS:          2
cpu1_L1D LOAD      ACCESS:      23794  HIT:      23792  MISS:          2
cpu1_L1D RFO       ACCESS:      42868  HIT:      42868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82169 instructions: 28236260 cycles: 15500000
cpu0_DTLB TOTAL     ACCESS:      36473  HIT:      36461  MISS:         12
cpu0_DTLB LOAD      ACCESS:      20390  HIT:      20380  MISS:         10
cpu0_DTLB RFO       ACCESS:      16083  HIT:      16081  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:      16878  HIT:      16878  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16878  HIT:      16878  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4404  HIT:       4404  MISS:          0
cpu0_L1I LOAD      ACCESS:       4404  HIT:       4404  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67437  HIT:      67436  MISS:          1
cpu0_L1D LOAD      ACCESS:      24243  HIT:      24242  MISS:          1
cpu0_L1D RFO       ACCESS:      43194  HIT:      43194  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8266 instructions: 28312317 cycles: 15500000
cpu1_DTLB TOTAL     ACCESS:      35054  HIT:      35032  MISS:         22
cpu1_DTLB LOAD      ACCESS:      20036  HIT:      20017  MISS:         19
cpu1_DTLB RFO       ACCESS:      15018  HIT:      15015  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:      16831  HIT:      16831  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16831  HIT:      16831  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4164  HIT:       4164  MISS:          0
cpu1_L1I LOAD      ACCESS:       4164  HIT:       4164  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66662  HIT:      66660  MISS:          2
cpu1_L1D LOAD      ACCESS:      23794  HIT:      23792  MISS:          2
cpu1_L1D RFO       ACCESS:      42868  HIT:      42868  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7597% MPKI: 0.0240113 Average ROB Occupancy at Mispredict: 178.993
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0240117
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7525% MPKI: 0.0237706 Average ROB Occupancy at Mispredict: 181.456
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0237706
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82267 instructions: 28433663 cycles: 15600000
cpu0_DTLB TOTAL     ACCESS:      35663  HIT:      35599  MISS:         64
cpu0_DTLB LOAD      ACCESS:      20058  HIT:      20001  MISS:         57
cpu0_DTLB RFO       ACCESS:      15605  HIT:      15598  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16302  HIT:      16302  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16302  HIT:      16302  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4545  HIT:       4545  MISS:          0
cpu0_L1I LOAD      ACCESS:       4545  HIT:       4545  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         64  HIT:         64  MISS:          0
cpu0_STLB LOAD      ACCESS:         57  HIT:         57  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65560  HIT:      65558  MISS:          2
cpu0_L1D LOAD      ACCESS:      23648  HIT:      23646  MISS:          2
cpu0_L1D RFO       ACCESS:      41912  HIT:      41912  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82762 instructions: 28510944 cycles: 15600000
cpu1_DTLB TOTAL     ACCESS:      34604  HIT:      34551  MISS:         53
cpu1_DTLB LOAD      ACCESS:      19850  HIT:      19803  MISS:         47
cpu1_DTLB RFO       ACCESS:      14754  HIT:      14748  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16282  HIT:      16282  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16282  HIT:      16282  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4525  HIT:       4525  MISS:          0
cpu1_L1I LOAD      ACCESS:       4525  HIT:       4525  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu1_STLB LOAD      ACCESS:         47  HIT:         47  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65477  HIT:      65472  MISS:          5
cpu1_L1D LOAD      ACCESS:      23512  HIT:      23507  MISS:          5
cpu1_L1D RFO       ACCESS:      41965  HIT:      41965  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82267 instructions: 28433663 cycles: 15600000
cpu0_DTLB TOTAL     ACCESS:      35663  HIT:      35599  MISS:         64
cpu0_DTLB LOAD      ACCESS:      20058  HIT:      20001  MISS:         57
cpu0_DTLB RFO       ACCESS:      15605  HIT:      15598  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.39062 cycles
cpu0_ITLB TOTAL     ACCESS:      16302  HIT:      16302  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16302  HIT:      16302  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4545  HIT:       4545  MISS:          0
cpu0_L1I LOAD      ACCESS:       4545  HIT:       4545  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         64  HIT:         64  MISS:          0
cpu0_STLB LOAD      ACCESS:         57  HIT:         57  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65560  HIT:      65558  MISS:          2
cpu0_L1D LOAD      ACCESS:      23648  HIT:      23646  MISS:          2
cpu0_L1D RFO       ACCESS:      41912  HIT:      41912  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82762 instructions: 28510944 cycles: 15600000
cpu1_DTLB TOTAL     ACCESS:      34604  HIT:      34551  MISS:         53
cpu1_DTLB LOAD      ACCESS:      19850  HIT:      19803  MISS:         47
cpu1_DTLB RFO       ACCESS:      14754  HIT:      14748  MISS:          6
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.9434 cycles
cpu1_ITLB TOTAL     ACCESS:      16282  HIT:      16282  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16282  HIT:      16282  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4525  HIT:       4525  MISS:          0
cpu1_L1I LOAD      ACCESS:       4525  HIT:       4525  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu1_STLB LOAD      ACCESS:         47  HIT:         47  MISS:          0
cpu1_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65477  HIT:      65472  MISS:          5
cpu1_L1D LOAD      ACCESS:      23512  HIT:      23507  MISS:          5
cpu1_L1D RFO       ACCESS:      41965  HIT:      41965  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.776% MPKI: 0.0230006 Average ROB Occupancy at Mispredict: 179.925
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0230009
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7221% MPKI: 0.0236751 Average ROB Occupancy at Mispredict: 177.292
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0236751
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82367 instructions: 28631565 cycles: 15700000
cpu0_DTLB TOTAL     ACCESS:      35385  HIT:      34953  MISS:        432
cpu0_DTLB LOAD      ACCESS:      20044  HIT:      19618  MISS:        426
cpu0_DTLB RFO       ACCESS:      15341  HIT:      15335  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16096  HIT:      16096  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16096  HIT:      16096  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4855  HIT:       4855  MISS:          0
cpu0_L1I LOAD      ACCESS:       4855  HIT:       4855  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        432  HIT:        432  MISS:          0
cpu0_STLB LOAD      ACCESS:        426  HIT:        426  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65490  HIT:      65484  MISS:          6
cpu0_L1D LOAD      ACCESS:      23676  HIT:      23670  MISS:          6
cpu0_L1D RFO       ACCESS:      41814  HIT:      41814  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.82818 instructions: 28702361 cycles: 15700000
cpu1_DTLB TOTAL     ACCESS:      33328  HIT:      32516  MISS:        812
cpu1_DTLB LOAD      ACCESS:      19030  HIT:      18226  MISS:        804
cpu1_DTLB RFO       ACCESS:      14298  HIT:      14290  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15710  HIT:      15710  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15710  HIT:      15710  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4962  HIT:       4962  MISS:          0
cpu1_L1I LOAD      ACCESS:       4962  HIT:       4962  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        812  HIT:        812  MISS:          0
cpu1_STLB LOAD      ACCESS:        804  HIT:        804  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63232  HIT:      63226  MISS:          6
cpu1_L1D LOAD      ACCESS:      22690  HIT:      22684  MISS:          6
cpu1_L1D RFO       ACCESS:      40542  HIT:      40542  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82367 instructions: 28631565 cycles: 15700000
cpu0_DTLB TOTAL     ACCESS:      35385  HIT:      34953  MISS:        432
cpu0_DTLB LOAD      ACCESS:      20044  HIT:      19618  MISS:        426
cpu0_DTLB RFO       ACCESS:      15341  HIT:      15335  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.61343 cycles
cpu0_ITLB TOTAL     ACCESS:      16096  HIT:      16096  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16096  HIT:      16096  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4855  HIT:       4855  MISS:          0
cpu0_L1I LOAD      ACCESS:       4855  HIT:       4855  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        432  HIT:        432  MISS:          0
cpu0_STLB LOAD      ACCESS:        426  HIT:        426  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65490  HIT:      65484  MISS:          6
cpu0_L1D LOAD      ACCESS:      23676  HIT:      23670  MISS:          6
cpu0_L1D RFO       ACCESS:      41814  HIT:      41814  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82818 instructions: 28702361 cycles: 15700000
cpu1_DTLB TOTAL     ACCESS:      33328  HIT:      32516  MISS:        812
cpu1_DTLB LOAD      ACCESS:      19030  HIT:      18226  MISS:        804
cpu1_DTLB RFO       ACCESS:      14298  HIT:      14290  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.95074 cycles
cpu1_ITLB TOTAL     ACCESS:      15710  HIT:      15710  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15710  HIT:      15710  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4962  HIT:       4962  MISS:          0
cpu1_L1I LOAD      ACCESS:       4962  HIT:       4962  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        812  HIT:        812  MISS:          0
cpu1_STLB LOAD      ACCESS:        804  HIT:        804  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63232  HIT:      63226  MISS:          6
cpu1_L1D LOAD      ACCESS:      22690  HIT:      22684  MISS:          6
cpu1_L1D RFO       ACCESS:      40542  HIT:      40542  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7297% MPKI: 0.0233655 Average ROB Occupancy at Mispredict: 174.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0233658
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7595% MPKI: 0.022263 Average ROB Occupancy at Mispredict: 178.779
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.022263
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82427 instructions: 28823529 cycles: 15800000
cpu0_DTLB TOTAL     ACCESS:      34313  HIT:      33308  MISS:       1005
cpu0_DTLB LOAD      ACCESS:      19725  HIT:      18725  MISS:       1000
cpu0_DTLB RFO       ACCESS:      14588  HIT:      14583  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15720  HIT:      15720  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15720  HIT:      15720  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4847  HIT:       4847  MISS:          0
cpu0_L1I LOAD      ACCESS:       4847  HIT:       4847  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:       1005  HIT:       1005  MISS:          0
cpu0_STLB LOAD      ACCESS:       1000  HIT:       1000  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63902  HIT:      63895  MISS:          7
cpu0_L1D LOAD      ACCESS:      23269  HIT:      23262  MISS:          7
cpu0_L1D RFO       ACCESS:      40633  HIT:      40633  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         10  HIT:          9  MISS:          1
cpu0_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82884 instructions: 28895640 cycles: 15800000
cpu1_DTLB TOTAL     ACCESS:      33783  HIT:      33140  MISS:        643
cpu1_DTLB LOAD      ACCESS:      19372  HIT:      18734  MISS:        638
cpu1_DTLB RFO       ACCESS:      14411  HIT:      14406  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15677  HIT:      15677  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15677  HIT:      15677  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5191  HIT:       5191  MISS:          0
cpu1_L1I LOAD      ACCESS:       5191  HIT:       5191  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        643  HIT:        643  MISS:          0
cpu1_STLB LOAD      ACCESS:        638  HIT:        638  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63797  HIT:      63793  MISS:          4
cpu1_L1D LOAD      ACCESS:      22939  HIT:      22935  MISS:          4
cpu1_L1D RFO       ACCESS:      40858  HIT:      40858  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu1_L2C LOAD      ACCESS:          4  HIT:          3  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82427 instructions: 28823529 cycles: 15800000
cpu0_DTLB TOTAL     ACCESS:      34313  HIT:      33308  MISS:       1005
cpu0_DTLB LOAD      ACCESS:      19725  HIT:      18725  MISS:       1000
cpu0_DTLB RFO       ACCESS:      14588  HIT:      14583  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63682 cycles
cpu0_ITLB TOTAL     ACCESS:      15720  HIT:      15720  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15720  HIT:      15720  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4847  HIT:       4847  MISS:          0
cpu0_L1I LOAD      ACCESS:       4847  HIT:       4847  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       1005  HIT:       1005  MISS:          0
cpu0_STLB LOAD      ACCESS:       1000  HIT:       1000  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63902  HIT:      63895  MISS:          7
cpu0_L1D LOAD      ACCESS:      23269  HIT:      23262  MISS:          7
cpu0_L1D RFO       ACCESS:      40633  HIT:      40633  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 37 cycles
cpu0_L2C TOTAL     ACCESS:         10  HIT:          9  MISS:          1
cpu0_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

CPU 1 cumulative IPC: 1.82884 instructions: 28895640 cycles: 15800000
cpu1_DTLB TOTAL     ACCESS:      33783  HIT:      33140  MISS:        643
cpu1_DTLB LOAD      ACCESS:      19372  HIT:      18734  MISS:        638
cpu1_DTLB RFO       ACCESS:      14411  HIT:      14406  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.95334 cycles
cpu1_ITLB TOTAL     ACCESS:      15677  HIT:      15677  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15677  HIT:      15677  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5191  HIT:       5191  MISS:          0
cpu1_L1I LOAD      ACCESS:       5191  HIT:       5191  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        643  HIT:        643  MISS:          0
cpu1_STLB LOAD      ACCESS:        638  HIT:        638  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63797  HIT:      63793  MISS:          4
cpu1_L1D LOAD      ACCESS:      22939  HIT:      22935  MISS:          4
cpu1_L1D RFO       ACCESS:      40858  HIT:      40858  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 56.5 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          5  MISS:          1
cpu1_L2C LOAD      ACCESS:          4  HIT:          3  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 324 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          2
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.751% MPKI: 0.0223772 Average ROB Occupancy at Mispredict: 174.864
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0223776
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7123% MPKI: 0.0229446 Average ROB Occupancy at Mispredict: 169.469
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0229446
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82526 instructions: 29021646 cycles: 15900000
cpu0_DTLB TOTAL     ACCESS:      35742  HIT:      35690  MISS:         52
cpu0_DTLB LOAD      ACCESS:      20059  HIT:      20013  MISS:         46
cpu0_DTLB RFO       ACCESS:      15683  HIT:      15677  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16277  HIT:      16277  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16277  HIT:      16277  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4731  HIT:       4731  MISS:          0
cpu0_L1I LOAD      ACCESS:       4731  HIT:       4731  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65760  HIT:      65756  MISS:          4
cpu0_L1D LOAD      ACCESS:      23709  HIT:      23705  MISS:          4
cpu0_L1D RFO       ACCESS:      42051  HIT:      42051  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.82994 instructions: 29095993 cycles: 15900000
cpu1_DTLB TOTAL     ACCESS:      34819  HIT:      34785  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19898  HIT:      19868  MISS:         30
cpu1_DTLB RFO       ACCESS:      14921  HIT:      14917  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16539  HIT:      16539  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16539  HIT:      16539  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4444  HIT:       4444  MISS:          0
cpu1_L1I LOAD      ACCESS:       4444  HIT:       4444  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66217  HIT:      66214  MISS:          3
cpu1_L1D LOAD      ACCESS:      23599  HIT:      23596  MISS:          3
cpu1_L1D RFO       ACCESS:      42618  HIT:      42618  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82526 instructions: 29021646 cycles: 15900000
cpu0_DTLB TOTAL     ACCESS:      35742  HIT:      35690  MISS:         52
cpu0_DTLB LOAD      ACCESS:      20059  HIT:      20013  MISS:         46
cpu0_DTLB RFO       ACCESS:      15683  HIT:      15677  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.28846 cycles
cpu0_ITLB TOTAL     ACCESS:      16277  HIT:      16277  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16277  HIT:      16277  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4731  HIT:       4731  MISS:          0
cpu0_L1I LOAD      ACCESS:       4731  HIT:       4731  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu0_STLB LOAD      ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65760  HIT:      65756  MISS:          4
cpu0_L1D LOAD      ACCESS:      23709  HIT:      23705  MISS:          4
cpu0_L1D RFO       ACCESS:      42051  HIT:      42051  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.82994 instructions: 29095993 cycles: 15900000
cpu1_DTLB TOTAL     ACCESS:      34819  HIT:      34785  MISS:         34
cpu1_DTLB LOAD      ACCESS:      19898  HIT:      19868  MISS:         30
cpu1_DTLB RFO       ACCESS:      14921  HIT:      14917  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.91176 cycles
cpu1_ITLB TOTAL     ACCESS:      16539  HIT:      16539  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16539  HIT:      16539  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4444  HIT:       4444  MISS:          0
cpu1_L1I LOAD      ACCESS:       4444  HIT:       4444  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         30  HIT:         30  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66217  HIT:      66214  MISS:          3
cpu1_L1D LOAD      ACCESS:      23599  HIT:      23596  MISS:          3
cpu1_L1D RFO       ACCESS:      42618  HIT:      42618  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7471% MPKI: 0.0229136 Average ROB Occupancy at Mispredict: 178.09
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0229139
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7598% MPKI: 0.0228554 Average ROB Occupancy at Mispredict: 182.275
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0228554
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82626 instructions: 29220232 cycles: 16000000
cpu0_DTLB TOTAL     ACCESS:      35664  HIT:      35611  MISS:         53
cpu0_DTLB LOAD      ACCESS:      20101  HIT:      20055  MISS:         46
cpu0_DTLB RFO       ACCESS:      15563  HIT:      15556  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16469  HIT:      16469  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16469  HIT:      16469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4478  HIT:       4478  MISS:          0
cpu0_L1I LOAD      ACCESS:       4478  HIT:       4478  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu0_STLB LOAD      ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65387  HIT:      65382  MISS:          5
cpu0_L1D LOAD      ACCESS:      23697  HIT:      23692  MISS:          5
cpu0_L1D RFO       ACCESS:      41690  HIT:      41690  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.83099 instructions: 29295813 cycles: 16000000
cpu1_DTLB TOTAL     ACCESS:      34677  HIT:      34599  MISS:         78
cpu1_DTLB LOAD      ACCESS:      19958  HIT:      19890  MISS:         68
cpu1_DTLB RFO       ACCESS:      14719  HIT:      14709  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16205  HIT:      16205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16205  HIT:      16205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5001  HIT:       5001  MISS:          0
cpu1_L1I LOAD      ACCESS:       5001  HIT:       5001  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         78  HIT:         78  MISS:          0
cpu1_STLB LOAD      ACCESS:         68  HIT:         68  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65194  HIT:      65188  MISS:          6
cpu1_L1D LOAD      ACCESS:      23408  HIT:      23402  MISS:          6
cpu1_L1D RFO       ACCESS:      41786  HIT:      41786  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82626 instructions: 29220232 cycles: 16000000
cpu0_DTLB TOTAL     ACCESS:      35664  HIT:      35611  MISS:         53
cpu0_DTLB LOAD      ACCESS:      20101  HIT:      20055  MISS:         46
cpu0_DTLB RFO       ACCESS:      15563  HIT:      15556  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.28302 cycles
cpu0_ITLB TOTAL     ACCESS:      16469  HIT:      16469  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16469  HIT:      16469  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4478  HIT:       4478  MISS:          0
cpu0_L1I LOAD      ACCESS:       4478  HIT:       4478  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu0_STLB LOAD      ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65387  HIT:      65382  MISS:          5
cpu0_L1D LOAD      ACCESS:      23697  HIT:      23692  MISS:          5
cpu0_L1D RFO       ACCESS:      41690  HIT:      41690  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83099 instructions: 29295813 cycles: 16000000
cpu1_DTLB TOTAL     ACCESS:      34677  HIT:      34599  MISS:         78
cpu1_DTLB LOAD      ACCESS:      19958  HIT:      19890  MISS:         68
cpu1_DTLB RFO       ACCESS:      14719  HIT:      14709  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97436 cycles
cpu1_ITLB TOTAL     ACCESS:      16205  HIT:      16205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16205  HIT:      16205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5001  HIT:       5001  MISS:          0
cpu1_L1I LOAD      ACCESS:       5001  HIT:       5001  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         78  HIT:         78  MISS:          0
cpu1_STLB LOAD      ACCESS:         68  HIT:         68  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65194  HIT:      65188  MISS:          6
cpu1_L1D LOAD      ACCESS:      23408  HIT:      23402  MISS:          6
cpu1_L1D RFO       ACCESS:      41786  HIT:      41786  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7006% MPKI: 0.0234423 Average ROB Occupancy at Mispredict: 176.764
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0234427
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8178% MPKI: 0.0223923 Average ROB Occupancy at Mispredict: 182.226
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0223923
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82798 instructions: 29430517 cycles: 16100000
cpu0_DTLB TOTAL     ACCESS:      37289  HIT:      37256  MISS:         33
cpu0_DTLB LOAD      ACCESS:      20802  HIT:      20773  MISS:         29
cpu0_DTLB RFO       ACCESS:      16487  HIT:      16483  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15793  HIT:      15793  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15793  HIT:      15793  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6505  HIT:       6505  MISS:          0
cpu0_L1I LOAD      ACCESS:       6505  HIT:       6505  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         33  HIT:         33  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68993  HIT:      68992  MISS:          1
cpu0_L1D LOAD      ACCESS:      24411  HIT:      24410  MISS:          1
cpu0_L1D RFO       ACCESS:      44582  HIT:      44582  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83277 instructions: 29507553 cycles: 16100000
cpu1_DTLB TOTAL     ACCESS:      36360  HIT:      36345  MISS:         15
cpu1_DTLB LOAD      ACCESS:      20729  HIT:      20716  MISS:         13
cpu1_DTLB RFO       ACCESS:      15631  HIT:      15629  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15727  HIT:      15727  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15727  HIT:      15727  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6673  HIT:       6673  MISS:          0
cpu1_L1I LOAD      ACCESS:       6673  HIT:       6673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      69169  HIT:      69169  MISS:          0
cpu1_L1D LOAD      ACCESS:      24168  HIT:      24168  MISS:          0
cpu1_L1D RFO       ACCESS:      45001  HIT:      45001  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82798 instructions: 29430517 cycles: 16100000
cpu0_DTLB TOTAL     ACCESS:      37289  HIT:      37256  MISS:         33
cpu0_DTLB LOAD      ACCESS:      20802  HIT:      20773  MISS:         29
cpu0_DTLB RFO       ACCESS:      16487  HIT:      16483  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.30303 cycles
cpu0_ITLB TOTAL     ACCESS:      15793  HIT:      15793  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15793  HIT:      15793  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6505  HIT:       6505  MISS:          0
cpu0_L1I LOAD      ACCESS:       6505  HIT:       6505  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         33  HIT:         33  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68993  HIT:      68992  MISS:          1
cpu0_L1D LOAD      ACCESS:      24411  HIT:      24410  MISS:          1
cpu0_L1D RFO       ACCESS:      44582  HIT:      44582  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83277 instructions: 29507553 cycles: 16100000
cpu1_DTLB TOTAL     ACCESS:      36360  HIT:      36345  MISS:         15
cpu1_DTLB LOAD      ACCESS:      20729  HIT:      20716  MISS:         13
cpu1_DTLB RFO       ACCESS:      15631  HIT:      15629  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.93333 cycles
cpu1_ITLB TOTAL     ACCESS:      15727  HIT:      15727  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15727  HIT:      15727  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6673  HIT:       6673  MISS:          0
cpu1_L1I LOAD      ACCESS:       6673  HIT:       6673  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      69169  HIT:      69169  MISS:          0
cpu1_L1D LOAD      ACCESS:      24168  HIT:      24168  MISS:          0
cpu1_L1D RFO       ACCESS:      45001  HIT:      45001  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1409% MPKI: 0.0196732 Average ROB Occupancy at Mispredict: 189.826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196735
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.2104% MPKI: 0.0190121 Average ROB Occupancy at Mispredict: 191.323
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0190121
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82963 instructions: 29639951 cycles: 16200000
cpu0_DTLB TOTAL     ACCESS:      37093  HIT:      37068  MISS:         25
cpu0_DTLB LOAD      ACCESS:      20719  HIT:      20697  MISS:         22
cpu0_DTLB RFO       ACCESS:      16374  HIT:      16371  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15909  HIT:      15909  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15909  HIT:      15909  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6156  HIT:       6156  MISS:          0
cpu0_L1I LOAD      ACCESS:       6156  HIT:       6156  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68513  HIT:      68510  MISS:          3
cpu0_L1D LOAD      ACCESS:      24260  HIT:      24257  MISS:          3
cpu0_L1D RFO       ACCESS:      44253  HIT:      44253  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83433 instructions: 29716103 cycles: 16200000
cpu1_DTLB TOTAL     ACCESS:      35871  HIT:      35844  MISS:         27
cpu1_DTLB LOAD      ACCESS:      20522  HIT:      20498  MISS:         24
cpu1_DTLB RFO       ACCESS:      15349  HIT:      15346  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15756  HIT:      15756  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15756  HIT:      15756  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6264  HIT:       6264  MISS:          0
cpu1_L1I LOAD      ACCESS:       6264  HIT:       6264  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68000  HIT:      67997  MISS:          3
cpu1_L1D LOAD      ACCESS:      23930  HIT:      23927  MISS:          3
cpu1_L1D RFO       ACCESS:      44070  HIT:      44070  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82963 instructions: 29639951 cycles: 16200000
cpu0_DTLB TOTAL     ACCESS:      37093  HIT:      37068  MISS:         25
cpu0_DTLB LOAD      ACCESS:      20719  HIT:      20697  MISS:         22
cpu0_DTLB RFO       ACCESS:      16374  HIT:      16371  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.08 cycles
cpu0_ITLB TOTAL     ACCESS:      15909  HIT:      15909  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15909  HIT:      15909  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6156  HIT:       6156  MISS:          0
cpu0_L1I LOAD      ACCESS:       6156  HIT:       6156  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68513  HIT:      68510  MISS:          3
cpu0_L1D LOAD      ACCESS:      24260  HIT:      24257  MISS:          3
cpu0_L1D RFO       ACCESS:      44253  HIT:      44253  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83433 instructions: 29716103 cycles: 16200000
cpu1_DTLB TOTAL     ACCESS:      35871  HIT:      35844  MISS:         27
cpu1_DTLB LOAD      ACCESS:      20522  HIT:      20498  MISS:         24
cpu1_DTLB RFO       ACCESS:      15349  HIT:      15346  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96296 cycles
cpu1_ITLB TOTAL     ACCESS:      15756  HIT:      15756  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15756  HIT:      15756  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6264  HIT:       6264  MISS:          0
cpu1_L1I LOAD      ACCESS:       6264  HIT:       6264  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         27  HIT:         27  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68000  HIT:      67997  MISS:          3
cpu1_L1D LOAD      ACCESS:      23930  HIT:      23927  MISS:          3
cpu1_L1D RFO       ACCESS:      44070  HIT:      44070  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1269% MPKI: 0.0196017 Average ROB Occupancy at Mispredict: 191.527
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1058% MPKI: 0.0196526 Average ROB Occupancy at Mispredict: 190.057
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196526
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83111 instructions: 29847020 cycles: 16300000
cpu0_DTLB TOTAL     ACCESS:      36775  HIT:      36749  MISS:         26
cpu0_DTLB LOAD      ACCESS:      20620  HIT:      20597  MISS:         23
cpu0_DTLB RFO       ACCESS:      16155  HIT:      16152  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15624  HIT:      15624  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15624  HIT:      15624  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6311  HIT:       6311  MISS:          0
cpu0_L1I LOAD      ACCESS:       6311  HIT:       6311  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67830  HIT:      67828  MISS:          2
cpu0_L1D LOAD      ACCESS:      24102  HIT:      24100  MISS:          2
cpu0_L1D RFO       ACCESS:      43728  HIT:      43728  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83552 instructions: 29918962 cycles: 16300000
cpu1_DTLB TOTAL     ACCESS:      35085  HIT:      35039  MISS:         46
cpu1_DTLB LOAD      ACCESS:      20118  HIT:      20077  MISS:         41
cpu1_DTLB RFO       ACCESS:      14967  HIT:      14962  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15631  HIT:      15631  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15631  HIT:      15631  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5838  HIT:       5838  MISS:          0
cpu1_L1I LOAD      ACCESS:       5838  HIT:       5838  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66356  HIT:      66354  MISS:          2
cpu1_L1D LOAD      ACCESS:      23596  HIT:      23594  MISS:          2
cpu1_L1D RFO       ACCESS:      42760  HIT:      42760  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83111 instructions: 29847020 cycles: 16300000
cpu0_DTLB TOTAL     ACCESS:      36775  HIT:      36749  MISS:         26
cpu0_DTLB LOAD      ACCESS:      20620  HIT:      20597  MISS:         23
cpu0_DTLB RFO       ACCESS:      16155  HIT:      16152  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42308 cycles
cpu0_ITLB TOTAL     ACCESS:      15624  HIT:      15624  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15624  HIT:      15624  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6311  HIT:       6311  MISS:          0
cpu0_L1I LOAD      ACCESS:       6311  HIT:       6311  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67830  HIT:      67828  MISS:          2
cpu0_L1D LOAD      ACCESS:      24102  HIT:      24100  MISS:          2
cpu0_L1D RFO       ACCESS:      43728  HIT:      43728  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83552 instructions: 29918962 cycles: 16300000
cpu1_DTLB TOTAL     ACCESS:      35085  HIT:      35039  MISS:         46
cpu1_DTLB LOAD      ACCESS:      20118  HIT:      20077  MISS:         41
cpu1_DTLB RFO       ACCESS:      14967  HIT:      14962  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.93478 cycles
cpu1_ITLB TOTAL     ACCESS:      15631  HIT:      15631  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15631  HIT:      15631  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5838  HIT:       5838  MISS:          0
cpu1_L1I LOAD      ACCESS:       5838  HIT:       5838  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu1_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66356  HIT:      66354  MISS:          2
cpu1_L1D LOAD      ACCESS:      23596  HIT:      23594  MISS:          2
cpu1_L1D RFO       ACCESS:      42760  HIT:      42760  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.79932
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0957% MPKI: 0.0195662 Average ROB Occupancy at Mispredict: 187.622
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0195664
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0143% MPKI: 0.0200542 Average ROB Occupancy at Mispredict: 186.373
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0200542
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82891 instructions: 29994162 cycles: 16400000
cpu0_DTLB TOTAL     ACCESS:      25593  HIT:      25428  MISS:        165
cpu0_DTLB LOAD      ACCESS:      15959  HIT:      15804  MISS:        155
cpu0_DTLB RFO       ACCESS:       9634  HIT:       9624  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12404  HIT:      12400  MISS:          4
cpu0_ITLB LOAD      ACCESS:      12404  HIT:      12400  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4775  HIT:       4759  MISS:         16
cpu0_L1I LOAD      ACCESS:       4775  HIT:       4759  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        169  HIT:        158  MISS:         11
cpu0_STLB LOAD      ACCESS:        159  HIT:        148  MISS:         11
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      42063  HIT:      41962  MISS:        101
cpu0_L1D LOAD      ACCESS:      17308  HIT:      17214  MISS:         94
cpu0_L1D RFO       ACCESS:      24744  HIT:      24737  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        135  HIT:         46  MISS:         89
cpu0_L2C LOAD      ACCESS:        109  HIT:         27  MISS:         82
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
LLC TOTAL     ACCESS:         89  HIT:          0  MISS:         89
LLC LOAD      ACCESS:         82  HIT:          0  MISS:         82
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83171 instructions: 30040051 cycles: 16400000
cpu1_DTLB TOTAL     ACCESS:      19996  HIT:      19823  MISS:        173
cpu1_DTLB LOAD      ACCESS:      14590  HIT:      14424  MISS:        166
cpu1_DTLB RFO       ACCESS:       5406  HIT:       5399  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10796  HIT:      10792  MISS:          4
cpu1_ITLB LOAD      ACCESS:      10796  HIT:      10792  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5245  HIT:       5229  MISS:         16
cpu1_L1I LOAD      ACCESS:       5245  HIT:       5229  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        177  HIT:        166  MISS:         11
cpu1_STLB LOAD      ACCESS:        170  HIT:        159  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      26596  HIT:      26484  MISS:        112
cpu1_L1D LOAD      ACCESS:      13869  HIT:      13764  MISS:        105
cpu1_L1D RFO       ACCESS:      12716  HIT:      12709  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        146  HIT:         57  MISS:         89
cpu1_L2C LOAD      ACCESS:        120  HIT:         38  MISS:         82
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
LLC TOTAL     ACCESS:         89  HIT:          0  MISS:         89
LLC LOAD      ACCESS:         82  HIT:          0  MISS:         82
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82891 instructions: 29994162 cycles: 16400000
cpu0_DTLB TOTAL     ACCESS:      25593  HIT:      25428  MISS:        165
cpu0_DTLB LOAD      ACCESS:      15959  HIT:      15804  MISS:        155
cpu0_DTLB RFO       ACCESS:       9634  HIT:       9624  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.5333 cycles
cpu0_ITLB TOTAL     ACCESS:      12404  HIT:      12400  MISS:          4
cpu0_ITLB LOAD      ACCESS:      12404  HIT:      12400  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_L1I TOTAL     ACCESS:       4775  HIT:       4759  MISS:         16
cpu0_L1I LOAD      ACCESS:       4775  HIT:       4759  MISS:         16
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6875 cycles
cpu0_STLB TOTAL     ACCESS:        169  HIT:        158  MISS:         11
cpu0_STLB LOAD      ACCESS:        159  HIT:        148  MISS:         11
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      42063  HIT:      41962  MISS:        101
cpu0_L1D LOAD      ACCESS:      17308  HIT:      17214  MISS:         94
cpu0_L1D RFO       ACCESS:      24744  HIT:      24737  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         11  HIT:         11  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 171.406 cycles
cpu0_L2C TOTAL     ACCESS:        135  HIT:         46  MISS:         89
cpu0_L2C LOAD      ACCESS:        109  HIT:         27  MISS:         82
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 181.596 cycles
LLC TOTAL     ACCESS:         89  HIT:          0  MISS:         89
LLC LOAD      ACCESS:         82  HIT:          0  MISS:         82
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 320.831 cycles

CPU 1 cumulative IPC: 1.83171 instructions: 30040051 cycles: 16400000
cpu1_DTLB TOTAL     ACCESS:      19996  HIT:      19823  MISS:        173
cpu1_DTLB LOAD      ACCESS:      14590  HIT:      14424  MISS:        166
cpu1_DTLB RFO       ACCESS:       5406  HIT:       5399  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.1676 cycles
cpu1_ITLB TOTAL     ACCESS:      10796  HIT:      10792  MISS:          4
cpu1_ITLB LOAD      ACCESS:      10796  HIT:      10792  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5245  HIT:       5229  MISS:         16
cpu1_L1I LOAD      ACCESS:       5245  HIT:       5229  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.25 cycles
cpu1_STLB TOTAL     ACCESS:        177  HIT:        166  MISS:         11
cpu1_STLB LOAD      ACCESS:        170  HIT:        159  MISS:         11
cpu1_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208 cycles
cpu1_L1D TOTAL     ACCESS:      26596  HIT:      26484  MISS:        112
cpu1_L1D LOAD      ACCESS:      13869  HIT:      13764  MISS:        105
cpu1_L1D RFO       ACCESS:      12716  HIT:      12709  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         11  HIT:         11  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 155.473 cycles
cpu1_L2C TOTAL     ACCESS:        146  HIT:         57  MISS:         89
cpu1_L2C LOAD      ACCESS:        120  HIT:         38  MISS:         82
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 181.573 cycles
LLC TOTAL     ACCESS:         89  HIT:          0  MISS:         89
LLC LOAD      ACCESS:         82  HIT:          0  MISS:         82
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 320.831 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:        168
 DBUS AVG_CONGESTED_CYCLE:    3.80565
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.6519% MPKI: 0.0322725 Average ROB Occupancy at Mispredict: 86.2345
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0322396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3.33398e-05
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 95.5857% MPKI: 0.047703 Average ROB Occupancy at Mispredict: 46.8548
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0476697
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3.32889e-05
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82499 instructions: 30112349 cycles: 16500000
cpu0_DTLB TOTAL     ACCESS:      18516  HIT:      18351  MISS:        165
cpu0_DTLB LOAD      ACCESS:      14761  HIT:      14600  MISS:        161
cpu0_DTLB RFO       ACCESS:       3755  HIT:       3751  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      11143  HIT:      11143  MISS:          0
cpu0_ITLB LOAD      ACCESS:      11143  HIT:      11143  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5642  HIT:       5635  MISS:          7
cpu0_L1I LOAD      ACCESS:       5642  HIT:       5635  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        165  HIT:        160  MISS:          5
cpu0_STLB LOAD      ACCESS:        161  HIT:        157  MISS:          4
cpu0_STLB RFO       ACCESS:          4  HIT:          3  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20362  HIT:      20284  MISS:         78
cpu0_L1D LOAD      ACCESS:      13178  HIT:      13108  MISS:         70
cpu0_L1D RFO       ACCESS:       7179  HIT:       7172  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         97  HIT:         38  MISS:         59
cpu0_L2C LOAD      ACCESS:         77  HIT:         25  MISS:         52
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         59  HIT:          0  MISS:         59
LLC LOAD      ACCESS:         52  HIT:          0  MISS:         52
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.82882 instructions: 30175518 cycles: 16500000
cpu1_DTLB TOTAL     ACCESS:      22436  HIT:      22280  MISS:        156
cpu1_DTLB LOAD      ACCESS:      15508  HIT:      15359  MISS:        149
cpu1_DTLB RFO       ACCESS:       6928  HIT:       6921  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12232  HIT:      12231  MISS:          1
cpu1_ITLB LOAD      ACCESS:      12232  HIT:      12231  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4664  HIT:       4653  MISS:         11
cpu1_L1I LOAD      ACCESS:       4664  HIT:       4653  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        157  HIT:        150  MISS:          7
cpu1_STLB LOAD      ACCESS:        150  HIT:        145  MISS:          5
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      32784  HIT:      32690  MISS:         94
cpu1_L1D LOAD      ACCESS:      15479  HIT:      15398  MISS:         81
cpu1_L1D RFO       ACCESS:      17298  HIT:      17286  MISS:         12
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        118  HIT:         41  MISS:         77
cpu1_L2C LOAD      ACCESS:         92  HIT:         23  MISS:         69
cpu1_L2C RFO       ACCESS:         12  HIT:          4  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         77  HIT:          0  MISS:         77
LLC LOAD      ACCESS:         69  HIT:          0  MISS:         69
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82499 instructions: 30112349 cycles: 16500000
cpu0_DTLB TOTAL     ACCESS:      18516  HIT:      18351  MISS:        165
cpu0_DTLB LOAD      ACCESS:      14761  HIT:      14600  MISS:        161
cpu0_DTLB RFO       ACCESS:       3755  HIT:       3751  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.9939 cycles
cpu0_ITLB TOTAL     ACCESS:      11143  HIT:      11143  MISS:          0
cpu0_ITLB LOAD      ACCESS:      11143  HIT:      11143  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5642  HIT:       5635  MISS:          7
cpu0_L1I LOAD      ACCESS:       5642  HIT:       5635  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5714 cycles
cpu0_STLB TOTAL     ACCESS:        165  HIT:        160  MISS:          5
cpu0_STLB LOAD      ACCESS:        161  HIT:        157  MISS:          4
cpu0_STLB RFO       ACCESS:          4  HIT:          3  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 211 cycles
cpu0_L1D TOTAL     ACCESS:      20362  HIT:      20284  MISS:         78
cpu0_L1D LOAD      ACCESS:      13178  HIT:      13108  MISS:         70
cpu0_L1D RFO       ACCESS:       7179  HIT:       7172  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          4  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 150.821 cycles
cpu0_L2C TOTAL     ACCESS:         97  HIT:         38  MISS:         59
cpu0_L2C LOAD      ACCESS:         77  HIT:         25  MISS:         52
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 184.441 cycles
LLC TOTAL     ACCESS:         59  HIT:          0  MISS:         59
LLC LOAD      ACCESS:         52  HIT:          0  MISS:         52
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 366 cycles

CPU 1 cumulative IPC: 1.82882 instructions: 30175518 cycles: 16500000
cpu1_DTLB TOTAL     ACCESS:      22436  HIT:      22280  MISS:        156
cpu1_DTLB LOAD      ACCESS:      15508  HIT:      15359  MISS:        149
cpu1_DTLB RFO       ACCESS:       6928  HIT:       6921  MISS:          7
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.4295 cycles
cpu1_ITLB TOTAL     ACCESS:      12232  HIT:      12231  MISS:          1
cpu1_ITLB LOAD      ACCESS:      12232  HIT:      12231  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4664  HIT:       4653  MISS:         11
cpu1_L1I LOAD      ACCESS:       4664  HIT:       4653  MISS:         11
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4545 cycles
cpu1_STLB TOTAL     ACCESS:        157  HIT:        150  MISS:          7
cpu1_STLB LOAD      ACCESS:        150  HIT:        145  MISS:          5
cpu1_STLB RFO       ACCESS:          7  HIT:          5  MISS:          2
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.143 cycles
cpu1_L1D TOTAL     ACCESS:      32784  HIT:      32690  MISS:         94
cpu1_L1D LOAD      ACCESS:      15479  HIT:      15398  MISS:         81
cpu1_L1D RFO       ACCESS:      17298  HIT:      17286  MISS:         12
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          6  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 155.702 cycles
cpu1_L2C TOTAL     ACCESS:        118  HIT:         41  MISS:         77
cpu1_L2C LOAD      ACCESS:         92  HIT:         23  MISS:         69
cpu1_L2C RFO       ACCESS:         12  HIT:          4  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 176.403 cycles
LLC TOTAL     ACCESS:         77  HIT:          0  MISS:         77
LLC LOAD      ACCESS:         69  HIT:          0  MISS:         69
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 280.442 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:        126
 DBUS AVG_CONGESTED_CYCLE:    3.80588
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9284% MPKI: 0.0511079 Average ROB Occupancy at Mispredict: 38.9831
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0511086
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.7333% MPKI: 0.0357906 Average ROB Occupancy at Mispredict: 74.1074
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0357906
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8257 instructions: 30306667 cycles: 16600000
cpu0_DTLB TOTAL     ACCESS:      34542  HIT:      34511  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18996  HIT:      18968  MISS:         28
cpu0_DTLB RFO       ACCESS:      15546  HIT:      15543  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15813  HIT:      15812  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15813  HIT:      15812  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4568  HIT:       4564  MISS:          4
cpu0_L1I LOAD      ACCESS:       4568  HIT:       4564  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         32  HIT:         30  MISS:          2
cpu0_STLB LOAD      ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB RFO       ACCESS:          3  HIT:          2  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64457  HIT:      64425  MISS:         32
cpu0_L1D LOAD      ACCESS:      23403  HIT:      23376  MISS:         27
cpu0_L1D RFO       ACCESS:      41052  HIT:      41047  MISS:          5
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         38  HIT:         18  MISS:         20
cpu0_L2C LOAD      ACCESS:         31  HIT:         12  MISS:         19
cpu0_L2C RFO       ACCESS:          5  HIT:          4  MISS:          1
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:         20  HIT:          0  MISS:         20
LLC LOAD      ACCESS:         19  HIT:          0  MISS:         19
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83036 instructions: 30383979 cycles: 16600000
cpu1_DTLB TOTAL     ACCESS:      35375  HIT:      35373  MISS:          2
cpu1_DTLB LOAD      ACCESS:      20096  HIT:      20094  MISS:          2
cpu1_DTLB RFO       ACCESS:      15279  HIT:      15279  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16270  HIT:      16270  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16270  HIT:      16270  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4898  HIT:       4898  MISS:          0
cpu1_L1I LOAD      ACCESS:       4898  HIT:       4898  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68257  HIT:      68249  MISS:          8
cpu1_L1D LOAD      ACCESS:      24143  HIT:      24135  MISS:          8
cpu1_L1D RFO       ACCESS:      44114  HIT:      44114  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          6  MISS:          2
cpu1_L2C LOAD      ACCESS:          8  HIT:          6  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8257 instructions: 30306667 cycles: 16600000
cpu0_DTLB TOTAL     ACCESS:      34542  HIT:      34511  MISS:         31
cpu0_DTLB LOAD      ACCESS:      18996  HIT:      18968  MISS:         28
cpu0_DTLB RFO       ACCESS:      15546  HIT:      15543  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.1613 cycles
cpu0_ITLB TOTAL     ACCESS:      15813  HIT:      15812  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15813  HIT:      15812  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       4568  HIT:       4564  MISS:          4
cpu0_L1I LOAD      ACCESS:       4568  HIT:       4564  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu0_STLB TOTAL     ACCESS:         32  HIT:         30  MISS:          2
cpu0_STLB LOAD      ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB RFO       ACCESS:          3  HIT:          2  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      64457  HIT:      64425  MISS:         32
cpu0_L1D LOAD      ACCESS:      23403  HIT:      23376  MISS:         27
cpu0_L1D RFO       ACCESS:      41052  HIT:      41047  MISS:          5
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 106.938 cycles
cpu0_L2C TOTAL     ACCESS:         38  HIT:         18  MISS:         20
cpu0_L2C LOAD      ACCESS:         31  HIT:         12  MISS:         19
cpu0_L2C RFO       ACCESS:          5  HIT:          4  MISS:          1
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 153.2 cycles
LLC TOTAL     ACCESS:         20  HIT:          0  MISS:         20
LLC LOAD      ACCESS:         19  HIT:          0  MISS:         19
LLC RFO       ACCESS:          1  HIT:          0  MISS:          1
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 148.3 cycles

CPU 1 cumulative IPC: 1.83036 instructions: 30383979 cycles: 16600000
cpu1_DTLB TOTAL     ACCESS:      35375  HIT:      35373  MISS:          2
cpu1_DTLB LOAD      ACCESS:      20096  HIT:      20094  MISS:          2
cpu1_DTLB RFO       ACCESS:      15279  HIT:      15279  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_ITLB TOTAL     ACCESS:      16270  HIT:      16270  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16270  HIT:      16270  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4898  HIT:       4898  MISS:          0
cpu1_L1I LOAD      ACCESS:       4898  HIT:       4898  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68257  HIT:      68249  MISS:          8
cpu1_L1D LOAD      ACCESS:      24143  HIT:      24135  MISS:          8
cpu1_L1D RFO       ACCESS:      44114  HIT:      44114  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 56.25 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          6  MISS:          2
cpu1_L2C LOAD      ACCESS:          8  HIT:          6  MISS:          2
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          2  HIT:          0  MISS:          2
LLC LOAD      ACCESS:          2  HIT:          0  MISS:          2
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1483 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:         16
 DBUS AVG_CONGESTED_CYCLE:    3.80588
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8492% MPKI: 0.0205233 Average ROB Occupancy at Mispredict: 185.841
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0205235
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0303% MPKI: 0.0199447 Average ROB Occupancy at Mispredict: 190.116
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0199447
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82726 instructions: 30515233 cycles: 16700000
cpu0_DTLB TOTAL     ACCESS:      36583  HIT:      36582  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19851  HIT:      19850  MISS:          1
cpu0_DTLB RFO       ACCESS:      16732  HIT:      16732  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15951  HIT:      15951  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15951  HIT:      15951  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6037  HIT:       6037  MISS:          0
cpu0_L1I LOAD      ACCESS:       6037  HIT:       6037  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      69101  HIT:      69095  MISS:          6
cpu0_L1D LOAD      ACCESS:      25028  HIT:      25022  MISS:          6
cpu0_L1D RFO       ACCESS:      44073  HIT:      44073  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8319 instructions: 30592783 cycles: 16700000
cpu1_DTLB TOTAL     ACCESS:      35515  HIT:      35512  MISS:          3
cpu1_DTLB LOAD      ACCESS:      20191  HIT:      20188  MISS:          3
cpu1_DTLB RFO       ACCESS:      15324  HIT:      15324  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15730  HIT:      15730  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15730  HIT:      15730  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5842  HIT:       5842  MISS:          0
cpu1_L1I LOAD      ACCESS:       5842  HIT:       5842  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68550  HIT:      68543  MISS:          7
cpu1_L1D LOAD      ACCESS:      24366  HIT:      24359  MISS:          7
cpu1_L1D RFO       ACCESS:      44184  HIT:      44184  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82726 instructions: 30515233 cycles: 16700000
cpu0_DTLB TOTAL     ACCESS:      36583  HIT:      36582  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19851  HIT:      19850  MISS:          1
cpu0_DTLB RFO       ACCESS:      16732  HIT:      16732  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:      15951  HIT:      15951  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15951  HIT:      15951  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6037  HIT:       6037  MISS:          0
cpu0_L1I LOAD      ACCESS:       6037  HIT:       6037  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      69101  HIT:      69095  MISS:          6
cpu0_L1D LOAD      ACCESS:      25028  HIT:      25022  MISS:          6
cpu0_L1D RFO       ACCESS:      44073  HIT:      44073  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8319 instructions: 30592783 cycles: 16700000
cpu1_DTLB TOTAL     ACCESS:      35515  HIT:      35512  MISS:          3
cpu1_DTLB LOAD      ACCESS:      20191  HIT:      20188  MISS:          3
cpu1_DTLB RFO       ACCESS:      15324  HIT:      15324  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu1_ITLB TOTAL     ACCESS:      15730  HIT:      15730  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15730  HIT:      15730  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5842  HIT:       5842  MISS:          0
cpu1_L1I LOAD      ACCESS:       5842  HIT:       5842  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68550  HIT:      68543  MISS:          7
cpu1_L1D LOAD      ACCESS:      24366  HIT:      24359  MISS:          7
cpu1_L1D RFO       ACCESS:      44184  HIT:      44184  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 36.8571 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          7  MISS:          1
cpu1_L2C LOAD      ACCESS:          7  HIT:          6  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.80588
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0974% MPKI: 0.0192688 Average ROB Occupancy at Mispredict: 187.141
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0192691
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0641% MPKI: 0.0195798 Average ROB Occupancy at Mispredict: 182.534
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0195798
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82828 instructions: 30715124 cycles: 16800000
cpu0_DTLB TOTAL     ACCESS:      35509  HIT:      35497  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19457  HIT:      19445  MISS:         12
cpu0_DTLB RFO       ACCESS:      16052  HIT:      16052  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15522  HIT:      15522  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15522  HIT:      15522  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5789  HIT:       5789  MISS:          0
cpu0_L1I LOAD      ACCESS:       5789  HIT:       5789  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66477  HIT:      66469  MISS:          8
cpu0_L1D LOAD      ACCESS:      24166  HIT:      24158  MISS:          8
cpu0_L1D RFO       ACCESS:      42311  HIT:      42311  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          8  MISS:          1
cpu0_L2C LOAD      ACCESS:          8  HIT:          7  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83308 instructions: 30795718 cycles: 16800000
cpu1_DTLB TOTAL     ACCESS:      34815  HIT:      34805  MISS:         10
cpu1_DTLB LOAD      ACCESS:      19880  HIT:      19870  MISS:         10
cpu1_DTLB RFO       ACCESS:      14935  HIT:      14935  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15767  HIT:      15767  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15767  HIT:      15767  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5284  HIT:       5284  MISS:          0
cpu1_L1I LOAD      ACCESS:       5284  HIT:       5284  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66555  HIT:      66550  MISS:          5
cpu1_L1D LOAD      ACCESS:      23772  HIT:      23767  MISS:          5
cpu1_L1D RFO       ACCESS:      42783  HIT:      42783  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82828 instructions: 30715124 cycles: 16800000
cpu0_DTLB TOTAL     ACCESS:      35509  HIT:      35497  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19457  HIT:      19445  MISS:         12
cpu0_DTLB RFO       ACCESS:      16052  HIT:      16052  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      15522  HIT:      15522  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15522  HIT:      15522  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5789  HIT:       5789  MISS:          0
cpu0_L1I LOAD      ACCESS:       5789  HIT:       5789  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66477  HIT:      66469  MISS:          8
cpu0_L1D LOAD      ACCESS:      24166  HIT:      24158  MISS:          8
cpu0_L1D RFO       ACCESS:      42311  HIT:      42311  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.75 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          8  MISS:          1
cpu0_L2C LOAD      ACCESS:          8  HIT:          7  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.83308 instructions: 30795718 cycles: 16800000
cpu1_DTLB TOTAL     ACCESS:      34815  HIT:      34805  MISS:         10
cpu1_DTLB LOAD      ACCESS:      19880  HIT:      19870  MISS:         10
cpu1_DTLB RFO       ACCESS:      14935  HIT:      14935  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu1_ITLB TOTAL     ACCESS:      15767  HIT:      15767  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15767  HIT:      15767  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5284  HIT:       5284  MISS:          0
cpu1_L1I LOAD      ACCESS:       5284  HIT:       5284  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66555  HIT:      66550  MISS:          5
cpu1_L1D LOAD      ACCESS:      23772  HIT:      23767  MISS:          5
cpu1_L1D RFO       ACCESS:      42783  HIT:      42783  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.2 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.80588
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9517% MPKI: 0.0198597 Average ROB Occupancy at Mispredict: 178.697
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0198599
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9269% MPKI: 0.0203275 Average ROB Occupancy at Mispredict: 180.289
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0203275
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82894 instructions: 30909072 cycles: 16900000
cpu0_DTLB TOTAL     ACCESS:      34348  HIT:      34340  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18876  HIT:      18868  MISS:          8
cpu0_DTLB RFO       ACCESS:      15472  HIT:      15472  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15378  HIT:      15377  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15378  HIT:      15377  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5150  HIT:       5116  MISS:         34
cpu0_L1I LOAD      ACCESS:       5150  HIT:       5116  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB LOAD      ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64124  HIT:      64112  MISS:         12
cpu0_L1D LOAD      ACCESS:      23481  HIT:      23471  MISS:         10
cpu0_L1D RFO       ACCESS:      40642  HIT:      40640  MISS:          2
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         49  HIT:         24  MISS:         25
cpu0_L2C LOAD      ACCESS:         44  HIT:         21  MISS:         23
cpu0_L2C RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:         25  HIT:          0  MISS:         25
LLC LOAD      ACCESS:         23  HIT:          0  MISS:         23
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83368 instructions: 30989148 cycles: 16900000
cpu1_DTLB TOTAL     ACCESS:      33269  HIT:      33259  MISS:         10
cpu1_DTLB LOAD      ACCESS:      19040  HIT:      19030  MISS:         10
cpu1_DTLB RFO       ACCESS:      14229  HIT:      14229  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15145  HIT:      15144  MISS:          1
cpu1_ITLB LOAD      ACCESS:      15145  HIT:      15144  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4931  HIT:       4897  MISS:         34
cpu1_L1I LOAD      ACCESS:       4931  HIT:       4897  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB LOAD      ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63343  HIT:      63329  MISS:         14
cpu1_L1D LOAD      ACCESS:      22778  HIT:      22766  MISS:         12
cpu1_L1D RFO       ACCESS:      40564  HIT:      40562  MISS:          2
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         50  HIT:         25  MISS:         25
cpu1_L2C LOAD      ACCESS:         46  HIT:         23  MISS:         23
cpu1_L2C RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:         25  HIT:          0  MISS:         25
LLC LOAD      ACCESS:         23  HIT:          0  MISS:         23
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82894 instructions: 30909072 cycles: 16900000
cpu0_DTLB TOTAL     ACCESS:      34348  HIT:      34340  MISS:          8
cpu0_DTLB LOAD      ACCESS:      18876  HIT:      18868  MISS:          8
cpu0_DTLB RFO       ACCESS:      15472  HIT:      15472  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 34.75 cycles
cpu0_ITLB TOTAL     ACCESS:      15378  HIT:      15377  MISS:          1
cpu0_ITLB LOAD      ACCESS:      15378  HIT:      15377  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       5150  HIT:       5116  MISS:         34
cpu0_L1I LOAD      ACCESS:       5150  HIT:       5116  MISS:         34
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 91.1471 cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB LOAD      ACCESS:          9  HIT:          8  MISS:          1
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      64124  HIT:      64112  MISS:         12
cpu0_L1D LOAD      ACCESS:      23481  HIT:      23471  MISS:         10
cpu0_L1D RFO       ACCESS:      40642  HIT:      40640  MISS:          2
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 134.917 cycles
cpu0_L2C TOTAL     ACCESS:         49  HIT:         24  MISS:         25
cpu0_L2C LOAD      ACCESS:         44  HIT:         21  MISS:         23
cpu0_L2C RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 168.32 cycles
LLC TOTAL     ACCESS:         25  HIT:          0  MISS:         25
LLC LOAD      ACCESS:         23  HIT:          0  MISS:         23
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 293.96 cycles

CPU 1 cumulative IPC: 1.83368 instructions: 30989148 cycles: 16900000
cpu1_DTLB TOTAL     ACCESS:      33269  HIT:      33259  MISS:         10
cpu1_DTLB LOAD      ACCESS:      19040  HIT:      19030  MISS:         10
cpu1_DTLB RFO       ACCESS:      14229  HIT:      14229  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 29.5 cycles
cpu1_ITLB TOTAL     ACCESS:      15145  HIT:      15144  MISS:          1
cpu1_ITLB LOAD      ACCESS:      15145  HIT:      15144  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu1_L1I TOTAL     ACCESS:       4931  HIT:       4897  MISS:         34
cpu1_L1I LOAD      ACCESS:       4931  HIT:       4897  MISS:         34
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 91.2353 cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB LOAD      ACCESS:         11  HIT:         10  MISS:          1
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207 cycles
cpu1_L1D TOTAL     ACCESS:      63343  HIT:      63329  MISS:         14
cpu1_L1D LOAD      ACCESS:      22778  HIT:      22766  MISS:         12
cpu1_L1D RFO       ACCESS:      40564  HIT:      40562  MISS:          2
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 116.357 cycles
cpu1_L2C TOTAL     ACCESS:         50  HIT:         25  MISS:         25
cpu1_L2C LOAD      ACCESS:         46  HIT:         23  MISS:         23
cpu1_L2C RFO       ACCESS:          2  HIT:          0  MISS:          2
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 168.04 cycles
LLC TOTAL     ACCESS:         25  HIT:          0  MISS:         25
LLC LOAD      ACCESS:         23  HIT:          0  MISS:         23
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 293.96 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          8  ROW_BUFFER_MISS:         42
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7813% MPKI: 0.0208027 Average ROB Occupancy at Mispredict: 170.381
Branch type MPKI
BRANCH_DIRECT_JUMP: 9.70589e-05
BRANCH_INDIRECT: 0.000194118
BRANCH_CONDITIONAL: 0.0204471
BRANCH_DIRECT_CALL: 3.2353e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 3.2353e-05


CPU 1 Branch Prediction Accuracy: 97.7938% MPKI: 0.0206201 Average ROB Occupancy at Mispredict: 168.302
Branch type MPKI
BRANCH_DIRECT_JUMP: 9.68081e-05
BRANCH_INDIRECT: 0.000193616
BRANCH_CONDITIONAL: 0.0202652
BRANCH_DIRECT_CALL: 3.22694e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 3.22694e-05

(Simulation time: 0 hr 3 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83007 instructions: 31111192 cycles: 17000000
cpu0_DTLB TOTAL     ACCESS:      35710  HIT:      35705  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19497  HIT:      19492  MISS:          5
cpu0_DTLB RFO       ACCESS:      16213  HIT:      16213  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5779  HIT:       5779  MISS:          0
cpu0_L1I LOAD      ACCESS:       5779  HIT:       5779  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67028  HIT:      67024  MISS:          4
cpu0_L1D LOAD      ACCESS:      24505  HIT:      24501  MISS:          4
cpu0_L1D RFO       ACCESS:      42523  HIT:      42523  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83474 instructions: 31190596 cycles: 17000000
cpu1_DTLB TOTAL     ACCESS:      34782  HIT:      34773  MISS:          9
cpu1_DTLB LOAD      ACCESS:      19881  HIT:      19872  MISS:          9
cpu1_DTLB RFO       ACCESS:      14901  HIT:      14901  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15663  HIT:      15663  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15663  HIT:      15663  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5347  HIT:       5347  MISS:          0
cpu1_L1I LOAD      ACCESS:       5347  HIT:       5347  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66256  HIT:      66254  MISS:          2
cpu1_L1D LOAD      ACCESS:      23790  HIT:      23788  MISS:          2
cpu1_L1D RFO       ACCESS:      42466  HIT:      42466  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83007 instructions: 31111192 cycles: 17000000
cpu0_DTLB TOTAL     ACCESS:      35710  HIT:      35705  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19497  HIT:      19492  MISS:          5
cpu0_DTLB RFO       ACCESS:      16213  HIT:      16213  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15625  HIT:      15625  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5779  HIT:       5779  MISS:          0
cpu0_L1I LOAD      ACCESS:       5779  HIT:       5779  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67028  HIT:      67024  MISS:          4
cpu0_L1D LOAD      ACCESS:      24505  HIT:      24501  MISS:          4
cpu0_L1D RFO       ACCESS:      42523  HIT:      42523  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83474 instructions: 31190596 cycles: 17000000
cpu1_DTLB TOTAL     ACCESS:      34782  HIT:      34773  MISS:          9
cpu1_DTLB LOAD      ACCESS:      19881  HIT:      19872  MISS:          9
cpu1_DTLB RFO       ACCESS:      14901  HIT:      14901  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.55556 cycles
cpu1_ITLB TOTAL     ACCESS:      15663  HIT:      15663  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15663  HIT:      15663  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5347  HIT:       5347  MISS:          0
cpu1_L1I LOAD      ACCESS:       5347  HIT:       5347  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66256  HIT:      66254  MISS:          2
cpu1_L1D LOAD      ACCESS:      23790  HIT:      23788  MISS:          2
cpu1_L1D RFO       ACCESS:      42466  HIT:      42466  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9454% MPKI: 0.0199283 Average ROB Occupancy at Mispredict: 175.092
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0199285
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9097% MPKI: 0.0202625 Average ROB Occupancy at Mispredict: 174.682
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0202625
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83107 instructions: 31311255 cycles: 17100000
cpu0_DTLB TOTAL     ACCESS:      35524  HIT:      35516  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19501  HIT:      19493  MISS:          8
cpu0_DTLB RFO       ACCESS:      16023  HIT:      16023  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16183  HIT:      16183  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16183  HIT:      16183  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4835  HIT:       4835  MISS:          0
cpu0_L1I LOAD      ACCESS:       4835  HIT:       4835  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66364  HIT:      66363  MISS:          1
cpu0_L1D LOAD      ACCESS:      24239  HIT:      24238  MISS:          1
cpu0_L1D RFO       ACCESS:      42125  HIT:      42125  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83593 instructions: 31394398 cycles: 17100000
cpu1_DTLB TOTAL     ACCESS:      34908  HIT:      34901  MISS:          7
cpu1_DTLB LOAD      ACCESS:      19922  HIT:      19915  MISS:          7
cpu1_DTLB RFO       ACCESS:      14986  HIT:      14986  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16223  HIT:      16223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16223  HIT:      16223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4599  HIT:       4599  MISS:          0
cpu1_L1I LOAD      ACCESS:       4599  HIT:       4599  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66729  HIT:      66728  MISS:          1
cpu1_L1D LOAD      ACCESS:      23868  HIT:      23867  MISS:          1
cpu1_L1D RFO       ACCESS:      42861  HIT:      42861  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83107 instructions: 31311255 cycles: 17100000
cpu0_DTLB TOTAL     ACCESS:      35524  HIT:      35516  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19501  HIT:      19493  MISS:          8
cpu0_DTLB RFO       ACCESS:      16023  HIT:      16023  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu0_ITLB TOTAL     ACCESS:      16183  HIT:      16183  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16183  HIT:      16183  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4835  HIT:       4835  MISS:          0
cpu0_L1I LOAD      ACCESS:       4835  HIT:       4835  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66364  HIT:      66363  MISS:          1
cpu0_L1D LOAD      ACCESS:      24239  HIT:      24238  MISS:          1
cpu0_L1D RFO       ACCESS:      42125  HIT:      42125  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83593 instructions: 31394398 cycles: 17100000
cpu1_DTLB TOTAL     ACCESS:      34908  HIT:      34901  MISS:          7
cpu1_DTLB LOAD      ACCESS:      19922  HIT:      19915  MISS:          7
cpu1_DTLB RFO       ACCESS:      14986  HIT:      14986  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.85714 cycles
cpu1_ITLB TOTAL     ACCESS:      16223  HIT:      16223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16223  HIT:      16223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4599  HIT:       4599  MISS:          0
cpu1_L1I LOAD      ACCESS:       4599  HIT:       4599  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66729  HIT:      66728  MISS:          1
cpu1_L1D LOAD      ACCESS:      23868  HIT:      23867  MISS:          1
cpu1_L1D RFO       ACCESS:      42861  HIT:      42861  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8843% MPKI: 0.0202161 Average ROB Occupancy at Mispredict: 181.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0202164
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9126% MPKI: 0.0201947 Average ROB Occupancy at Mispredict: 182.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0201947
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83199 instructions: 31510227 cycles: 17200000
cpu0_DTLB TOTAL     ACCESS:      35402  HIT:      35392  MISS:         10
cpu0_DTLB LOAD      ACCESS:      19629  HIT:      19619  MISS:         10
cpu0_DTLB RFO       ACCESS:      15773  HIT:      15773  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16706  HIT:      16706  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16706  HIT:      16706  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4006  HIT:       4006  MISS:          0
cpu0_L1I LOAD      ACCESS:       4006  HIT:       4006  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65416  HIT:      65410  MISS:          6
cpu0_L1D LOAD      ACCESS:      23905  HIT:      23899  MISS:          6
cpu0_L1D RFO       ACCESS:      41511  HIT:      41511  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.83687 instructions: 31594175 cycles: 17200000
cpu1_DTLB TOTAL     ACCESS:      34538  HIT:      34523  MISS:         15
cpu1_DTLB LOAD      ACCESS:      19765  HIT:      19750  MISS:         15
cpu1_DTLB RFO       ACCESS:      14773  HIT:      14773  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17022  HIT:      17022  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17022  HIT:      17022  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3514  HIT:       3514  MISS:          0
cpu1_L1I LOAD      ACCESS:       3514  HIT:       3514  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65086  HIT:      65079  MISS:          7
cpu1_L1D LOAD      ACCESS:      23393  HIT:      23386  MISS:          7
cpu1_L1D RFO       ACCESS:      41693  HIT:      41693  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83199 instructions: 31510227 cycles: 17200000
cpu0_DTLB TOTAL     ACCESS:      35402  HIT:      35392  MISS:         10
cpu0_DTLB LOAD      ACCESS:      19629  HIT:      19619  MISS:         10
cpu0_DTLB RFO       ACCESS:      15773  HIT:      15773  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.3 cycles
cpu0_ITLB TOTAL     ACCESS:      16706  HIT:      16706  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16706  HIT:      16706  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4006  HIT:       4006  MISS:          0
cpu0_L1I LOAD      ACCESS:       4006  HIT:       4006  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65416  HIT:      65410  MISS:          6
cpu0_L1D LOAD      ACCESS:      23905  HIT:      23899  MISS:          6
cpu0_L1D RFO       ACCESS:      41511  HIT:      41511  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83687 instructions: 31594175 cycles: 17200000
cpu1_DTLB TOTAL     ACCESS:      34538  HIT:      34523  MISS:         15
cpu1_DTLB LOAD      ACCESS:      19765  HIT:      19750  MISS:         15
cpu1_DTLB RFO       ACCESS:      14773  HIT:      14773  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.86667 cycles
cpu1_ITLB TOTAL     ACCESS:      17022  HIT:      17022  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17022  HIT:      17022  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3514  HIT:       3514  MISS:          0
cpu1_L1I LOAD      ACCESS:       3514  HIT:       3514  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65086  HIT:      65079  MISS:          7
cpu1_L1D LOAD      ACCESS:      23393  HIT:      23386  MISS:          7
cpu1_L1D RFO       ACCESS:      41693  HIT:      41693  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.2857 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.78% MPKI: 0.0210088 Average ROB Occupancy at Mispredict: 186.666
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0210091
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7499% MPKI: 0.0213014 Average ROB Occupancy at Mispredict: 191.672
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0213014
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83316 instructions: 31713737 cycles: 17300000
cpu0_DTLB TOTAL     ACCESS:      36224  HIT:      36210  MISS:         14
cpu0_DTLB LOAD      ACCESS:      20090  HIT:      20076  MISS:         14
cpu0_DTLB RFO       ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16824  HIT:      16824  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16824  HIT:      16824  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4467  HIT:       4467  MISS:          0
cpu0_L1I LOAD      ACCESS:       4467  HIT:       4467  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66932  HIT:      66925  MISS:          7
cpu0_L1D LOAD      ACCESS:      23924  HIT:      23917  MISS:          7
cpu0_L1D RFO       ACCESS:      43008  HIT:      43008  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83808 instructions: 31798841 cycles: 17300000
cpu1_DTLB TOTAL     ACCESS:      35254  HIT:      35248  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20045  HIT:      20039  MISS:          6
cpu1_DTLB RFO       ACCESS:      15209  HIT:      15209  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16886  HIT:      16886  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16886  HIT:      16886  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4056  HIT:       4056  MISS:          0
cpu1_L1I LOAD      ACCESS:       4056  HIT:       4056  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66909  HIT:      66903  MISS:          6
cpu1_L1D LOAD      ACCESS:      23607  HIT:      23601  MISS:          6
cpu1_L1D RFO       ACCESS:      43302  HIT:      43302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83316 instructions: 31713737 cycles: 17300000
cpu0_DTLB TOTAL     ACCESS:      36224  HIT:      36210  MISS:         14
cpu0_DTLB LOAD      ACCESS:      20090  HIT:      20076  MISS:         14
cpu0_DTLB RFO       ACCESS:      16134  HIT:      16134  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.28571 cycles
cpu0_ITLB TOTAL     ACCESS:      16824  HIT:      16824  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16824  HIT:      16824  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4467  HIT:       4467  MISS:          0
cpu0_L1I LOAD      ACCESS:       4467  HIT:       4467  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66932  HIT:      66925  MISS:          7
cpu0_L1D LOAD      ACCESS:      23924  HIT:      23917  MISS:          7
cpu0_L1D RFO       ACCESS:      43008  HIT:      43008  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.2857 cycles
cpu0_L2C TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83808 instructions: 31798841 cycles: 17300000
cpu1_DTLB TOTAL     ACCESS:      35254  HIT:      35248  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20045  HIT:      20039  MISS:          6
cpu1_DTLB RFO       ACCESS:      15209  HIT:      15209  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      16886  HIT:      16886  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16886  HIT:      16886  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4056  HIT:       4056  MISS:          0
cpu1_L1I LOAD      ACCESS:       4056  HIT:       4056  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66909  HIT:      66903  MISS:          6
cpu1_L1D LOAD      ACCESS:      23607  HIT:      23601  MISS:          6
cpu1_L1D RFO       ACCESS:      43302  HIT:      43302  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9317% MPKI: 0.0197388 Average ROB Occupancy at Mispredict: 194.222
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0197391
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.934% MPKI: 0.0197177 Average ROB Occupancy at Mispredict: 196.965
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0197177
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83423 instructions: 31915587 cycles: 17400000
cpu0_DTLB TOTAL     ACCESS:      35924  HIT:      35916  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19989  HIT:      19981  MISS:          8
cpu0_DTLB RFO       ACCESS:      15935  HIT:      15935  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17185  HIT:      17185  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17185  HIT:      17185  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3696  HIT:       3696  MISS:          0
cpu0_L1I LOAD      ACCESS:       3696  HIT:       3696  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66209  HIT:      66207  MISS:          2
cpu0_L1D LOAD      ACCESS:      23819  HIT:      23817  MISS:          2
cpu0_L1D RFO       ACCESS:      42390  HIT:      42390  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83927 instructions: 32003360 cycles: 17400000
cpu1_DTLB TOTAL     ACCESS:      35138  HIT:      35132  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20060  HIT:      20054  MISS:          6
cpu1_DTLB RFO       ACCESS:      15078  HIT:      15078  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17158  HIT:      17158  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17158  HIT:      17158  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3677  HIT:       3677  MISS:          0
cpu1_L1I LOAD      ACCESS:       3677  HIT:       3677  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66529  HIT:      66527  MISS:          2
cpu1_L1D LOAD      ACCESS:      23640  HIT:      23638  MISS:          2
cpu1_L1D RFO       ACCESS:      42889  HIT:      42889  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83423 instructions: 31915587 cycles: 17400000
cpu0_DTLB TOTAL     ACCESS:      35924  HIT:      35916  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19989  HIT:      19981  MISS:          8
cpu0_DTLB RFO       ACCESS:      15935  HIT:      15935  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu0_ITLB TOTAL     ACCESS:      17185  HIT:      17185  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17185  HIT:      17185  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3696  HIT:       3696  MISS:          0
cpu0_L1I LOAD      ACCESS:       3696  HIT:       3696  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66209  HIT:      66207  MISS:          2
cpu0_L1D LOAD      ACCESS:      23819  HIT:      23817  MISS:          2
cpu0_L1D RFO       ACCESS:      42390  HIT:      42390  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83927 instructions: 32003360 cycles: 17400000
cpu1_DTLB TOTAL     ACCESS:      35138  HIT:      35132  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20060  HIT:      20054  MISS:          6
cpu1_DTLB RFO       ACCESS:      15078  HIT:      15078  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      17158  HIT:      17158  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17158  HIT:      17158  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3677  HIT:       3677  MISS:          0
cpu1_L1I LOAD      ACCESS:       3677  HIT:       3677  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66529  HIT:      66527  MISS:          2
cpu1_L1D LOAD      ACCESS:      23640  HIT:      23638  MISS:          2
cpu1_L1D RFO       ACCESS:      42889  HIT:      42889  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8811% MPKI: 0.0199586 Average ROB Occupancy at Mispredict: 197.892
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0199589
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9331% MPKI: 0.0196854 Average ROB Occupancy at Mispredict: 200.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0196854
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83535 instructions: 32118672 cycles: 17500000
cpu0_DTLB TOTAL     ACCESS:      36053  HIT:      36044  MISS:          9
cpu0_DTLB LOAD      ACCESS:      20086  HIT:      20077  MISS:          9
cpu0_DTLB RFO       ACCESS:      15967  HIT:      15967  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16955  HIT:      16955  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16955  HIT:      16955  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4204  HIT:       4204  MISS:          0
cpu0_L1I LOAD      ACCESS:       4204  HIT:       4204  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66497  HIT:      66488  MISS:          9
cpu0_L1D LOAD      ACCESS:      23889  HIT:      23880  MISS:          9
cpu0_L1D RFO       ACCESS:      42608  HIT:      42608  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.83973 instructions: 32195222 cycles: 17500000
cpu1_DTLB TOTAL     ACCESS:      33272  HIT:      33231  MISS:         41
cpu1_DTLB LOAD      ACCESS:      19085  HIT:      19045  MISS:         40
cpu1_DTLB RFO       ACCESS:      14187  HIT:      14186  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16104  HIT:      16102  MISS:          2
cpu1_ITLB LOAD      ACCESS:      16104  HIT:      16102  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3890  HIT:       3871  MISS:         19
cpu1_L1I LOAD      ACCESS:       3890  HIT:       3871  MISS:         19
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB LOAD      ACCESS:         42  HIT:         42  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62526  HIT:      62495  MISS:         31
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22474  MISS:         31
cpu1_L1D RFO       ACCESS:      40021  HIT:      40021  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         53  HIT:         37  MISS:         16
cpu1_L2C LOAD      ACCESS:         50  HIT:         34  MISS:         16
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
LLC TOTAL     ACCESS:         16  HIT:          0  MISS:         16
LLC LOAD      ACCESS:         16  HIT:          0  MISS:         16
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83535 instructions: 32118672 cycles: 17500000
cpu0_DTLB TOTAL     ACCESS:      36053  HIT:      36044  MISS:          9
cpu0_DTLB LOAD      ACCESS:      20086  HIT:      20077  MISS:          9
cpu0_DTLB RFO       ACCESS:      15967  HIT:      15967  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:      16955  HIT:      16955  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16955  HIT:      16955  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4204  HIT:       4204  MISS:          0
cpu0_L1I LOAD      ACCESS:       4204  HIT:       4204  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66497  HIT:      66488  MISS:          9
cpu0_L1D LOAD      ACCESS:      23889  HIT:      23880  MISS:          9
cpu0_L1D RFO       ACCESS:      42608  HIT:      42608  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83973 instructions: 32195222 cycles: 17500000
cpu1_DTLB TOTAL     ACCESS:      33272  HIT:      33231  MISS:         41
cpu1_DTLB LOAD      ACCESS:      19085  HIT:      19045  MISS:         40
cpu1_DTLB RFO       ACCESS:      14187  HIT:      14186  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92683 cycles
cpu1_ITLB TOTAL     ACCESS:      16104  HIT:      16102  MISS:          2
cpu1_ITLB LOAD      ACCESS:      16104  HIT:      16102  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       3890  HIT:       3871  MISS:         19
cpu1_L1I LOAD      ACCESS:       3890  HIT:       3871  MISS:         19
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4211 cycles
cpu1_STLB TOTAL     ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB LOAD      ACCESS:         42  HIT:         42  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62526  HIT:      62495  MISS:         31
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22474  MISS:         31
cpu1_L1D RFO       ACCESS:      40021  HIT:      40021  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 105.645 cycles
cpu1_L2C TOTAL     ACCESS:         53  HIT:         37  MISS:         16
cpu1_L2C LOAD      ACCESS:         50  HIT:         34  MISS:         16
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183.625 cycles
LLC TOTAL     ACCESS:         16  HIT:          0  MISS:         16
LLC LOAD      ACCESS:         16  HIT:          0  MISS:         16
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162.312 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         16
 DBUS AVG_CONGESTED_CYCLE:    3.80311
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9496% MPKI: 0.0193343 Average ROB Occupancy at Mispredict: 197.549
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0193345
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7792% MPKI: 0.0199719 Average ROB Occupancy at Mispredict: 187.488
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0199719
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83344 instructions: 32268526 cycles: 17600000
cpu0_DTLB TOTAL     ACCESS:      24311  HIT:      24159  MISS:        152
cpu0_DTLB LOAD      ACCESS:      16157  HIT:      16013  MISS:        144
cpu0_DTLB RFO       ACCESS:       8154  HIT:       8146  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13040  HIT:      13034  MISS:          6
cpu0_ITLB LOAD      ACCESS:      13040  HIT:      13034  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4635  HIT:       4588  MISS:         47
cpu0_L1I LOAD      ACCESS:       4635  HIT:       4588  MISS:         47
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        158  HIT:        155  MISS:          3
cpu0_STLB LOAD      ACCESS:        150  HIT:        148  MISS:          2
cpu0_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      36349  HIT:      36238  MISS:        111
cpu0_L1D LOAD      ACCESS:      16255  HIT:      16153  MISS:        102
cpu0_L1D RFO       ACCESS:      20091  HIT:      20083  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        172  HIT:         94  MISS:         78
cpu0_L2C LOAD      ACCESS:        149  HIT:         79  MISS:         70
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
LLC TOTAL     ACCESS:         78  HIT:          0  MISS:         78
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.837 instructions: 32331215 cycles: 17600000
cpu1_DTLB TOTAL     ACCESS:      19865  HIT:      19686  MISS:        179
cpu1_DTLB LOAD      ACCESS:      16083  HIT:      15912  MISS:        171
cpu1_DTLB RFO       ACCESS:       3782  HIT:       3774  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10759  HIT:      10755  MISS:          4
cpu1_ITLB LOAD      ACCESS:      10759  HIT:      10755  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5362  MISS:         31
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5362  MISS:         31
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        183  HIT:        178  MISS:          5
cpu1_STLB LOAD      ACCESS:        175  HIT:        171  MISS:          4
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      20366  HIT:      20239  MISS:        127
cpu1_L1D LOAD      ACCESS:      12826  HIT:      12708  MISS:        118
cpu1_L1D RFO       ACCESS:       7535  HIT:       7527  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        177  HIT:        103  MISS:         74
cpu1_L2C LOAD      ACCESS:        149  HIT:         83  MISS:         66
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         66  HIT:          0  MISS:         66
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83344 instructions: 32268526 cycles: 17600000
cpu0_DTLB TOTAL     ACCESS:      24311  HIT:      24159  MISS:        152
cpu0_DTLB LOAD      ACCESS:      16157  HIT:      16013  MISS:        144
cpu0_DTLB RFO       ACCESS:       8154  HIT:       8146  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.8026 cycles
cpu0_ITLB TOTAL     ACCESS:      13040  HIT:      13034  MISS:          6
cpu0_ITLB LOAD      ACCESS:      13040  HIT:      13034  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_L1I TOTAL     ACCESS:       4635  HIT:       4588  MISS:         47
cpu0_L1I LOAD      ACCESS:       4635  HIT:       4588  MISS:         47
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4681 cycles
cpu0_STLB TOTAL     ACCESS:        158  HIT:        155  MISS:          3
cpu0_STLB LOAD      ACCESS:        150  HIT:        148  MISS:          2
cpu0_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 212.333 cycles
cpu0_L1D TOTAL     ACCESS:      36349  HIT:      36238  MISS:        111
cpu0_L1D LOAD      ACCESS:      16255  HIT:      16153  MISS:        102
cpu0_L1D RFO       ACCESS:      20091  HIT:      20083  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          2  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 136.64 cycles
cpu0_L2C TOTAL     ACCESS:        172  HIT:         94  MISS:         78
cpu0_L2C LOAD      ACCESS:        149  HIT:         79  MISS:         70
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         14  HIT:         14  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 178.308 cycles
LLC TOTAL     ACCESS:         78  HIT:          0  MISS:         78
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 306.397 cycles

CPU 1 cumulative IPC: 1.837 instructions: 32331215 cycles: 17600000
cpu1_DTLB TOTAL     ACCESS:      19865  HIT:      19686  MISS:        179
cpu1_DTLB LOAD      ACCESS:      16083  HIT:      15912  MISS:        171
cpu1_DTLB RFO       ACCESS:       3782  HIT:       3774  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.8994 cycles
cpu1_ITLB TOTAL     ACCESS:      10759  HIT:      10755  MISS:          4
cpu1_ITLB LOAD      ACCESS:      10759  HIT:      10755  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       5393  HIT:       5362  MISS:         31
cpu1_L1I LOAD      ACCESS:       5393  HIT:       5362  MISS:         31
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5161 cycles
cpu1_STLB TOTAL     ACCESS:        183  HIT:        178  MISS:          5
cpu1_STLB LOAD      ACCESS:        175  HIT:        171  MISS:          4
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 210 cycles
cpu1_L1D TOTAL     ACCESS:      20366  HIT:      20239  MISS:        127
cpu1_L1D LOAD      ACCESS:      12826  HIT:      12708  MISS:        118
cpu1_L1D RFO       ACCESS:       7535  HIT:       7527  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          4  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 114.953 cycles
cpu1_L2C TOTAL     ACCESS:        177  HIT:        103  MISS:         74
cpu1_L2C LOAD      ACCESS:        149  HIT:         83  MISS:         66
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         19  HIT:         19  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.5 cycles
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         66  HIT:          0  MISS:         66
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 322.959 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        141
 DBUS AVG_CONGESTED_CYCLE:    3.80959
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8737% MPKI: 0.0232422 Average ROB Occupancy at Mispredict: 109.732
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0232115
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3.09899e-05
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.3646% MPKI: 0.0222695 Average ROB Occupancy at Mispredict: 78.4722
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0222386
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 3.09299e-05
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83038 instructions: 32397700 cycles: 17700000
cpu0_DTLB TOTAL     ACCESS:      18703  HIT:      18484  MISS:        219
cpu0_DTLB LOAD      ACCESS:      15123  HIT:      14930  MISS:        193
cpu0_DTLB RFO       ACCESS:       3580  HIT:       3554  MISS:         26
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10518  HIT:      10518  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10518  HIT:      10518  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5456  HIT:       5449  MISS:          7
cpu0_L1I LOAD      ACCESS:       5456  HIT:       5449  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        219  HIT:        210  MISS:          9
cpu0_STLB LOAD      ACCESS:        193  HIT:        184  MISS:          9
cpu0_STLB RFO       ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      19971  HIT:      19856  MISS:        115
cpu0_L1D LOAD      ACCESS:      12796  HIT:      12689  MISS:        107
cpu0_L1D RFO       ACCESS:       7166  HIT:       7158  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        137  HIT:         57  MISS:         80
cpu0_L2C LOAD      ACCESS:        114  HIT:         42  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83356 instructions: 32454033 cycles: 17700000
cpu1_DTLB TOTAL     ACCESS:      18455  HIT:      18229  MISS:        226
cpu1_DTLB LOAD      ACCESS:      14918  HIT:      14729  MISS:        189
cpu1_DTLB RFO       ACCESS:       3537  HIT:       3500  MISS:         37
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11191  HIT:      11191  MISS:          0
cpu1_ITLB LOAD      ACCESS:      11191  HIT:      11191  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5652  HIT:       5648  MISS:          4
cpu1_L1I LOAD      ACCESS:       5652  HIT:       5648  MISS:          4
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        226  HIT:        219  MISS:          7
cpu1_STLB LOAD      ACCESS:        189  HIT:        182  MISS:          7
cpu1_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      19746  HIT:      19664  MISS:         82
cpu1_L1D LOAD      ACCESS:      12858  HIT:      12784  MISS:         74
cpu1_L1D RFO       ACCESS:       6881  HIT:       6873  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         96  HIT:         28  MISS:         68
cpu1_L2C LOAD      ACCESS:         78  HIT:         18  MISS:         60
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83038 instructions: 32397700 cycles: 17700000
cpu0_DTLB TOTAL     ACCESS:      18703  HIT:      18484  MISS:        219
cpu0_DTLB LOAD      ACCESS:      15123  HIT:      14930  MISS:        193
cpu0_DTLB RFO       ACCESS:       3580  HIT:       3554  MISS:         26
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.2374 cycles
cpu0_ITLB TOTAL     ACCESS:      10518  HIT:      10518  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10518  HIT:      10518  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5456  HIT:       5449  MISS:          7
cpu0_L1I LOAD      ACCESS:       5456  HIT:       5449  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.5714 cycles
cpu0_STLB TOTAL     ACCESS:        219  HIT:        210  MISS:          9
cpu0_STLB LOAD      ACCESS:        193  HIT:        184  MISS:          9
cpu0_STLB RFO       ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      19971  HIT:      19856  MISS:        115
cpu0_L1D LOAD      ACCESS:      12796  HIT:      12689  MISS:        107
cpu0_L1D RFO       ACCESS:       7166  HIT:       7158  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 135.878 cycles
cpu0_L2C TOTAL     ACCESS:        137  HIT:         57  MISS:         80
cpu0_L2C LOAD      ACCESS:        114  HIT:         42  MISS:         72
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 179.2 cycles
LLC TOTAL     ACCESS:         80  HIT:          0  MISS:         80
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 291.663 cycles

CPU 1 cumulative IPC: 1.83356 instructions: 32454033 cycles: 17700000
cpu1_DTLB TOTAL     ACCESS:      18455  HIT:      18229  MISS:        226
cpu1_DTLB LOAD      ACCESS:      14918  HIT:      14729  MISS:        189
cpu1_DTLB RFO       ACCESS:       3537  HIT:       3500  MISS:         37
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 15.4159 cycles
cpu1_ITLB TOTAL     ACCESS:      11191  HIT:      11191  MISS:          0
cpu1_ITLB LOAD      ACCESS:      11191  HIT:      11191  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5652  HIT:       5648  MISS:          4
cpu1_L1I LOAD      ACCESS:       5652  HIT:       5648  MISS:          4
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5 cycles
cpu1_STLB TOTAL     ACCESS:        226  HIT:        219  MISS:          7
cpu1_STLB LOAD      ACCESS:        189  HIT:        182  MISS:          7
cpu1_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.429 cycles
cpu1_L1D TOTAL     ACCESS:      19746  HIT:      19664  MISS:         82
cpu1_L1D LOAD      ACCESS:      12858  HIT:      12784  MISS:         74
cpu1_L1D RFO       ACCESS:       6881  HIT:       6873  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 159.207 cycles
cpu1_L2C TOTAL     ACCESS:         96  HIT:         28  MISS:         68
cpu1_L2C LOAD      ACCESS:         78  HIT:         18  MISS:         60
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.426 cycles
LLC TOTAL     ACCESS:         68  HIT:          0  MISS:         68
LLC LOAD      ACCESS:         60  HIT:          0  MISS:         60
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 343.132 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         16  ROW_BUFFER_MISS:        131
 DBUS AVG_CONGESTED_CYCLE:    3.81255
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6144% MPKI: 0.0308351 Average ROB Occupancy at Mispredict: 57.1201
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0308355
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.3891% MPKI: 0.0443396 Average ROB Occupancy at Mispredict: 44.0354
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0443396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 34 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82722 instructions: 32524474 cycles: 17800000
cpu0_DTLB TOTAL     ACCESS:      20919  HIT:      20744  MISS:        175
cpu0_DTLB LOAD      ACCESS:      15026  HIT:      14870  MISS:        156
cpu0_DTLB RFO       ACCESS:       5893  HIT:       5874  MISS:         19
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10342  HIT:      10341  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10342  HIT:      10341  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6719  HIT:       6704  MISS:         15
cpu0_L1I LOAD      ACCESS:       6719  HIT:       6704  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        176  HIT:        165  MISS:         11
cpu0_STLB LOAD      ACCESS:        157  HIT:        147  MISS:         10
cpu0_STLB RFO       ACCESS:         19  HIT:         18  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      28813  HIT:      28721  MISS:         92
cpu0_L1D LOAD      ACCESS:      14529  HIT:      14448  MISS:         81
cpu0_L1D RFO       ACCESS:      14273  HIT:      14263  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        120  HIT:         49  MISS:         71
cpu0_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83138 instructions: 32598647 cycles: 17800000
cpu1_DTLB TOTAL     ACCESS:      25811  HIT:      25686  MISS:        125
cpu1_DTLB LOAD      ACCESS:      15796  HIT:      15680  MISS:        116
cpu1_DTLB RFO       ACCESS:      10015  HIT:      10006  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9057  HIT:       9056  MISS:          1
cpu1_ITLB LOAD      ACCESS:       9057  HIT:       9056  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       9345  HIT:       9324  MISS:         21
cpu1_L1I LOAD      ACCESS:       9345  HIT:       9324  MISS:         21
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        126  HIT:        115  MISS:         11
cpu1_STLB LOAD      ACCESS:        117  HIT:        107  MISS:         10
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      46026  HIT:      45938  MISS:         88
cpu1_L1D LOAD      ACCESS:      17642  HIT:      17565  MISS:         77
cpu1_L1D RFO       ACCESS:      28373  HIT:      28363  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        121  HIT:         47  MISS:         74
cpu1_L2C LOAD      ACCESS:         98  HIT:         33  MISS:         65
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         65  HIT:          0  MISS:         65
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82722 instructions: 32524474 cycles: 17800000
cpu0_DTLB TOTAL     ACCESS:      20919  HIT:      20744  MISS:        175
cpu0_DTLB LOAD      ACCESS:      15026  HIT:      14870  MISS:        156
cpu0_DTLB RFO       ACCESS:       5893  HIT:       5874  MISS:         19
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.8114 cycles
cpu0_ITLB TOTAL     ACCESS:      10342  HIT:      10341  MISS:          1
cpu0_ITLB LOAD      ACCESS:      10342  HIT:      10341  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       6719  HIT:       6704  MISS:         15
cpu0_L1I LOAD      ACCESS:       6719  HIT:       6704  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6 cycles
cpu0_STLB TOTAL     ACCESS:        176  HIT:        165  MISS:         11
cpu0_STLB LOAD      ACCESS:        157  HIT:        147  MISS:         10
cpu0_STLB RFO       ACCESS:         19  HIT:         18  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 193.909 cycles
cpu0_L1D TOTAL     ACCESS:      28813  HIT:      28721  MISS:         92
cpu0_L1D LOAD      ACCESS:      14529  HIT:      14448  MISS:         81
cpu0_L1D RFO       ACCESS:      14273  HIT:      14263  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         11  HIT:         10  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 151.87 cycles
cpu0_L2C TOTAL     ACCESS:        120  HIT:         49  MISS:         71
cpu0_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         13  HIT:         13  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 182.07 cycles
LLC TOTAL     ACCESS:         71  HIT:          0  MISS:         71
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 329.042 cycles

CPU 1 cumulative IPC: 1.83138 instructions: 32598647 cycles: 17800000
cpu1_DTLB TOTAL     ACCESS:      25811  HIT:      25686  MISS:        125
cpu1_DTLB LOAD      ACCESS:      15796  HIT:      15680  MISS:        116
cpu1_DTLB RFO       ACCESS:      10015  HIT:      10006  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 26.032 cycles
cpu1_ITLB TOTAL     ACCESS:       9057  HIT:       9056  MISS:          1
cpu1_ITLB LOAD      ACCESS:       9057  HIT:       9056  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu1_L1I TOTAL     ACCESS:       9345  HIT:       9324  MISS:         21
cpu1_L1I LOAD      ACCESS:       9345  HIT:       9324  MISS:         21
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 36.7619 cycles
cpu1_STLB TOTAL     ACCESS:        126  HIT:        115  MISS:         11
cpu1_STLB LOAD      ACCESS:        117  HIT:        107  MISS:         10
cpu1_STLB RFO       ACCESS:          9  HIT:          8  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 193.091 cycles
cpu1_L1D TOTAL     ACCESS:      46026  HIT:      45938  MISS:         88
cpu1_L1D LOAD      ACCESS:      17642  HIT:      17565  MISS:         77
cpu1_L1D RFO       ACCESS:      28373  HIT:      28363  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         11  HIT:         10  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 158.477 cycles
cpu1_L2C TOTAL     ACCESS:        121  HIT:         47  MISS:         74
cpu1_L2C LOAD      ACCESS:         98  HIT:         33  MISS:         65
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 182.554 cycles
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         65  HIT:          0  MISS:         65
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 315.703 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        133
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 96.301% MPKI: 0.0373868 Average ROB Occupancy at Mispredict: 54.0789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 3.07461e-05
BRANCH_CONDITIONAL: 0.0373565
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.749% MPKI: 0.0234979 Average ROB Occupancy at Mispredict: 99.7963
Branch type MPKI
BRANCH_DIRECT_JUMP: 3.06761e-05
BRANCH_INDIRECT: 9.20284e-05
BRANCH_CONDITIONAL: 0.0233752
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82733 instructions: 32709291 cycles: 17900000
cpu0_DTLB TOTAL     ACCESS:      34311  HIT:      34295  MISS:         16
cpu0_DTLB LOAD      ACCESS:      19309  HIT:      19295  MISS:         14
cpu0_DTLB RFO       ACCESS:      15002  HIT:      15000  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9868  HIT:       9868  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9868  HIT:       9868  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12434  HIT:      12428  MISS:          6
cpu0_L1I LOAD      ACCESS:      12434  HIT:      12428  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65343  HIT:      65341  MISS:          2
cpu0_L1D LOAD      ACCESS:      22500  HIT:      22498  MISS:          2
cpu0_L1D RFO       ACCESS:      42843  HIT:      42843  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          8  HIT:          5  MISS:          3
cpu0_L2C LOAD      ACCESS:          8  HIT:          5  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83157 instructions: 32785073 cycles: 17900000
cpu1_DTLB TOTAL     ACCESS:      33274  HIT:      33262  MISS:         12
cpu1_DTLB LOAD      ACCESS:      18822  HIT:      18811  MISS:         11
cpu1_DTLB RFO       ACCESS:      14452  HIT:      14451  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12390  HIT:      12390  MISS:          0
cpu1_L1I LOAD      ACCESS:      12390  HIT:      12390  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65778  HIT:      65777  MISS:          1
cpu1_L1D LOAD      ACCESS:      22569  HIT:      22568  MISS:          1
cpu1_L1D RFO       ACCESS:      43209  HIT:      43209  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82733 instructions: 32709291 cycles: 17900000
cpu0_DTLB TOTAL     ACCESS:      34311  HIT:      34295  MISS:         16
cpu0_DTLB LOAD      ACCESS:      19309  HIT:      19295  MISS:         14
cpu0_DTLB RFO       ACCESS:      15002  HIT:      15000  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4375 cycles
cpu0_ITLB TOTAL     ACCESS:       9868  HIT:       9868  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9868  HIT:       9868  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12434  HIT:      12428  MISS:          6
cpu0_L1I LOAD      ACCESS:      12434  HIT:      12428  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 102.667 cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65343  HIT:      65341  MISS:          2
cpu0_L1D LOAD      ACCESS:      22500  HIT:      22498  MISS:          2
cpu0_L1D RFO       ACCESS:      42843  HIT:      42843  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          8  HIT:          5  MISS:          3
cpu0_L2C LOAD      ACCESS:          8  HIT:          5  MISS:          3
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.83157 instructions: 32785073 cycles: 17900000
cpu1_DTLB TOTAL     ACCESS:      33274  HIT:      33262  MISS:         12
cpu1_DTLB LOAD      ACCESS:      18822  HIT:      18811  MISS:         11
cpu1_DTLB RFO       ACCESS:      14452  HIT:      14451  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12390  HIT:      12390  MISS:          0
cpu1_L1I LOAD      ACCESS:      12390  HIT:      12390  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65778  HIT:      65777  MISS:          1
cpu1_L1D LOAD      ACCESS:      22569  HIT:      22568  MISS:          1
cpu1_L1D RFO       ACCESS:      43209  HIT:      43209  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5007% MPKI: 0.0171509 Average ROB Occupancy at Mispredict: 173.947
Branch type MPKI
BRANCH_DIRECT_JUMP: 3.05724e-05
BRANCH_INDIRECT: 6.11447e-05
BRANCH_CONDITIONAL: 0.0170594
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5422% MPKI: 0.0169894 Average ROB Occupancy at Mispredict: 174.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0169894
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 36 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82756 instructions: 32896052 cycles: 18000000
cpu0_DTLB TOTAL     ACCESS:      34585  HIT:      34573  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19429  HIT:      19418  MISS:         11
cpu0_DTLB RFO       ACCESS:      15156  HIT:      15155  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9932  HIT:       9932  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9932  HIT:       9932  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12530  HIT:      12530  MISS:          0
cpu0_L1I LOAD      ACCESS:      12530  HIT:      12530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65911  HIT:      65910  MISS:          1
cpu0_L1D LOAD      ACCESS:      22631  HIT:      22630  MISS:          1
cpu0_L1D RFO       ACCESS:      43280  HIT:      43280  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83191 instructions: 32974340 cycles: 18000000
cpu1_DTLB TOTAL     ACCESS:      33501  HIT:      33501  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18886  HIT:      18886  MISS:          0
cpu1_DTLB RFO       ACCESS:      14615  HIT:      14615  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I LOAD      ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66683  HIT:      66683  MISS:          0
cpu1_L1D LOAD      ACCESS:      22766  HIT:      22766  MISS:          0
cpu1_L1D RFO       ACCESS:      43917  HIT:      43917  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82756 instructions: 32896052 cycles: 18000000
cpu0_DTLB TOTAL     ACCESS:      34585  HIT:      34573  MISS:         12
cpu0_DTLB LOAD      ACCESS:      19429  HIT:      19418  MISS:         11
cpu0_DTLB RFO       ACCESS:      15156  HIT:      15155  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu0_ITLB TOTAL     ACCESS:       9932  HIT:       9932  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9932  HIT:       9932  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12530  HIT:      12530  MISS:          0
cpu0_L1I LOAD      ACCESS:      12530  HIT:      12530  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65911  HIT:      65910  MISS:          1
cpu0_L1D LOAD      ACCESS:      22631  HIT:      22630  MISS:          1
cpu0_L1D RFO       ACCESS:      43280  HIT:      43280  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83191 instructions: 32974340 cycles: 18000000
cpu1_DTLB TOTAL     ACCESS:      33501  HIT:      33501  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18886  HIT:      18886  MISS:          0
cpu1_DTLB RFO       ACCESS:      14615  HIT:      14615  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I LOAD      ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66683  HIT:      66683  MISS:          0
cpu1_L1D LOAD      ACCESS:      22766  HIT:      22766  MISS:          0
cpu1_L1D RFO       ACCESS:      43917  HIT:      43917  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5365% MPKI: 0.0169927 Average ROB Occupancy at Mispredict: 176.236
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 3.03988e-05
BRANCH_CONDITIONAL: 0.0169625
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5899% MPKI: 0.01671 Average ROB Occupancy at Mispredict: 178.078
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 3.03266e-05
BRANCH_CONDITIONAL: 0.0166796
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 37 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82791 instructions: 33085199 cycles: 18100000
cpu0_DTLB TOTAL     ACCESS:      34758  HIT:      34758  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19461  HIT:      19461  MISS:          0
cpu0_DTLB RFO       ACCESS:      15297  HIT:      15297  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10012  HIT:      10012  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10012  HIT:      10012  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12641  HIT:      12641  MISS:          0
cpu0_L1I LOAD      ACCESS:      12641  HIT:      12641  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66776  HIT:      66776  MISS:          0
cpu0_L1D LOAD      ACCESS:      22958  HIT:      22958  MISS:          0
cpu0_L1D RFO       ACCESS:      43818  HIT:      43818  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83227 instructions: 33164147 cycles: 18100000
cpu1_DTLB TOTAL     ACCESS:      33570  HIT:      33570  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18942  HIT:      18942  MISS:          0
cpu1_DTLB RFO       ACCESS:      14628  HIT:      14628  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10195  HIT:      10195  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10195  HIT:      10195  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12427  HIT:      12427  MISS:          0
cpu1_L1I LOAD      ACCESS:      12427  HIT:      12427  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66854  HIT:      66854  MISS:          0
cpu1_L1D LOAD      ACCESS:      22882  HIT:      22882  MISS:          0
cpu1_L1D RFO       ACCESS:      43972  HIT:      43972  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82791 instructions: 33085199 cycles: 18100000
cpu0_DTLB TOTAL     ACCESS:      34758  HIT:      34758  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19461  HIT:      19461  MISS:          0
cpu0_DTLB RFO       ACCESS:      15297  HIT:      15297  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10012  HIT:      10012  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10012  HIT:      10012  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12641  HIT:      12641  MISS:          0
cpu0_L1I LOAD      ACCESS:      12641  HIT:      12641  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66776  HIT:      66776  MISS:          0
cpu0_L1D LOAD      ACCESS:      22958  HIT:      22958  MISS:          0
cpu0_L1D RFO       ACCESS:      43818  HIT:      43818  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83227 instructions: 33164147 cycles: 18100000
cpu1_DTLB TOTAL     ACCESS:      33570  HIT:      33570  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18942  HIT:      18942  MISS:          0
cpu1_DTLB RFO       ACCESS:      14628  HIT:      14628  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10195  HIT:      10195  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10195  HIT:      10195  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12427  HIT:      12427  MISS:          0
cpu1_L1I LOAD      ACCESS:      12427  HIT:      12427  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66854  HIT:      66854  MISS:          0
cpu1_L1D LOAD      ACCESS:      22882  HIT:      22882  MISS:          0
cpu1_L1D RFO       ACCESS:      43972  HIT:      43972  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5692% MPKI: 0.0168351 Average ROB Occupancy at Mispredict: 177.803
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0168353
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5773% MPKI: 0.0167952 Average ROB Occupancy at Mispredict: 176.388
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0167952
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 38 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82825 instructions: 33274154 cycles: 18200000
cpu0_DTLB TOTAL     ACCESS:      34859  HIT:      34859  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19557  HIT:      19557  MISS:          0
cpu0_DTLB RFO       ACCESS:      15302  HIT:      15302  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10018  HIT:      10018  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10018  HIT:      10018  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66658  HIT:      66658  MISS:          0
cpu0_L1D LOAD      ACCESS:      22844  HIT:      22844  MISS:          0
cpu0_L1D RFO       ACCESS:      43814  HIT:      43814  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83255 instructions: 33352489 cycles: 18200000
cpu1_DTLB TOTAL     ACCESS:      33436  HIT:      33431  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18901  HIT:      18897  MISS:          4
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14534  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1I LOAD      ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66410  HIT:      66410  MISS:          0
cpu1_L1D LOAD      ACCESS:      22789  HIT:      22789  MISS:          0
cpu1_L1D RFO       ACCESS:      43621  HIT:      43621  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82825 instructions: 33274154 cycles: 18200000
cpu0_DTLB TOTAL     ACCESS:      34859  HIT:      34859  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19557  HIT:      19557  MISS:          0
cpu0_DTLB RFO       ACCESS:      15302  HIT:      15302  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10018  HIT:      10018  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10018  HIT:      10018  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66658  HIT:      66658  MISS:          0
cpu0_L1D LOAD      ACCESS:      22844  HIT:      22844  MISS:          0
cpu0_L1D RFO       ACCESS:      43814  HIT:      43814  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83255 instructions: 33352489 cycles: 18200000
cpu1_DTLB TOTAL     ACCESS:      33436  HIT:      33431  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18901  HIT:      18897  MISS:          4
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14534  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1I LOAD      ACCESS:      12430  HIT:      12430  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66410  HIT:      66410  MISS:          0
cpu1_L1D LOAD      ACCESS:      22789  HIT:      22789  MISS:          0
cpu1_L1D RFO       ACCESS:      43621  HIT:      43621  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6025% MPKI: 0.016469 Average ROB Occupancy at Mispredict: 181.104
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0164692
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5552% MPKI: 0.0167604 Average ROB Occupancy at Mispredict: 175.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0167604
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82856 instructions: 33462614 cycles: 18300000
cpu0_DTLB TOTAL     ACCESS:      34798  HIT:      34793  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19547  HIT:      19543  MISS:          4
cpu0_DTLB RFO       ACCESS:      15251  HIT:      15250  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12612  HIT:      12612  MISS:          0
cpu0_L1I LOAD      ACCESS:      12612  HIT:      12612  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66502  HIT:      66502  MISS:          0
cpu0_L1D LOAD      ACCESS:      22853  HIT:      22853  MISS:          0
cpu0_L1D RFO       ACCESS:      43649  HIT:      43649  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8329 instructions: 33542109 cycles: 18300000
cpu1_DTLB TOTAL     ACCESS:      33548  HIT:      33548  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18927  HIT:      18927  MISS:          0
cpu1_DTLB RFO       ACCESS:      14621  HIT:      14621  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10213  HIT:      10213  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10213  HIT:      10213  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I LOAD      ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66768  HIT:      66767  MISS:          1
cpu1_L1D LOAD      ACCESS:      22827  HIT:      22826  MISS:          1
cpu1_L1D RFO       ACCESS:      43941  HIT:      43941  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82856 instructions: 33462614 cycles: 18300000
cpu0_DTLB TOTAL     ACCESS:      34798  HIT:      34793  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19547  HIT:      19543  MISS:          4
cpu0_DTLB RFO       ACCESS:      15251  HIT:      15250  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12612  HIT:      12612  MISS:          0
cpu0_L1I LOAD      ACCESS:      12612  HIT:      12612  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66502  HIT:      66502  MISS:          0
cpu0_L1D LOAD      ACCESS:      22853  HIT:      22853  MISS:          0
cpu0_L1D RFO       ACCESS:      43649  HIT:      43649  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8329 instructions: 33542109 cycles: 18300000
cpu1_DTLB TOTAL     ACCESS:      33548  HIT:      33548  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18927  HIT:      18927  MISS:          0
cpu1_DTLB RFO       ACCESS:      14621  HIT:      14621  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10213  HIT:      10213  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10213  HIT:      10213  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I LOAD      ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66768  HIT:      66767  MISS:          1
cpu1_L1D LOAD      ACCESS:      22827  HIT:      22826  MISS:          1
cpu1_L1D RFO       ACCESS:      43941  HIT:      43941  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 194 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5641% MPKI: 0.0166452 Average ROB Occupancy at Mispredict: 178.106
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0166454
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5885% MPKI: 0.0164867 Average ROB Occupancy at Mispredict: 178.201
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.98133e-05
BRANCH_CONDITIONAL: 0.0164569
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82888 instructions: 33651355 cycles: 18400000
cpu0_DTLB TOTAL     ACCESS:      34720  HIT:      34720  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19439  HIT:      19439  MISS:          0
cpu0_DTLB RFO       ACCESS:      15281  HIT:      15281  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12594  HIT:      12594  MISS:          0
cpu0_L1I LOAD      ACCESS:      12594  HIT:      12594  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66526  HIT:      66525  MISS:          1
cpu0_L1D LOAD      ACCESS:      22751  HIT:      22750  MISS:          1
cpu0_L1D RFO       ACCESS:      43775  HIT:      43775  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83323 instructions: 33731473 cycles: 18400000
cpu1_DTLB TOTAL     ACCESS:      33484  HIT:      33484  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18875  HIT:      18875  MISS:          0
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14609  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10255  HIT:      10255  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10255  HIT:      10255  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12465  HIT:      12465  MISS:          0
cpu1_L1I LOAD      ACCESS:      12465  HIT:      12465  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66687  HIT:      66687  MISS:          0
cpu1_L1D LOAD      ACCESS:      22800  HIT:      22800  MISS:          0
cpu1_L1D RFO       ACCESS:      43887  HIT:      43887  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82888 instructions: 33651355 cycles: 18400000
cpu0_DTLB TOTAL     ACCESS:      34720  HIT:      34720  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19439  HIT:      19439  MISS:          0
cpu0_DTLB RFO       ACCESS:      15281  HIT:      15281  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12594  HIT:      12594  MISS:          0
cpu0_L1I LOAD      ACCESS:      12594  HIT:      12594  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66526  HIT:      66525  MISS:          1
cpu0_L1D LOAD      ACCESS:      22751  HIT:      22750  MISS:          1
cpu0_L1D RFO       ACCESS:      43775  HIT:      43775  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.83323 instructions: 33731473 cycles: 18400000
cpu1_DTLB TOTAL     ACCESS:      33484  HIT:      33484  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18875  HIT:      18875  MISS:          0
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14609  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10255  HIT:      10255  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10255  HIT:      10255  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12465  HIT:      12465  MISS:          0
cpu1_L1I LOAD      ACCESS:      12465  HIT:      12465  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66687  HIT:      66687  MISS:          0
cpu1_L1D LOAD      ACCESS:      22800  HIT:      22800  MISS:          0
cpu1_L1D RFO       ACCESS:      43887  HIT:      43887  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6245% MPKI: 0.0161061 Average ROB Occupancy at Mispredict: 182.983
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.97165e-05
BRANCH_CONDITIONAL: 0.0160766
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5928% MPKI: 0.0163645 Average ROB Occupancy at Mispredict: 177.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0163645
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 41 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82925 instructions: 33841173 cycles: 18500000
cpu0_DTLB TOTAL     ACCESS:      34974  HIT:      34974  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19656  HIT:      19656  MISS:          0
cpu0_DTLB RFO       ACCESS:      15318  HIT:      15318  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10023  HIT:      10023  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10023  HIT:      10023  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12607  HIT:      12607  MISS:          0
cpu0_L1I LOAD      ACCESS:      12607  HIT:      12607  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67042  HIT:      67042  MISS:          0
cpu0_L1D LOAD      ACCESS:      23149  HIT:      23149  MISS:          0
cpu0_L1D RFO       ACCESS:      43893  HIT:      43893  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83356 instructions: 33920798 cycles: 18500000
cpu1_DTLB TOTAL     ACCESS:      33593  HIT:      33587  MISS:          6
cpu1_DTLB LOAD      ACCESS:      19012  HIT:      19007  MISS:          5
cpu1_DTLB RFO       ACCESS:      14581  HIT:      14580  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10230  HIT:      10230  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10230  HIT:      10230  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12458  HIT:      12458  MISS:          0
cpu1_L1I LOAD      ACCESS:      12458  HIT:      12458  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66679  HIT:      66678  MISS:          1
cpu1_L1D LOAD      ACCESS:      22920  HIT:      22919  MISS:          1
cpu1_L1D RFO       ACCESS:      43759  HIT:      43759  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82925 instructions: 33841173 cycles: 18500000
cpu0_DTLB TOTAL     ACCESS:      34974  HIT:      34974  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19656  HIT:      19656  MISS:          0
cpu0_DTLB RFO       ACCESS:      15318  HIT:      15318  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10023  HIT:      10023  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10023  HIT:      10023  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12607  HIT:      12607  MISS:          0
cpu0_L1I LOAD      ACCESS:      12607  HIT:      12607  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67042  HIT:      67042  MISS:          0
cpu0_L1D LOAD      ACCESS:      23149  HIT:      23149  MISS:          0
cpu0_L1D RFO       ACCESS:      43893  HIT:      43893  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83356 instructions: 33920798 cycles: 18500000
cpu1_DTLB TOTAL     ACCESS:      33593  HIT:      33587  MISS:          6
cpu1_DTLB LOAD      ACCESS:      19012  HIT:      19007  MISS:          5
cpu1_DTLB RFO       ACCESS:      14581  HIT:      14580  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      10230  HIT:      10230  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10230  HIT:      10230  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12458  HIT:      12458  MISS:          0
cpu1_L1I LOAD      ACCESS:      12458  HIT:      12458  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66679  HIT:      66678  MISS:          1
cpu1_L1D LOAD      ACCESS:      22920  HIT:      22919  MISS:          1
cpu1_L1D RFO       ACCESS:      43759  HIT:      43759  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5138% MPKI: 0.0169318 Average ROB Occupancy at Mispredict: 173.368
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.016932
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5146% MPKI: 0.0168923 Average ROB Occupancy at Mispredict: 172.358
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0168923
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 42 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82953 instructions: 34029268 cycles: 18600000
cpu0_DTLB TOTAL     ACCESS:      34753  HIT:      34747  MISS:          6
cpu0_DTLB LOAD      ACCESS:      19524  HIT:      19519  MISS:          5
cpu0_DTLB RFO       ACCESS:      15229  HIT:      15228  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9975  HIT:       9975  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9975  HIT:       9975  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12599  HIT:      12599  MISS:          0
cpu0_L1I LOAD      ACCESS:      12599  HIT:      12599  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66313  HIT:      66311  MISS:          2
cpu0_L1D LOAD      ACCESS:      22747  HIT:      22745  MISS:          2
cpu0_L1D RFO       ACCESS:      43566  HIT:      43566  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83391 instructions: 34110680 cycles: 18600000
cpu1_DTLB TOTAL     ACCESS:      33659  HIT:      33659  MISS:          0
cpu1_DTLB LOAD      ACCESS:      19011  HIT:      19011  MISS:          0
cpu1_DTLB RFO       ACCESS:      14648  HIT:      14648  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12494  HIT:      12494  MISS:          0
cpu1_L1I LOAD      ACCESS:      12494  HIT:      12494  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66871  HIT:      66869  MISS:          2
cpu1_L1D LOAD      ACCESS:      22840  HIT:      22838  MISS:          2
cpu1_L1D RFO       ACCESS:      44031  HIT:      44031  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82953 instructions: 34029268 cycles: 18600000
cpu0_DTLB TOTAL     ACCESS:      34753  HIT:      34747  MISS:          6
cpu0_DTLB LOAD      ACCESS:      19524  HIT:      19519  MISS:          5
cpu0_DTLB RFO       ACCESS:      15229  HIT:      15228  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu0_ITLB TOTAL     ACCESS:       9975  HIT:       9975  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9975  HIT:       9975  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12599  HIT:      12599  MISS:          0
cpu0_L1I LOAD      ACCESS:      12599  HIT:      12599  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66313  HIT:      66311  MISS:          2
cpu0_L1D LOAD      ACCESS:      22747  HIT:      22745  MISS:          2
cpu0_L1D RFO       ACCESS:      43566  HIT:      43566  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83391 instructions: 34110680 cycles: 18600000
cpu1_DTLB TOTAL     ACCESS:      33659  HIT:      33659  MISS:          0
cpu1_DTLB LOAD      ACCESS:      19011  HIT:      19011  MISS:          0
cpu1_DTLB RFO       ACCESS:      14648  HIT:      14648  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12494  HIT:      12494  MISS:          0
cpu1_L1I LOAD      ACCESS:      12494  HIT:      12494  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66871  HIT:      66869  MISS:          2
cpu1_L1D LOAD      ACCESS:      22840  HIT:      22838  MISS:          2
cpu1_L1D RFO       ACCESS:      44031  HIT:      44031  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5743% MPKI: 0.0162799 Average ROB Occupancy at Mispredict: 179.518
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0162801
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6034% MPKI: 0.016124 Average ROB Occupancy at Mispredict: 179.196
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.016124
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.82989 instructions: 34218895 cycles: 18700000
cpu0_DTLB TOTAL     ACCESS:      34968  HIT:      34968  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19629  HIT:      19629  MISS:          0
cpu0_DTLB RFO       ACCESS:      15339  HIT:      15339  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I LOAD      ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66905  HIT:      66903  MISS:          2
cpu0_L1D LOAD      ACCESS:      22981  HIT:      22979  MISS:          2
cpu0_L1D RFO       ACCESS:      43924  HIT:      43924  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83423 instructions: 34300178 cycles: 18700000
cpu1_DTLB TOTAL     ACCESS:      33587  HIT:      33587  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18968  HIT:      18968  MISS:          0
cpu1_DTLB RFO       ACCESS:      14619  HIT:      14619  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10194  HIT:      10194  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10194  HIT:      10194  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12433  HIT:      12433  MISS:          0
cpu1_L1I LOAD      ACCESS:      12433  HIT:      12433  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66809  HIT:      66808  MISS:          1
cpu1_L1D LOAD      ACCESS:      22899  HIT:      22898  MISS:          1
cpu1_L1D RFO       ACCESS:      43910  HIT:      43910  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82989 instructions: 34218895 cycles: 18700000
cpu0_DTLB TOTAL     ACCESS:      34968  HIT:      34968  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19629  HIT:      19629  MISS:          0
cpu0_DTLB RFO       ACCESS:      15339  HIT:      15339  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I LOAD      ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66905  HIT:      66903  MISS:          2
cpu0_L1D LOAD      ACCESS:      22981  HIT:      22979  MISS:          2
cpu0_L1D RFO       ACCESS:      43924  HIT:      43924  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83423 instructions: 34300178 cycles: 18700000
cpu1_DTLB TOTAL     ACCESS:      33587  HIT:      33587  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18968  HIT:      18968  MISS:          0
cpu1_DTLB RFO       ACCESS:      14619  HIT:      14619  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10194  HIT:      10194  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10194  HIT:      10194  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12433  HIT:      12433  MISS:          0
cpu1_L1I LOAD      ACCESS:      12433  HIT:      12433  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66809  HIT:      66808  MISS:          1
cpu1_L1D LOAD      ACCESS:      22899  HIT:      22898  MISS:          1
cpu1_L1D RFO       ACCESS:      43910  HIT:      43910  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5666% MPKI: 0.0163358 Average ROB Occupancy at Mispredict: 177.814
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.016336
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5591% MPKI: 0.0163264 Average ROB Occupancy at Mispredict: 175.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0163264
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 45 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83022 instructions: 34408160 cycles: 18800000
cpu0_DTLB TOTAL     ACCESS:      34798  HIT:      34798  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19511  MISS:          0
cpu0_DTLB RFO       ACCESS:      15287  HIT:      15287  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10058  HIT:      10058  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10058  HIT:      10058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12621  HIT:      12621  MISS:          0
cpu0_L1I LOAD      ACCESS:      12621  HIT:      12621  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66811  HIT:      66811  MISS:          0
cpu0_L1D LOAD      ACCESS:      23011  HIT:      23011  MISS:          0
cpu0_L1D RFO       ACCESS:      43800  HIT:      43800  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83459 instructions: 34490198 cycles: 18800000
cpu1_DTLB TOTAL     ACCESS:      33558  HIT:      33558  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18937  HIT:      18937  MISS:          0
cpu1_DTLB RFO       ACCESS:      14621  HIT:      14621  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10281  HIT:      10281  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10281  HIT:      10281  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12454  HIT:      12454  MISS:          0
cpu1_L1I LOAD      ACCESS:      12454  HIT:      12454  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66945  HIT:      66945  MISS:          0
cpu1_L1D LOAD      ACCESS:      23006  HIT:      23006  MISS:          0
cpu1_L1D RFO       ACCESS:      43939  HIT:      43939  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83022 instructions: 34408160 cycles: 18800000
cpu0_DTLB TOTAL     ACCESS:      34798  HIT:      34798  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19511  MISS:          0
cpu0_DTLB RFO       ACCESS:      15287  HIT:      15287  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10058  HIT:      10058  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10058  HIT:      10058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12621  HIT:      12621  MISS:          0
cpu0_L1I LOAD      ACCESS:      12621  HIT:      12621  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66811  HIT:      66811  MISS:          0
cpu0_L1D LOAD      ACCESS:      23011  HIT:      23011  MISS:          0
cpu0_L1D RFO       ACCESS:      43800  HIT:      43800  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83459 instructions: 34490198 cycles: 18800000
cpu1_DTLB TOTAL     ACCESS:      33558  HIT:      33558  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18937  HIT:      18937  MISS:          0
cpu1_DTLB RFO       ACCESS:      14621  HIT:      14621  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10281  HIT:      10281  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10281  HIT:      10281  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12454  HIT:      12454  MISS:          0
cpu1_L1I LOAD      ACCESS:      12454  HIT:      12454  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66945  HIT:      66945  MISS:          0
cpu1_L1D LOAD      ACCESS:      23006  HIT:      23006  MISS:          0
cpu1_L1D RFO       ACCESS:      43939  HIT:      43939  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5387% MPKI: 0.0164203 Average ROB Occupancy at Mispredict: 175.625
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0164205
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5286% MPKI: 0.0165554 Average ROB Occupancy at Mispredict: 172.778
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0165554
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83054 instructions: 34597111 cycles: 18900000
cpu0_DTLB TOTAL     ACCESS:      34739  HIT:      34734  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19475  HIT:      19471  MISS:          4
cpu0_DTLB RFO       ACCESS:      15264  HIT:      15263  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10026  HIT:      10026  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10026  HIT:      10026  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12623  HIT:      12623  MISS:          0
cpu0_L1I LOAD      ACCESS:      12623  HIT:      12623  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66614  HIT:      66613  MISS:          1
cpu0_L1D LOAD      ACCESS:      22902  HIT:      22901  MISS:          1
cpu0_L1D RFO       ACCESS:      43712  HIT:      43712  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83492 instructions: 34679962 cycles: 18900000
cpu1_DTLB TOTAL     ACCESS:      33445  HIT:      33440  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18828  HIT:      18824  MISS:          4
cpu1_DTLB RFO       ACCESS:      14617  HIT:      14616  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12536  HIT:      12536  MISS:          0
cpu1_L1I LOAD      ACCESS:      12536  HIT:      12536  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66644  HIT:      66642  MISS:          2
cpu1_L1D LOAD      ACCESS:      22715  HIT:      22713  MISS:          2
cpu1_L1D RFO       ACCESS:      43929  HIT:      43929  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83054 instructions: 34597111 cycles: 18900000
cpu0_DTLB TOTAL     ACCESS:      34739  HIT:      34734  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19475  HIT:      19471  MISS:          4
cpu0_DTLB RFO       ACCESS:      15264  HIT:      15263  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:      10026  HIT:      10026  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10026  HIT:      10026  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12623  HIT:      12623  MISS:          0
cpu0_L1I LOAD      ACCESS:      12623  HIT:      12623  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66614  HIT:      66613  MISS:          1
cpu0_L1D LOAD      ACCESS:      22902  HIT:      22901  MISS:          1
cpu0_L1D RFO       ACCESS:      43712  HIT:      43712  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83492 instructions: 34679962 cycles: 18900000
cpu1_DTLB TOTAL     ACCESS:      33445  HIT:      33440  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18828  HIT:      18824  MISS:          4
cpu1_DTLB RFO       ACCESS:      14617  HIT:      14616  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10223  HIT:      10223  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12536  HIT:      12536  MISS:          0
cpu1_L1I LOAD      ACCESS:      12536  HIT:      12536  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66644  HIT:      66642  MISS:          2
cpu1_L1D LOAD      ACCESS:      22715  HIT:      22713  MISS:          2
cpu1_L1D RFO       ACCESS:      43929  HIT:      43929  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5524% MPKI: 0.0162439 Average ROB Occupancy at Mispredict: 175.957
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0162441
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6125% MPKI: 0.0158593 Average ROB Occupancy at Mispredict: 178.953
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0158593
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 47 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8309 instructions: 34787191 cycles: 19000000
cpu0_DTLB TOTAL     ACCESS:      34854  HIT:      34854  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19490  MISS:          0
cpu0_DTLB RFO       ACCESS:      15364  HIT:      15364  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10047  HIT:      10047  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10047  HIT:      10047  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12692  HIT:      12692  MISS:          0
cpu0_L1I LOAD      ACCESS:      12692  HIT:      12692  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66879  HIT:      66877  MISS:          2
cpu0_L1D LOAD      ACCESS:      22858  HIT:      22856  MISS:          2
cpu0_L1D RFO       ACCESS:      44021  HIT:      44021  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83527 instructions: 34870205 cycles: 19000000
cpu1_DTLB TOTAL     ACCESS:      33557  HIT:      33557  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18913  HIT:      18913  MISS:          0
cpu1_DTLB RFO       ACCESS:      14644  HIT:      14644  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10239  HIT:      10239  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10239  HIT:      10239  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12490  HIT:      12490  MISS:          0
cpu1_L1I LOAD      ACCESS:      12490  HIT:      12490  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66922  HIT:      66920  MISS:          2
cpu1_L1D LOAD      ACCESS:      22883  HIT:      22881  MISS:          2
cpu1_L1D RFO       ACCESS:      44039  HIT:      44039  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8309 instructions: 34787191 cycles: 19000000
cpu0_DTLB TOTAL     ACCESS:      34854  HIT:      34854  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19490  MISS:          0
cpu0_DTLB RFO       ACCESS:      15364  HIT:      15364  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10047  HIT:      10047  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10047  HIT:      10047  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12692  HIT:      12692  MISS:          0
cpu0_L1I LOAD      ACCESS:      12692  HIT:      12692  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66879  HIT:      66877  MISS:          2
cpu0_L1D LOAD      ACCESS:      22858  HIT:      22856  MISS:          2
cpu0_L1D RFO       ACCESS:      44021  HIT:      44021  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83527 instructions: 34870205 cycles: 19000000
cpu1_DTLB TOTAL     ACCESS:      33557  HIT:      33557  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18913  HIT:      18913  MISS:          0
cpu1_DTLB RFO       ACCESS:      14644  HIT:      14644  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10239  HIT:      10239  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10239  HIT:      10239  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12490  HIT:      12490  MISS:          0
cpu1_L1I LOAD      ACCESS:      12490  HIT:      12490  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66922  HIT:      66920  MISS:          2
cpu1_L1D LOAD      ACCESS:      22883  HIT:      22881  MISS:          2
cpu1_L1D RFO       ACCESS:      44039  HIT:      44039  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6212% MPKI: 0.0157527 Average ROB Occupancy at Mispredict: 182.279
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0157529
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5925% MPKI: 0.0159162 Average ROB Occupancy at Mispredict: 177.636
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0159162
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 48 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8311 instructions: 34974059 cycles: 19100000
cpu0_DTLB TOTAL     ACCESS:      34544  HIT:      34536  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19400  HIT:      19394  MISS:          6
cpu0_DTLB RFO       ACCESS:      15144  HIT:      15142  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9967  HIT:       9967  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9967  HIT:       9967  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12553  HIT:      12553  MISS:          0
cpu0_L1I LOAD      ACCESS:      12553  HIT:      12553  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65974  HIT:      65973  MISS:          1
cpu0_L1D LOAD      ACCESS:      22716  HIT:      22715  MISS:          1
cpu0_L1D RFO       ACCESS:      43258  HIT:      43258  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83534 instructions: 35055028 cycles: 19100000
cpu1_DTLB TOTAL     ACCESS:      33074  HIT:      33057  MISS:         17
cpu1_DTLB LOAD      ACCESS:      18730  HIT:      18717  MISS:         13
cpu1_DTLB RFO       ACCESS:      14344  HIT:      14340  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12349  HIT:      12349  MISS:          0
cpu1_L1I LOAD      ACCESS:      12349  HIT:      12349  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65252  HIT:      65252  MISS:          0
cpu1_L1D LOAD      ACCESS:      22479  HIT:      22479  MISS:          0
cpu1_L1D RFO       ACCESS:      42773  HIT:      42773  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8311 instructions: 34974059 cycles: 19100000
cpu0_DTLB TOTAL     ACCESS:      34544  HIT:      34536  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19400  HIT:      19394  MISS:          6
cpu0_DTLB RFO       ACCESS:      15144  HIT:      15142  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9967  HIT:       9967  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9967  HIT:       9967  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12553  HIT:      12553  MISS:          0
cpu0_L1I LOAD      ACCESS:      12553  HIT:      12553  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65974  HIT:      65973  MISS:          1
cpu0_L1D LOAD      ACCESS:      22716  HIT:      22715  MISS:          1
cpu0_L1D RFO       ACCESS:      43258  HIT:      43258  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83534 instructions: 35055028 cycles: 19100000
cpu1_DTLB TOTAL     ACCESS:      33074  HIT:      33057  MISS:         17
cpu1_DTLB LOAD      ACCESS:      18730  HIT:      18717  MISS:         13
cpu1_DTLB RFO       ACCESS:      14344  HIT:      14340  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.82353 cycles
cpu1_ITLB TOTAL     ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10099  HIT:      10099  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12349  HIT:      12349  MISS:          0
cpu1_L1I LOAD      ACCESS:      12349  HIT:      12349  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65252  HIT:      65252  MISS:          0
cpu1_L1D LOAD      ACCESS:      22479  HIT:      22479  MISS:          0
cpu1_L1D RFO       ACCESS:      42773  HIT:      42773  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5483% MPKI: 0.0159545 Average ROB Occupancy at Mispredict: 176.283
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0159547
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.464% MPKI: 0.0163457 Average ROB Occupancy at Mispredict: 168.194
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0163457
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83119 instructions: 35158780 cycles: 19200000
cpu0_DTLB TOTAL     ACCESS:      34456  HIT:      34433  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19467  HIT:      19448  MISS:         19
cpu0_DTLB RFO       ACCESS:      14989  HIT:      14985  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9900  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9900  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12455  HIT:      12455  MISS:          0
cpu0_L1I LOAD      ACCESS:      12455  HIT:      12455  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65320  HIT:      65320  MISS:          0
cpu0_L1D LOAD      ACCESS:      22616  HIT:      22616  MISS:          0
cpu0_L1D RFO       ACCESS:      42704  HIT:      42704  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83553 instructions: 35242261 cycles: 19200000
cpu1_DTLB TOTAL     ACCESS:      33372  HIT:      33359  MISS:         13
cpu1_DTLB LOAD      ACCESS:      18892  HIT:      18881  MISS:         11
cpu1_DTLB RFO       ACCESS:      14480  HIT:      14478  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10167  HIT:      10167  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10167  HIT:      10167  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12387  HIT:      12387  MISS:          0
cpu1_L1I LOAD      ACCESS:      12387  HIT:      12387  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66026  HIT:      66026  MISS:          0
cpu1_L1D LOAD      ACCESS:      22674  HIT:      22674  MISS:          0
cpu1_L1D RFO       ACCESS:      43352  HIT:      43352  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83119 instructions: 35158780 cycles: 19200000
cpu0_DTLB TOTAL     ACCESS:      34456  HIT:      34433  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19467  HIT:      19448  MISS:         19
cpu0_DTLB RFO       ACCESS:      14989  HIT:      14985  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52174 cycles
cpu0_ITLB TOTAL     ACCESS:       9900  HIT:       9900  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9900  HIT:       9900  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12455  HIT:      12455  MISS:          0
cpu0_L1I LOAD      ACCESS:      12455  HIT:      12455  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65320  HIT:      65320  MISS:          0
cpu0_L1D LOAD      ACCESS:      22616  HIT:      22616  MISS:          0
cpu0_L1D RFO       ACCESS:      42704  HIT:      42704  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83553 instructions: 35242261 cycles: 19200000
cpu1_DTLB TOTAL     ACCESS:      33372  HIT:      33359  MISS:         13
cpu1_DTLB LOAD      ACCESS:      18892  HIT:      18881  MISS:         11
cpu1_DTLB RFO       ACCESS:      14480  HIT:      14478  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84615 cycles
cpu1_ITLB TOTAL     ACCESS:      10167  HIT:      10167  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10167  HIT:      10167  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12387  HIT:      12387  MISS:          0
cpu1_L1I LOAD      ACCESS:      12387  HIT:      12387  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66026  HIT:      66026  MISS:          0
cpu1_L1D LOAD      ACCESS:      22674  HIT:      22674  MISS:          0
cpu1_L1D RFO       ACCESS:      43352  HIT:      43352  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.4399% MPKI: 0.016468 Average ROB Occupancy at Mispredict: 168.691
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0164681
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5253% MPKI: 0.0160035 Average ROB Occupancy at Mispredict: 172.973
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0160035
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 50 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83147 instructions: 35347287 cycles: 19300000
cpu0_DTLB TOTAL     ACCESS:      34757  HIT:      34757  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19461  HIT:      19461  MISS:          0
cpu0_DTLB RFO       ACCESS:      15296  HIT:      15296  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9977  HIT:       9977  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9977  HIT:       9977  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12615  HIT:      12615  MISS:          0
cpu0_L1I LOAD      ACCESS:      12615  HIT:      12615  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66469  HIT:      66469  MISS:          0
cpu0_L1D LOAD      ACCESS:      22677  HIT:      22677  MISS:          0
cpu0_L1D RFO       ACCESS:      43792  HIT:      43792  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83581 instructions: 35431195 cycles: 19300000
cpu1_DTLB TOTAL     ACCESS:      33504  HIT:      33504  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18895  HIT:      18895  MISS:          0
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14609  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10212  HIT:      10212  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10212  HIT:      10212  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12487  HIT:      12487  MISS:          0
cpu1_L1I LOAD      ACCESS:      12487  HIT:      12487  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66550  HIT:      66550  MISS:          0
cpu1_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu1_L1D RFO       ACCESS:      43863  HIT:      43863  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83147 instructions: 35347287 cycles: 19300000
cpu0_DTLB TOTAL     ACCESS:      34757  HIT:      34757  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19461  HIT:      19461  MISS:          0
cpu0_DTLB RFO       ACCESS:      15296  HIT:      15296  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9977  HIT:       9977  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9977  HIT:       9977  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12615  HIT:      12615  MISS:          0
cpu0_L1I LOAD      ACCESS:      12615  HIT:      12615  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66469  HIT:      66469  MISS:          0
cpu0_L1D LOAD      ACCESS:      22677  HIT:      22677  MISS:          0
cpu0_L1D RFO       ACCESS:      43792  HIT:      43792  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83581 instructions: 35431195 cycles: 19300000
cpu1_DTLB TOTAL     ACCESS:      33504  HIT:      33504  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18895  HIT:      18895  MISS:          0
cpu1_DTLB RFO       ACCESS:      14609  HIT:      14609  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10212  HIT:      10212  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10212  HIT:      10212  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12487  HIT:      12487  MISS:          0
cpu1_L1I LOAD      ACCESS:      12487  HIT:      12487  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66550  HIT:      66550  MISS:          0
cpu1_L1D LOAD      ACCESS:      22687  HIT:      22687  MISS:          0
cpu1_L1D RFO       ACCESS:      43863  HIT:      43863  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6194% MPKI: 0.0153051 Average ROB Occupancy at Mispredict: 183.359
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0153053
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6349% MPKI: 0.0152408 Average ROB Occupancy at Mispredict: 181.441
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0152408
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 51 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83176 instructions: 35536196 cycles: 19400000
cpu0_DTLB TOTAL     ACCESS:      34816  HIT:      34816  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19490  MISS:          0
cpu0_DTLB RFO       ACCESS:      15326  HIT:      15326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I LOAD      ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66593  HIT:      66592  MISS:          1
cpu0_L1D LOAD      ACCESS:      22738  HIT:      22737  MISS:          1
cpu0_L1D RFO       ACCESS:      43855  HIT:      43855  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.83612 instructions: 35620825 cycles: 19400000
cpu1_DTLB TOTAL     ACCESS:      33510  HIT:      33510  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18859  HIT:      18859  MISS:          0
cpu1_DTLB RFO       ACCESS:      14651  HIT:      14651  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10214  HIT:      10214  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10214  HIT:      10214  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12501  HIT:      12501  MISS:          0
cpu1_L1I LOAD      ACCESS:      12501  HIT:      12501  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66714  HIT:      66712  MISS:          2
cpu1_L1D LOAD      ACCESS:      22691  HIT:      22689  MISS:          2
cpu1_L1D RFO       ACCESS:      44023  HIT:      44023  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83176 instructions: 35536196 cycles: 19400000
cpu0_DTLB TOTAL     ACCESS:      34816  HIT:      34816  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19490  HIT:      19490  MISS:          0
cpu0_DTLB RFO       ACCESS:      15326  HIT:      15326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9994  HIT:       9994  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I LOAD      ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66593  HIT:      66592  MISS:          1
cpu0_L1D LOAD      ACCESS:      22738  HIT:      22737  MISS:          1
cpu0_L1D RFO       ACCESS:      43855  HIT:      43855  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83612 instructions: 35620825 cycles: 19400000
cpu1_DTLB TOTAL     ACCESS:      33510  HIT:      33510  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18859  HIT:      18859  MISS:          0
cpu1_DTLB RFO       ACCESS:      14651  HIT:      14651  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10214  HIT:      10214  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10214  HIT:      10214  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12501  HIT:      12501  MISS:          0
cpu1_L1I LOAD      ACCESS:      12501  HIT:      12501  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66714  HIT:      66712  MISS:          2
cpu1_L1D LOAD      ACCESS:      22691  HIT:      22689  MISS:          2
cpu1_L1D RFO       ACCESS:      44023  HIT:      44023  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6326% MPKI: 0.0151956 Average ROB Occupancy at Mispredict: 183.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0151958
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6454% MPKI: 0.0151035 Average ROB Occupancy at Mispredict: 183.115
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0151035
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 52 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83192 instructions: 35722469 cycles: 19500000
cpu0_DTLB TOTAL     ACCESS:      34553  HIT:      34539  MISS:         14
cpu0_DTLB LOAD      ACCESS:      19460  HIT:      19449  MISS:         11
cpu0_DTLB RFO       ACCESS:      15093  HIT:      15090  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9920  HIT:       9920  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9920  HIT:       9920  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I LOAD      ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65768  HIT:      65767  MISS:          1
cpu0_L1D LOAD      ACCESS:      22685  HIT:      22684  MISS:          1
cpu0_L1D RFO       ACCESS:      43083  HIT:      43083  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83621 instructions: 35806181 cycles: 19500000
cpu1_DTLB TOTAL     ACCESS:      33177  HIT:      33159  MISS:         18
cpu1_DTLB LOAD      ACCESS:      18808  HIT:      18794  MISS:         14
cpu1_DTLB RFO       ACCESS:      14369  HIT:      14365  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10111  HIT:      10111  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10111  HIT:      10111  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12366  HIT:      12366  MISS:          0
cpu1_L1I LOAD      ACCESS:      12366  HIT:      12366  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65390  HIT:      65390  MISS:          0
cpu1_L1D LOAD      ACCESS:      22527  HIT:      22527  MISS:          0
cpu1_L1D RFO       ACCESS:      42863  HIT:      42863  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83192 instructions: 35722469 cycles: 19500000
cpu0_DTLB TOTAL     ACCESS:      34553  HIT:      34539  MISS:         14
cpu0_DTLB LOAD      ACCESS:      19460  HIT:      19449  MISS:         11
cpu0_DTLB RFO       ACCESS:      15093  HIT:      15090  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu0_ITLB TOTAL     ACCESS:       9920  HIT:       9920  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9920  HIT:       9920  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I LOAD      ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65768  HIT:      65767  MISS:          1
cpu0_L1D LOAD      ACCESS:      22685  HIT:      22684  MISS:          1
cpu0_L1D RFO       ACCESS:      43083  HIT:      43083  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83621 instructions: 35806181 cycles: 19500000
cpu1_DTLB TOTAL     ACCESS:      33177  HIT:      33159  MISS:         18
cpu1_DTLB LOAD      ACCESS:      18808  HIT:      18794  MISS:         14
cpu1_DTLB RFO       ACCESS:      14369  HIT:      14365  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      10111  HIT:      10111  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10111  HIT:      10111  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12366  HIT:      12366  MISS:          0
cpu1_L1I LOAD      ACCESS:      12366  HIT:      12366  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65390  HIT:      65390  MISS:          0
cpu1_L1D LOAD      ACCESS:      22527  HIT:      22527  MISS:          0
cpu1_L1D RFO       ACCESS:      42863  HIT:      42863  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5223% MPKI: 0.0157882 Average ROB Occupancy at Mispredict: 174.654
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0157884
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4642% MPKI: 0.0160866 Average ROB Occupancy at Mispredict: 168.557
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0160866
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 53 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83217 instructions: 35910509 cycles: 19600000
cpu0_DTLB TOTAL     ACCESS:      34689  HIT:      34685  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19454  HIT:      19451  MISS:          3
cpu0_DTLB RFO       ACCESS:      15235  HIT:      15234  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12569  HIT:      12569  MISS:          0
cpu0_L1I LOAD      ACCESS:      12569  HIT:      12569  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66312  HIT:      66312  MISS:          0
cpu0_L1D LOAD      ACCESS:      22732  HIT:      22732  MISS:          0
cpu0_L1D RFO       ACCESS:      43580  HIT:      43580  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83652 instructions: 35995714 cycles: 19600000
cpu1_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18955  HIT:      18955  MISS:          0
cpu1_DTLB RFO       ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10244  HIT:      10244  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10244  HIT:      10244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I LOAD      ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66798  HIT:      66798  MISS:          0
cpu1_L1D LOAD      ACCESS:      22884  HIT:      22884  MISS:          0
cpu1_L1D RFO       ACCESS:      43914  HIT:      43914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83217 instructions: 35910509 cycles: 19600000
cpu0_DTLB TOTAL     ACCESS:      34689  HIT:      34685  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19454  HIT:      19451  MISS:          3
cpu0_DTLB RFO       ACCESS:      15235  HIT:      15234  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12569  HIT:      12569  MISS:          0
cpu0_L1I LOAD      ACCESS:      12569  HIT:      12569  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66312  HIT:      66312  MISS:          0
cpu0_L1D LOAD      ACCESS:      22732  HIT:      22732  MISS:          0
cpu0_L1D RFO       ACCESS:      43580  HIT:      43580  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83652 instructions: 35995714 cycles: 19600000
cpu1_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18955  HIT:      18955  MISS:          0
cpu1_DTLB RFO       ACCESS:      14611  HIT:      14611  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10244  HIT:      10244  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10244  HIT:      10244  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I LOAD      ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66798  HIT:      66798  MISS:          0
cpu1_L1D LOAD      ACCESS:      22884  HIT:      22884  MISS:          0
cpu1_L1D RFO       ACCESS:      43914  HIT:      43914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5681% MPKI: 0.0154271 Average ROB Occupancy at Mispredict: 178.792
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154272
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5797% MPKI: 0.0154185 Average ROB Occupancy at Mispredict: 177.085
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154185
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83245 instructions: 36099224 cycles: 19700000
cpu0_DTLB TOTAL     ACCESS:      34816  HIT:      34816  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19532  HIT:      19532  MISS:          0
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15284  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10020  HIT:      10020  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10020  HIT:      10020  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66660  HIT:      66660  MISS:          0
cpu0_L1D LOAD      ACCESS:      22895  HIT:      22895  MISS:          0
cpu0_L1D RFO       ACCESS:      43765  HIT:      43765  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83677 instructions: 36184381 cycles: 19700000
cpu1_DTLB TOTAL     ACCESS:      33448  HIT:      33448  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18860  HIT:      18860  MISS:          0
cpu1_DTLB RFO       ACCESS:      14588  HIT:      14588  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10233  HIT:      10233  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10233  HIT:      10233  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12455  HIT:      12455  MISS:          0
cpu1_L1I LOAD      ACCESS:      12455  HIT:      12455  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66501  HIT:      66500  MISS:          1
cpu1_L1D LOAD      ACCESS:      22698  HIT:      22697  MISS:          1
cpu1_L1D RFO       ACCESS:      43803  HIT:      43803  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83245 instructions: 36099224 cycles: 19700000
cpu0_DTLB TOTAL     ACCESS:      34816  HIT:      34816  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19532  HIT:      19532  MISS:          0
cpu0_DTLB RFO       ACCESS:      15284  HIT:      15284  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10020  HIT:      10020  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10020  HIT:      10020  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66660  HIT:      66660  MISS:          0
cpu0_L1D LOAD      ACCESS:      22895  HIT:      22895  MISS:          0
cpu0_L1D RFO       ACCESS:      43765  HIT:      43765  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83677 instructions: 36184381 cycles: 19700000
cpu1_DTLB TOTAL     ACCESS:      33448  HIT:      33448  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18860  HIT:      18860  MISS:          0
cpu1_DTLB RFO       ACCESS:      14588  HIT:      14588  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10233  HIT:      10233  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10233  HIT:      10233  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12455  HIT:      12455  MISS:          0
cpu1_L1I LOAD      ACCESS:      12455  HIT:      12455  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66501  HIT:      66500  MISS:          1
cpu1_L1D LOAD      ACCESS:      22698  HIT:      22697  MISS:          1
cpu1_L1D RFO       ACCESS:      43803  HIT:      43803  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5782% MPKI: 0.0153187 Average ROB Occupancy at Mispredict: 179.362
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0153189
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6117% MPKI: 0.0150341 Average ROB Occupancy at Mispredict: 180.004
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0150341
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 56 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83273 instructions: 36288010 cycles: 19800000
cpu0_DTLB TOTAL     ACCESS:      34773  HIT:      34773  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19464  HIT:      19464  MISS:          0
cpu0_DTLB RFO       ACCESS:      15309  HIT:      15309  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I LOAD      ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66568  HIT:      66566  MISS:          2
cpu0_L1D LOAD      ACCESS:      22728  HIT:      22726  MISS:          2
cpu0_L1D RFO       ACCESS:      43840  HIT:      43840  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83707 instructions: 36374044 cycles: 19800000
cpu1_DTLB TOTAL     ACCESS:      33581  HIT:      33581  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18945  HIT:      18945  MISS:          0
cpu1_DTLB RFO       ACCESS:      14636  HIT:      14636  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I LOAD      ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66782  HIT:      66781  MISS:          1
cpu1_L1D LOAD      ACCESS:      22795  HIT:      22794  MISS:          1
cpu1_L1D RFO       ACCESS:      43987  HIT:      43987  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83273 instructions: 36288010 cycles: 19800000
cpu0_DTLB TOTAL     ACCESS:      34773  HIT:      34773  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19464  HIT:      19464  MISS:          0
cpu0_DTLB RFO       ACCESS:      15309  HIT:      15309  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9978  HIT:       9978  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I LOAD      ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66568  HIT:      66566  MISS:          2
cpu0_L1D LOAD      ACCESS:      22728  HIT:      22726  MISS:          2
cpu0_L1D RFO       ACCESS:      43840  HIT:      43840  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83707 instructions: 36374044 cycles: 19800000
cpu1_DTLB TOTAL     ACCESS:      33581  HIT:      33581  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18945  HIT:      18945  MISS:          0
cpu1_DTLB RFO       ACCESS:      14636  HIT:      14636  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I LOAD      ACCESS:      12467  HIT:      12467  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66782  HIT:      66781  MISS:          1
cpu1_L1D LOAD      ACCESS:      22795  HIT:      22794  MISS:          1
cpu1_L1D RFO       ACCESS:      43987  HIT:      43987  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6399% MPKI: 0.0147981 Average ROB Occupancy at Mispredict: 184.693
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0147983
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6083% MPKI: 0.0150657 Average ROB Occupancy at Mispredict: 179.757
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0150657
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83296 instructions: 36475952 cycles: 19900000
cpu0_DTLB TOTAL     ACCESS:      34678  HIT:      34669  MISS:          9
cpu0_DTLB LOAD      ACCESS:      19483  HIT:      19476  MISS:          7
cpu0_DTLB RFO       ACCESS:      15195  HIT:      15193  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12602  HIT:      12602  MISS:          0
cpu0_L1I LOAD      ACCESS:      12602  HIT:      12602  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66287  HIT:      66286  MISS:          1
cpu0_L1D LOAD      ACCESS:      22830  HIT:      22829  MISS:          1
cpu0_L1D RFO       ACCESS:      43457  HIT:      43457  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8373 instructions: 36562347 cycles: 19900000
cpu1_DTLB TOTAL     ACCESS:      33387  HIT:      33378  MISS:          9
cpu1_DTLB LOAD      ACCESS:      18847  HIT:      18840  MISS:          7
cpu1_DTLB RFO       ACCESS:      14540  HIT:      14538  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10196  HIT:      10196  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10196  HIT:      10196  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I LOAD      ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66239  HIT:      66238  MISS:          1
cpu1_L1D LOAD      ACCESS:      22666  HIT:      22665  MISS:          1
cpu1_L1D RFO       ACCESS:      43573  HIT:      43573  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83296 instructions: 36475952 cycles: 19900000
cpu0_DTLB TOTAL     ACCESS:      34678  HIT:      34669  MISS:          9
cpu0_DTLB LOAD      ACCESS:      19483  HIT:      19476  MISS:          7
cpu0_DTLB RFO       ACCESS:      15195  HIT:      15193  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12602  HIT:      12602  MISS:          0
cpu0_L1I LOAD      ACCESS:      12602  HIT:      12602  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66287  HIT:      66286  MISS:          1
cpu0_L1D LOAD      ACCESS:      22830  HIT:      22829  MISS:          1
cpu0_L1D RFO       ACCESS:      43457  HIT:      43457  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8373 instructions: 36562347 cycles: 19900000
cpu1_DTLB TOTAL     ACCESS:      33387  HIT:      33378  MISS:          9
cpu1_DTLB LOAD      ACCESS:      18847  HIT:      18840  MISS:          7
cpu1_DTLB RFO       ACCESS:      14540  HIT:      14538  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10196  HIT:      10196  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10196  HIT:      10196  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I LOAD      ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66239  HIT:      66238  MISS:          1
cpu1_L1D LOAD      ACCESS:      22666  HIT:      22665  MISS:          1
cpu1_L1D RFO       ACCESS:      43573  HIT:      43573  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5438% MPKI: 0.0154347 Average ROB Occupancy at Mispredict: 175.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154348
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5896% MPKI: 0.0151248 Average ROB Occupancy at Mispredict: 176.966
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0151248
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 58 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83326 instructions: 36665280 cycles: 20000000
cpu0_DTLB TOTAL     ACCESS:      34837  HIT:      34837  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19511  MISS:          0
cpu0_DTLB RFO       ACCESS:      15326  HIT:      15326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12636  HIT:      12636  MISS:          0
cpu0_L1I LOAD      ACCESS:      12636  HIT:      12636  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66745  HIT:      66745  MISS:          0
cpu0_L1D LOAD      ACCESS:      22857  HIT:      22857  MISS:          0
cpu0_L1D RFO       ACCESS:      43888  HIT:      43888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8376 instructions: 36752006 cycles: 20000000
cpu1_DTLB TOTAL     ACCESS:      33585  HIT:      33585  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18963  HIT:      18963  MISS:          0
cpu1_DTLB RFO       ACCESS:      14622  HIT:      14622  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I LOAD      ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66838  HIT:      66838  MISS:          0
cpu1_L1D LOAD      ACCESS:      22912  HIT:      22912  MISS:          0
cpu1_L1D RFO       ACCESS:      43926  HIT:      43926  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83326 instructions: 36665280 cycles: 20000000
cpu0_DTLB TOTAL     ACCESS:      34837  HIT:      34837  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19511  MISS:          0
cpu0_DTLB RFO       ACCESS:      15326  HIT:      15326  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9993  HIT:       9993  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12636  HIT:      12636  MISS:          0
cpu0_L1I LOAD      ACCESS:      12636  HIT:      12636  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66745  HIT:      66745  MISS:          0
cpu0_L1D LOAD      ACCESS:      22857  HIT:      22857  MISS:          0
cpu0_L1D RFO       ACCESS:      43888  HIT:      43888  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8376 instructions: 36752006 cycles: 20000000
cpu1_DTLB TOTAL     ACCESS:      33585  HIT:      33585  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18963  HIT:      18963  MISS:          0
cpu1_DTLB RFO       ACCESS:      14622  HIT:      14622  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I LOAD      ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66838  HIT:      66838  MISS:          0
cpu1_L1D LOAD      ACCESS:      22912  HIT:      22912  MISS:          0
cpu1_L1D RFO       ACCESS:      43926  HIT:      43926  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6032% MPKI: 0.0149731 Average ROB Occupancy at Mispredict: 181.138
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0149733
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5494% MPKI: 0.0153189 Average ROB Occupancy at Mispredict: 175.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0153189
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 3 min 59 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83346 instructions: 36852644 cycles: 20100000
cpu0_DTLB TOTAL     ACCESS:      34691  HIT:      34683  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19525  HIT:      19519  MISS:          6
cpu0_DTLB RFO       ACCESS:      15166  HIT:      15164  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9991  HIT:       9991  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9991  HIT:       9991  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12590  HIT:      12590  MISS:          0
cpu0_L1I LOAD      ACCESS:      12590  HIT:      12590  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66188  HIT:      66187  MISS:          1
cpu0_L1D LOAD      ACCESS:      22869  HIT:      22868  MISS:          1
cpu0_L1D RFO       ACCESS:      43319  HIT:      43319  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.83776 instructions: 36938886 cycles: 20100000
cpu1_DTLB TOTAL     ACCESS:      33278  HIT:      33266  MISS:         12
cpu1_DTLB LOAD      ACCESS:      18838  HIT:      18829  MISS:          9
cpu1_DTLB RFO       ACCESS:      14440  HIT:      14437  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10159  HIT:      10159  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10159  HIT:      10159  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12443  HIT:      12443  MISS:          0
cpu1_L1I LOAD      ACCESS:      12443  HIT:      12443  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65857  HIT:      65856  MISS:          1
cpu1_L1D LOAD      ACCESS:      22653  HIT:      22652  MISS:          1
cpu1_L1D RFO       ACCESS:      43204  HIT:      43204  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83346 instructions: 36852644 cycles: 20100000
cpu0_DTLB TOTAL     ACCESS:      34691  HIT:      34683  MISS:          8
cpu0_DTLB LOAD      ACCESS:      19525  HIT:      19519  MISS:          6
cpu0_DTLB RFO       ACCESS:      15166  HIT:      15164  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9991  HIT:       9991  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9991  HIT:       9991  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12590  HIT:      12590  MISS:          0
cpu0_L1I LOAD      ACCESS:      12590  HIT:      12590  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66188  HIT:      66187  MISS:          1
cpu0_L1D LOAD      ACCESS:      22869  HIT:      22868  MISS:          1
cpu0_L1D RFO       ACCESS:      43319  HIT:      43319  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83776 instructions: 36938886 cycles: 20100000
cpu1_DTLB TOTAL     ACCESS:      33278  HIT:      33266  MISS:         12
cpu1_DTLB LOAD      ACCESS:      18838  HIT:      18829  MISS:          9
cpu1_DTLB RFO       ACCESS:      14440  HIT:      14437  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      10159  HIT:      10159  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10159  HIT:      10159  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12443  HIT:      12443  MISS:          0
cpu1_L1I LOAD      ACCESS:      12443  HIT:      12443  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65857  HIT:      65856  MISS:          1
cpu1_L1D LOAD      ACCESS:      22653  HIT:      22652  MISS:          1
cpu1_L1D RFO       ACCESS:      43204  HIT:      43204  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5119% MPKI: 0.0154397 Average ROB Occupancy at Mispredict: 172.766
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154399
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5117% MPKI: 0.0154038 Average ROB Occupancy at Mispredict: 171.244
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154038
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 0 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83372 instructions: 37041112 cycles: 20200000
cpu0_DTLB TOTAL     ACCESS:      34727  HIT:      34723  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19474  HIT:      19471  MISS:          3
cpu0_DTLB RFO       ACCESS:      15253  HIT:      15252  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10006  HIT:      10006  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10006  HIT:      10006  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12624  HIT:      12624  MISS:          0
cpu0_L1I LOAD      ACCESS:      12624  HIT:      12624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66474  HIT:      66474  MISS:          0
cpu0_L1D LOAD      ACCESS:      22825  HIT:      22825  MISS:          0
cpu0_L1D RFO       ACCESS:      43649  HIT:      43649  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83804 instructions: 37128495 cycles: 20200000
cpu1_DTLB TOTAL     ACCESS:      33518  HIT:      33518  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18893  HIT:      18893  MISS:          0
cpu1_DTLB RFO       ACCESS:      14625  HIT:      14625  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10225  HIT:      10225  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10225  HIT:      10225  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12449  HIT:      12449  MISS:          0
cpu1_L1I LOAD      ACCESS:      12449  HIT:      12449  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66789  HIT:      66789  MISS:          0
cpu1_L1D LOAD      ACCESS:      22824  HIT:      22824  MISS:          0
cpu1_L1D RFO       ACCESS:      43965  HIT:      43965  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83372 instructions: 37041112 cycles: 20200000
cpu0_DTLB TOTAL     ACCESS:      34727  HIT:      34723  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19474  HIT:      19471  MISS:          3
cpu0_DTLB RFO       ACCESS:      15253  HIT:      15252  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      10006  HIT:      10006  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10006  HIT:      10006  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12624  HIT:      12624  MISS:          0
cpu0_L1I LOAD      ACCESS:      12624  HIT:      12624  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66474  HIT:      66474  MISS:          0
cpu0_L1D LOAD      ACCESS:      22825  HIT:      22825  MISS:          0
cpu0_L1D RFO       ACCESS:      43649  HIT:      43649  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83804 instructions: 37128495 cycles: 20200000
cpu1_DTLB TOTAL     ACCESS:      33518  HIT:      33518  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18893  HIT:      18893  MISS:          0
cpu1_DTLB RFO       ACCESS:      14625  HIT:      14625  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10225  HIT:      10225  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10225  HIT:      10225  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12449  HIT:      12449  MISS:          0
cpu1_L1I LOAD      ACCESS:      12449  HIT:      12449  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66789  HIT:      66789  MISS:          0
cpu1_L1D LOAD      ACCESS:      22824  HIT:      22824  MISS:          0
cpu1_L1D RFO       ACCESS:      43965  HIT:      43965  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.57% MPKI: 0.0150102 Average ROB Occupancy at Mispredict: 178.644
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0150103
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.585% MPKI: 0.0148942 Average ROB Occupancy at Mispredict: 177.667
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0148942
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83388 instructions: 37227862 cycles: 20300000
cpu0_DTLB TOTAL     ACCESS:      34616  HIT:      34607  MISS:          9
cpu0_DTLB LOAD      ACCESS:      19498  HIT:      19491  MISS:          7
cpu0_DTLB RFO       ACCESS:      15118  HIT:      15116  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12518  HIT:      12518  MISS:          0
cpu0_L1I LOAD      ACCESS:      12518  HIT:      12518  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65943  HIT:      65943  MISS:          0
cpu0_L1D LOAD      ACCESS:      22761  HIT:      22761  MISS:          0
cpu0_L1D RFO       ACCESS:      43182  HIT:      43182  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83817 instructions: 37314778 cycles: 20300000
cpu1_DTLB TOTAL     ACCESS:      33181  HIT:      33168  MISS:         13
cpu1_DTLB LOAD      ACCESS:      18801  HIT:      18791  MISS:         10
cpu1_DTLB RFO       ACCESS:      14380  HIT:      14377  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10143  HIT:      10143  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10143  HIT:      10143  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12399  HIT:      12399  MISS:          0
cpu1_L1I LOAD      ACCESS:      12399  HIT:      12399  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65691  HIT:      65691  MISS:          0
cpu1_L1D LOAD      ACCESS:      22700  HIT:      22700  MISS:          0
cpu1_L1D RFO       ACCESS:      42991  HIT:      42991  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83388 instructions: 37227862 cycles: 20300000
cpu0_DTLB TOTAL     ACCESS:      34616  HIT:      34607  MISS:          9
cpu0_DTLB LOAD      ACCESS:      19498  HIT:      19491  MISS:          7
cpu0_DTLB RFO       ACCESS:      15118  HIT:      15116  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.55556 cycles
cpu0_ITLB TOTAL     ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12518  HIT:      12518  MISS:          0
cpu0_L1I LOAD      ACCESS:      12518  HIT:      12518  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65943  HIT:      65943  MISS:          0
cpu0_L1D LOAD      ACCESS:      22761  HIT:      22761  MISS:          0
cpu0_L1D RFO       ACCESS:      43182  HIT:      43182  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83817 instructions: 37314778 cycles: 20300000
cpu1_DTLB TOTAL     ACCESS:      33181  HIT:      33168  MISS:         13
cpu1_DTLB LOAD      ACCESS:      18801  HIT:      18791  MISS:         10
cpu1_DTLB RFO       ACCESS:      14380  HIT:      14377  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu1_ITLB TOTAL     ACCESS:      10143  HIT:      10143  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10143  HIT:      10143  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12399  HIT:      12399  MISS:          0
cpu1_L1I LOAD      ACCESS:      12399  HIT:      12399  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65691  HIT:      65691  MISS:          0
cpu1_L1D LOAD      ACCESS:      22700  HIT:      22700  MISS:          0
cpu1_L1D RFO       ACCESS:      42991  HIT:      42991  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5048% MPKI: 0.0152572 Average ROB Occupancy at Mispredict: 173.046
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0152574
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.4725% MPKI: 0.0154898 Average ROB Occupancy at Mispredict: 168.092
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0154898
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83412 instructions: 37415981 cycles: 20400000
cpu0_DTLB TOTAL     ACCESS:      34693  HIT:      34689  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19471  HIT:      19468  MISS:          3
cpu0_DTLB RFO       ACCESS:      15222  HIT:      15221  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10014  HIT:      10014  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10014  HIT:      10014  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66426  HIT:      66426  MISS:          0
cpu0_L1D LOAD      ACCESS:      22883  HIT:      22883  MISS:          0
cpu0_L1D RFO       ACCESS:      43543  HIT:      43543  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83844 instructions: 37504102 cycles: 20400000
cpu1_DTLB TOTAL     ACCESS:      33495  HIT:      33495  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18883  HIT:      18883  MISS:          0
cpu1_DTLB RFO       ACCESS:      14612  HIT:      14612  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10254  HIT:      10254  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10254  HIT:      10254  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I LOAD      ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66731  HIT:      66731  MISS:          0
cpu1_L1D LOAD      ACCESS:      22871  HIT:      22871  MISS:          0
cpu1_L1D RFO       ACCESS:      43860  HIT:      43860  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83412 instructions: 37415981 cycles: 20400000
cpu0_DTLB TOTAL     ACCESS:      34693  HIT:      34689  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19471  HIT:      19468  MISS:          3
cpu0_DTLB RFO       ACCESS:      15222  HIT:      15221  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      10014  HIT:      10014  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10014  HIT:      10014  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I LOAD      ACCESS:      12614  HIT:      12614  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66426  HIT:      66426  MISS:          0
cpu0_L1D LOAD      ACCESS:      22883  HIT:      22883  MISS:          0
cpu0_L1D RFO       ACCESS:      43543  HIT:      43543  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83844 instructions: 37504102 cycles: 20400000
cpu1_DTLB TOTAL     ACCESS:      33495  HIT:      33495  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18883  HIT:      18883  MISS:          0
cpu1_DTLB RFO       ACCESS:      14612  HIT:      14612  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10254  HIT:      10254  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10254  HIT:      10254  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I LOAD      ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66731  HIT:      66731  MISS:          0
cpu1_L1D LOAD      ACCESS:      22871  HIT:      22871  MISS:          0
cpu1_L1D RFO       ACCESS:      43860  HIT:      43860  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.52% MPKI: 0.0151538 Average ROB Occupancy at Mispredict: 174.138
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.015154
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5537% MPKI: 0.0149584 Average ROB Occupancy at Mispredict: 175.435
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0149584
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83439 instructions: 37605096 cycles: 20500000
cpu0_DTLB TOTAL     ACCESS:      34811  HIT:      34811  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19500  HIT:      19500  MISS:          0
cpu0_DTLB RFO       ACCESS:      15311  HIT:      15311  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10025  HIT:      10025  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10025  HIT:      10025  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12627  HIT:      12627  MISS:          0
cpu0_L1I LOAD      ACCESS:      12627  HIT:      12627  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66736  HIT:      66736  MISS:          0
cpu0_L1D LOAD      ACCESS:      22887  HIT:      22887  MISS:          0
cpu0_L1D RFO       ACCESS:      43849  HIT:      43849  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83861 instructions: 37691515 cycles: 20500000
cpu1_DTLB TOTAL     ACCESS:      33309  HIT:      33304  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18798  HIT:      18794  MISS:          4
cpu1_DTLB RFO       ACCESS:      14511  HIT:      14510  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10134  HIT:      10134  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10134  HIT:      10134  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12429  HIT:      12429  MISS:          0
cpu1_L1I LOAD      ACCESS:      12429  HIT:      12429  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66001  HIT:      66001  MISS:          0
cpu1_L1D LOAD      ACCESS:      22550  HIT:      22550  MISS:          0
cpu1_L1D RFO       ACCESS:      43451  HIT:      43451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83439 instructions: 37605096 cycles: 20500000
cpu0_DTLB TOTAL     ACCESS:      34811  HIT:      34811  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19500  HIT:      19500  MISS:          0
cpu0_DTLB RFO       ACCESS:      15311  HIT:      15311  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10025  HIT:      10025  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10025  HIT:      10025  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12627  HIT:      12627  MISS:          0
cpu0_L1I LOAD      ACCESS:      12627  HIT:      12627  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66736  HIT:      66736  MISS:          0
cpu0_L1D LOAD      ACCESS:      22887  HIT:      22887  MISS:          0
cpu0_L1D RFO       ACCESS:      43849  HIT:      43849  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83861 instructions: 37691515 cycles: 20500000
cpu1_DTLB TOTAL     ACCESS:      33309  HIT:      33304  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18798  HIT:      18794  MISS:          4
cpu1_DTLB RFO       ACCESS:      14511  HIT:      14510  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10134  HIT:      10134  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10134  HIT:      10134  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12429  HIT:      12429  MISS:          0
cpu1_L1I LOAD      ACCESS:      12429  HIT:      12429  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66001  HIT:      66001  MISS:          0
cpu1_L1D LOAD      ACCESS:      22550  HIT:      22550  MISS:          0
cpu1_L1D RFO       ACCESS:      43451  HIT:      43451  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6001% MPKI: 0.0145989 Average ROB Occupancy at Mispredict: 180.821
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0145991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5963% MPKI: 0.014486 Average ROB Occupancy at Mispredict: 178.319
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.014486
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 4 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83458 instructions: 37792438 cycles: 20600000
cpu0_DTLB TOTAL     ACCESS:      34632  HIT:      34627  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19432  HIT:      19428  MISS:          4
cpu0_DTLB RFO       ACCESS:      15200  HIT:      15199  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9927  HIT:       9927  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9927  HIT:       9927  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12592  HIT:      12592  MISS:          0
cpu0_L1I LOAD      ACCESS:      12592  HIT:      12592  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66085  HIT:      66085  MISS:          0
cpu0_L1D LOAD      ACCESS:      22679  HIT:      22679  MISS:          0
cpu0_L1D RFO       ACCESS:      43406  HIT:      43406  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83891 instructions: 37881464 cycles: 20600000
cpu1_DTLB TOTAL     ACCESS:      33607  HIT:      33607  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18964  HIT:      18964  MISS:          0
cpu1_DTLB RFO       ACCESS:      14643  HIT:      14643  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10231  HIT:      10231  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10231  HIT:      10231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I LOAD      ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66871  HIT:      66871  MISS:          0
cpu1_L1D LOAD      ACCESS:      22824  HIT:      22824  MISS:          0
cpu1_L1D RFO       ACCESS:      44047  HIT:      44047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83458 instructions: 37792438 cycles: 20600000
cpu0_DTLB TOTAL     ACCESS:      34632  HIT:      34627  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19432  HIT:      19428  MISS:          4
cpu0_DTLB RFO       ACCESS:      15200  HIT:      15199  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:       9927  HIT:       9927  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9927  HIT:       9927  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12592  HIT:      12592  MISS:          0
cpu0_L1I LOAD      ACCESS:      12592  HIT:      12592  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66085  HIT:      66085  MISS:          0
cpu0_L1D LOAD      ACCESS:      22679  HIT:      22679  MISS:          0
cpu0_L1D RFO       ACCESS:      43406  HIT:      43406  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83891 instructions: 37881464 cycles: 20600000
cpu1_DTLB TOTAL     ACCESS:      33607  HIT:      33607  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18964  HIT:      18964  MISS:          0
cpu1_DTLB RFO       ACCESS:      14643  HIT:      14643  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10231  HIT:      10231  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10231  HIT:      10231  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I LOAD      ACCESS:      12478  HIT:      12478  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66871  HIT:      66871  MISS:          0
cpu1_L1D LOAD      ACCESS:      22824  HIT:      22824  MISS:          0
cpu1_L1D RFO       ACCESS:      44047  HIT:      44047  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6014% MPKI: 0.0144472 Average ROB Occupancy at Mispredict: 180.771
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0144473
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6321% MPKI: 0.0143606 Average ROB Occupancy at Mispredict: 180.781
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0143606
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83489 instructions: 37982230 cycles: 20700000
cpu0_DTLB TOTAL     ACCESS:      34883  HIT:      34883  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19539  MISS:          0
cpu0_DTLB RFO       ACCESS:      15344  HIT:      15344  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10045  HIT:      10045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10045  HIT:      10045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12660  HIT:      12660  MISS:          0
cpu0_L1I LOAD      ACCESS:      12660  HIT:      12660  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66890  HIT:      66890  MISS:          0
cpu0_L1D LOAD      ACCESS:      22914  HIT:      22914  MISS:          0
cpu0_L1D RFO       ACCESS:      43976  HIT:      43976  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83915 instructions: 38070352 cycles: 20700000
cpu1_DTLB TOTAL     ACCESS:      33457  HIT:      33452  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18890  HIT:      18886  MISS:          4
cpu1_DTLB RFO       ACCESS:      14567  HIT:      14566  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12460  HIT:      12460  MISS:          0
cpu1_L1I LOAD      ACCESS:      12460  HIT:      12460  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66527  HIT:      66527  MISS:          0
cpu1_L1D LOAD      ACCESS:      22792  HIT:      22792  MISS:          0
cpu1_L1D RFO       ACCESS:      43735  HIT:      43735  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83489 instructions: 37982230 cycles: 20700000
cpu0_DTLB TOTAL     ACCESS:      34883  HIT:      34883  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19539  MISS:          0
cpu0_DTLB RFO       ACCESS:      15344  HIT:      15344  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10045  HIT:      10045  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10045  HIT:      10045  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12660  HIT:      12660  MISS:          0
cpu0_L1I LOAD      ACCESS:      12660  HIT:      12660  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66890  HIT:      66890  MISS:          0
cpu0_L1D LOAD      ACCESS:      22914  HIT:      22914  MISS:          0
cpu0_L1D RFO       ACCESS:      43976  HIT:      43976  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83915 instructions: 38070352 cycles: 20700000
cpu1_DTLB TOTAL     ACCESS:      33457  HIT:      33452  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18890  HIT:      18886  MISS:          4
cpu1_DTLB RFO       ACCESS:      14567  HIT:      14566  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12460  HIT:      12460  MISS:          0
cpu1_L1I LOAD      ACCESS:      12460  HIT:      12460  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66527  HIT:      66527  MISS:          0
cpu1_L1D LOAD      ACCESS:      22792  HIT:      22792  MISS:          0
cpu1_L1D RFO       ACCESS:      43735  HIT:      43735  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.628% MPKI: 0.0143487 Average ROB Occupancy at Mispredict: 182.508
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0143488
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5808% MPKI: 0.0145783 Average ROB Occupancy at Mispredict: 176.564
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0145783
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83505 instructions: 38169016 cycles: 20800000
cpu0_DTLB TOTAL     ACCESS:      34565  HIT:      34555  MISS:         10
cpu0_DTLB LOAD      ACCESS:      19417  HIT:      19409  MISS:          8
cpu0_DTLB RFO       ACCESS:      15148  HIT:      15146  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9937  HIT:       9937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9937  HIT:       9937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I LOAD      ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65867  HIT:      65867  MISS:          0
cpu0_L1D LOAD      ACCESS:      22571  HIT:      22571  MISS:          0
cpu0_L1D RFO       ACCESS:      43296  HIT:      43296  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83932 instructions: 38257770 cycles: 20800000
cpu1_DTLB TOTAL     ACCESS:      33311  HIT:      33306  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18778  HIT:      18774  MISS:          4
cpu1_DTLB RFO       ACCESS:      14533  HIT:      14532  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12461  HIT:      12461  MISS:          0
cpu1_L1I LOAD      ACCESS:      12461  HIT:      12461  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66028  HIT:      66028  MISS:          0
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22505  MISS:          0
cpu1_L1D RFO       ACCESS:      43523  HIT:      43523  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83505 instructions: 38169016 cycles: 20800000
cpu0_DTLB TOTAL     ACCESS:      34565  HIT:      34555  MISS:         10
cpu0_DTLB LOAD      ACCESS:      19417  HIT:      19409  MISS:          8
cpu0_DTLB RFO       ACCESS:      15148  HIT:      15146  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9937  HIT:       9937  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9937  HIT:       9937  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I LOAD      ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65867  HIT:      65867  MISS:          0
cpu0_L1D LOAD      ACCESS:      22571  HIT:      22571  MISS:          0
cpu0_L1D RFO       ACCESS:      43296  HIT:      43296  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83932 instructions: 38257770 cycles: 20800000
cpu1_DTLB TOTAL     ACCESS:      33311  HIT:      33306  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18778  HIT:      18774  MISS:          4
cpu1_DTLB RFO       ACCESS:      14533  HIT:      14532  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10155  HIT:      10155  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12461  HIT:      12461  MISS:          0
cpu1_L1I LOAD      ACCESS:      12461  HIT:      12461  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66028  HIT:      66028  MISS:          0
cpu1_L1D LOAD      ACCESS:      22505  HIT:      22505  MISS:          0
cpu1_L1D RFO       ACCESS:      43523  HIT:      43523  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5513% MPKI: 0.0145404 Average ROB Occupancy at Mispredict: 177.876
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0145406
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6001% MPKI: 0.0142193 Average ROB Occupancy at Mispredict: 180.028
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0142193
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 8 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83525 instructions: 38356723 cycles: 20900000
cpu0_DTLB TOTAL     ACCESS:      34681  HIT:      34681  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19417  HIT:      19417  MISS:          0
cpu0_DTLB RFO       ACCESS:      15264  HIT:      15264  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I LOAD      ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66259  HIT:      66258  MISS:          1
cpu0_L1D LOAD      ACCESS:      22620  HIT:      22619  MISS:          1
cpu0_L1D RFO       ACCESS:      43639  HIT:      43639  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8394 instructions: 38443544 cycles: 20900000
cpu1_DTLB TOTAL     ACCESS:      33207  HIT:      33191  MISS:         16
cpu1_DTLB LOAD      ACCESS:      18789  HIT:      18776  MISS:         13
cpu1_DTLB RFO       ACCESS:      14418  HIT:      14415  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10121  HIT:      10121  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10121  HIT:      10121  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12359  HIT:      12359  MISS:          0
cpu1_L1I LOAD      ACCESS:      12359  HIT:      12359  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65547  HIT:      65544  MISS:          3
cpu1_L1D LOAD      ACCESS:      22491  HIT:      22488  MISS:          3
cpu1_L1D RFO       ACCESS:      43056  HIT:      43056  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83525 instructions: 38356723 cycles: 20900000
cpu0_DTLB TOTAL     ACCESS:      34681  HIT:      34681  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19417  HIT:      19417  MISS:          0
cpu0_DTLB RFO       ACCESS:      15264  HIT:      15264  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I LOAD      ACCESS:      12604  HIT:      12604  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66259  HIT:      66258  MISS:          1
cpu0_L1D LOAD      ACCESS:      22620  HIT:      22619  MISS:          1
cpu0_L1D RFO       ACCESS:      43639  HIT:      43639  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8394 instructions: 38443544 cycles: 20900000
cpu1_DTLB TOTAL     ACCESS:      33207  HIT:      33191  MISS:         16
cpu1_DTLB LOAD      ACCESS:      18789  HIT:      18776  MISS:         13
cpu1_DTLB RFO       ACCESS:      14418  HIT:      14415  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.875 cycles
cpu1_ITLB TOTAL     ACCESS:      10121  HIT:      10121  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10121  HIT:      10121  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12359  HIT:      12359  MISS:          0
cpu1_L1I LOAD      ACCESS:      12359  HIT:      12359  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65547  HIT:      65544  MISS:          3
cpu1_L1D LOAD      ACCESS:      22491  HIT:      22488  MISS:          3
cpu1_L1D RFO       ACCESS:      43056  HIT:      43056  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6317% MPKI: 0.0139739 Average ROB Occupancy at Mispredict: 185.118
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0139741
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5116% MPKI: 0.0146188 Average ROB Occupancy at Mispredict: 172.258
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0146188
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83528 instructions: 38540918 cycles: 21000000
cpu0_DTLB TOTAL     ACCESS:      34333  HIT:      34313  MISS:         20
cpu0_DTLB LOAD      ACCESS:      19362  HIT:      19345  MISS:         17
cpu0_DTLB RFO       ACCESS:      14971  HIT:      14968  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9861  HIT:       9861  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9861  HIT:       9861  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12433  HIT:      12433  MISS:          0
cpu0_L1I LOAD      ACCESS:      12433  HIT:      12433  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65153  HIT:      65149  MISS:          4
cpu0_L1D LOAD      ACCESS:      22489  HIT:      22485  MISS:          4
cpu0_L1D RFO       ACCESS:      42664  HIT:      42664  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83953 instructions: 38630207 cycles: 21000000
cpu1_DTLB TOTAL     ACCESS:      33334  HIT:      33331  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18842  HIT:      18839  MISS:          3
cpu1_DTLB RFO       ACCESS:      14492  HIT:      14492  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12404  HIT:      12404  MISS:          0
cpu1_L1I LOAD      ACCESS:      12404  HIT:      12404  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65868  HIT:      65865  MISS:          3
cpu1_L1D LOAD      ACCESS:      22482  HIT:      22479  MISS:          3
cpu1_L1D RFO       ACCESS:      43386  HIT:      43386  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83528 instructions: 38540918 cycles: 21000000
cpu0_DTLB TOTAL     ACCESS:      34333  HIT:      34313  MISS:         20
cpu0_DTLB LOAD      ACCESS:      19362  HIT:      19345  MISS:         17
cpu0_DTLB RFO       ACCESS:      14971  HIT:      14968  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.45 cycles
cpu0_ITLB TOTAL     ACCESS:       9861  HIT:       9861  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9861  HIT:       9861  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12433  HIT:      12433  MISS:          0
cpu0_L1I LOAD      ACCESS:      12433  HIT:      12433  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65153  HIT:      65149  MISS:          4
cpu0_L1D LOAD      ACCESS:      22489  HIT:      22485  MISS:          4
cpu0_L1D RFO       ACCESS:      42664  HIT:      42664  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.75 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83953 instructions: 38630207 cycles: 21000000
cpu1_DTLB TOTAL     ACCESS:      33334  HIT:      33331  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18842  HIT:      18839  MISS:          3
cpu1_DTLB RFO       ACCESS:      14492  HIT:      14492  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12404  HIT:      12404  MISS:          0
cpu1_L1I LOAD      ACCESS:      12404  HIT:      12404  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65868  HIT:      65865  MISS:          3
cpu1_L1D LOAD      ACCESS:      22482  HIT:      22479  MISS:          3
cpu1_L1D RFO       ACCESS:      43386  HIT:      43386  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.476% MPKI: 0.0147115 Average ROB Occupancy at Mispredict: 171.757
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0147116
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6067% MPKI: 0.0139787 Average ROB Occupancy at Mispredict: 180.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0139787
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83547 instructions: 38728321 cycles: 21100000
cpu0_DTLB TOTAL     ACCESS:      34671  HIT:      34671  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19423  HIT:      19423  MISS:          0
cpu0_DTLB RFO       ACCESS:      15248  HIT:      15248  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12596  HIT:      12596  MISS:          0
cpu0_L1I LOAD      ACCESS:      12596  HIT:      12596  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66126  HIT:      66125  MISS:          1
cpu0_L1D LOAD      ACCESS:      22526  HIT:      22525  MISS:          1
cpu0_L1D RFO       ACCESS:      43600  HIT:      43600  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83972 instructions: 38818178 cycles: 21100000
cpu1_DTLB TOTAL     ACCESS:      33447  HIT:      33447  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18873  HIT:      18873  MISS:          0
cpu1_DTLB RFO       ACCESS:      14574  HIT:      14574  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10183  HIT:      10183  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10183  HIT:      10183  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12421  HIT:      12421  MISS:          0
cpu1_L1I LOAD      ACCESS:      12421  HIT:      12421  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66282  HIT:      66282  MISS:          0
cpu1_L1D LOAD      ACCESS:      22540  HIT:      22540  MISS:          0
cpu1_L1D RFO       ACCESS:      43742  HIT:      43742  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83547 instructions: 38728321 cycles: 21100000
cpu0_DTLB TOTAL     ACCESS:      34671  HIT:      34671  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19423  HIT:      19423  MISS:          0
cpu0_DTLB RFO       ACCESS:      15248  HIT:      15248  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9971  HIT:       9971  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12596  HIT:      12596  MISS:          0
cpu0_L1I LOAD      ACCESS:      12596  HIT:      12596  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66126  HIT:      66125  MISS:          1
cpu0_L1D LOAD      ACCESS:      22526  HIT:      22525  MISS:          1
cpu0_L1D RFO       ACCESS:      43600  HIT:      43600  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83972 instructions: 38818178 cycles: 21100000
cpu1_DTLB TOTAL     ACCESS:      33447  HIT:      33447  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18873  HIT:      18873  MISS:          0
cpu1_DTLB RFO       ACCESS:      14574  HIT:      14574  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10183  HIT:      10183  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10183  HIT:      10183  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12421  HIT:      12421  MISS:          0
cpu1_L1I LOAD      ACCESS:      12421  HIT:      12421  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66282  HIT:      66282  MISS:          0
cpu1_L1D LOAD      ACCESS:      22540  HIT:      22540  MISS:          0
cpu1_L1D RFO       ACCESS:      43742  HIT:      43742  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6549% MPKI: 0.0136591 Average ROB Occupancy at Mispredict: 187.769
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0136593
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6437% MPKI: 0.0137049 Average ROB Occupancy at Mispredict: 183.605
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0137049
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83562 instructions: 38915144 cycles: 21200000
cpu0_DTLB TOTAL     ACCESS:      34643  HIT:      34639  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19472  HIT:      19468  MISS:          4
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9948  HIT:       9948  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9948  HIT:       9948  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I LOAD      ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66038  HIT:      66038  MISS:          0
cpu0_L1D LOAD      ACCESS:      22657  HIT:      22657  MISS:          0
cpu0_L1D RFO       ACCESS:      43381  HIT:      43381  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83984 instructions: 39004610 cycles: 21200000
cpu1_DTLB TOTAL     ACCESS:      33335  HIT:      33324  MISS:         11
cpu1_DTLB LOAD      ACCESS:      18904  HIT:      18893  MISS:         11
cpu1_DTLB RFO       ACCESS:      14431  HIT:      14431  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10189  HIT:      10189  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10189  HIT:      10189  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12334  HIT:      12334  MISS:          0
cpu1_L1I LOAD      ACCESS:      12334  HIT:      12334  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65874  HIT:      65873  MISS:          1
cpu1_L1D LOAD      ACCESS:      22690  HIT:      22689  MISS:          1
cpu1_L1D RFO       ACCESS:      43184  HIT:      43184  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83562 instructions: 38915144 cycles: 21200000
cpu0_DTLB TOTAL     ACCESS:      34643  HIT:      34639  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19472  HIT:      19468  MISS:          4
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9948  HIT:       9948  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9948  HIT:       9948  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I LOAD      ACCESS:      12543  HIT:      12543  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66038  HIT:      66038  MISS:          0
cpu0_L1D LOAD      ACCESS:      22657  HIT:      22657  MISS:          0
cpu0_L1D RFO       ACCESS:      43381  HIT:      43381  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.83984 instructions: 39004610 cycles: 21200000
cpu1_DTLB TOTAL     ACCESS:      33335  HIT:      33324  MISS:         11
cpu1_DTLB LOAD      ACCESS:      18904  HIT:      18893  MISS:         11
cpu1_DTLB RFO       ACCESS:      14431  HIT:      14431  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.81818 cycles
cpu1_ITLB TOTAL     ACCESS:      10189  HIT:      10189  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10189  HIT:      10189  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12334  HIT:      12334  MISS:          0
cpu1_L1I LOAD      ACCESS:      12334  HIT:      12334  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65874  HIT:      65873  MISS:          1
cpu1_L1D LOAD      ACCESS:      22690  HIT:      22689  MISS:          1
cpu1_L1D RFO       ACCESS:      43184  HIT:      43184  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5825% MPKI: 0.0140304 Average ROB Occupancy at Mispredict: 180.654
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0140305
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5144% MPKI: 0.0144598 Average ROB Occupancy at Mispredict: 172.067
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0144598
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 12 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8358 instructions: 39102591 cycles: 21300000
cpu0_DTLB TOTAL     ACCESS:      34707  HIT:      34700  MISS:          7
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19504  MISS:          7
cpu0_DTLB RFO       ACCESS:      15196  HIT:      15196  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9981  HIT:       9981  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9981  HIT:       9981  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12534  HIT:      12534  MISS:          0
cpu0_L1I LOAD      ACCESS:      12534  HIT:      12534  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66246  HIT:      66244  MISS:          2
cpu0_L1D LOAD      ACCESS:      22789  HIT:      22787  MISS:          2
cpu0_L1D RFO       ACCESS:      43457  HIT:      43457  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84008 instructions: 39193726 cycles: 21300000
cpu1_DTLB TOTAL     ACCESS:      33512  HIT:      33512  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18913  HIT:      18913  MISS:          0
cpu1_DTLB RFO       ACCESS:      14599  HIT:      14599  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12414  HIT:      12414  MISS:          0
cpu1_L1I LOAD      ACCESS:      12414  HIT:      12414  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66645  HIT:      66643  MISS:          2
cpu1_L1D LOAD      ACCESS:      22754  HIT:      22752  MISS:          2
cpu1_L1D RFO       ACCESS:      43891  HIT:      43891  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8358 instructions: 39102591 cycles: 21300000
cpu0_DTLB TOTAL     ACCESS:      34707  HIT:      34700  MISS:          7
cpu0_DTLB LOAD      ACCESS:      19511  HIT:      19504  MISS:          7
cpu0_DTLB RFO       ACCESS:      15196  HIT:      15196  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu0_ITLB TOTAL     ACCESS:       9981  HIT:       9981  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9981  HIT:       9981  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12534  HIT:      12534  MISS:          0
cpu0_L1I LOAD      ACCESS:      12534  HIT:      12534  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66246  HIT:      66244  MISS:          2
cpu0_L1D LOAD      ACCESS:      22789  HIT:      22787  MISS:          2
cpu0_L1D RFO       ACCESS:      43457  HIT:      43457  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84008 instructions: 39193726 cycles: 21300000
cpu1_DTLB TOTAL     ACCESS:      33512  HIT:      33512  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18913  HIT:      18913  MISS:          0
cpu1_DTLB RFO       ACCESS:      14599  HIT:      14599  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12414  HIT:      12414  MISS:          0
cpu1_L1I LOAD      ACCESS:      12414  HIT:      12414  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66645  HIT:      66643  MISS:          2
cpu1_L1D LOAD      ACCESS:      22754  HIT:      22752  MISS:          2
cpu1_L1D RFO       ACCESS:      43891  HIT:      43891  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5546% MPKI: 0.0142189 Average ROB Occupancy at Mispredict: 177.822
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.014219
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5977% MPKI: 0.0139818 Average ROB Occupancy at Mispredict: 179.464
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0139818
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83607 instructions: 39291846 cycles: 21400000
cpu0_DTLB TOTAL     ACCESS:      34879  HIT:      34879  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19570  HIT:      19570  MISS:          0
cpu0_DTLB RFO       ACCESS:      15309  HIT:      15309  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10032  HIT:      10032  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10032  HIT:      10032  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12629  HIT:      12629  MISS:          0
cpu0_L1I LOAD      ACCESS:      12629  HIT:      12629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66807  HIT:      66805  MISS:          2
cpu0_L1D LOAD      ACCESS:      22930  HIT:      22928  MISS:          2
cpu0_L1D RFO       ACCESS:      43877  HIT:      43877  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84033 instructions: 39383160 cycles: 21400000
cpu1_DTLB TOTAL     ACCESS:      33562  HIT:      33562  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18970  HIT:      18970  MISS:          0
cpu1_DTLB RFO       ACCESS:      14592  HIT:      14592  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10275  HIT:      10275  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10275  HIT:      10275  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I LOAD      ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66791  HIT:      66790  MISS:          1
cpu1_L1D LOAD      ACCESS:      22917  HIT:      22916  MISS:          1
cpu1_L1D RFO       ACCESS:      43874  HIT:      43874  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83607 instructions: 39291846 cycles: 21400000
cpu0_DTLB TOTAL     ACCESS:      34879  HIT:      34879  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19570  HIT:      19570  MISS:          0
cpu0_DTLB RFO       ACCESS:      15309  HIT:      15309  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10032  HIT:      10032  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10032  HIT:      10032  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12629  HIT:      12629  MISS:          0
cpu0_L1I LOAD      ACCESS:      12629  HIT:      12629  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66807  HIT:      66805  MISS:          2
cpu0_L1D LOAD      ACCESS:      22930  HIT:      22928  MISS:          2
cpu0_L1D RFO       ACCESS:      43877  HIT:      43877  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84033 instructions: 39383160 cycles: 21400000
cpu1_DTLB TOTAL     ACCESS:      33562  HIT:      33562  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18970  HIT:      18970  MISS:          0
cpu1_DTLB RFO       ACCESS:      14592  HIT:      14592  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10275  HIT:      10275  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10275  HIT:      10275  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I LOAD      ACCESS:      12445  HIT:      12445  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66791  HIT:      66790  MISS:          1
cpu1_L1D LOAD      ACCESS:      22917  HIT:      22916  MISS:          1
cpu1_L1D RFO       ACCESS:      43874  HIT:      43874  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5836% MPKI: 0.0140486 Average ROB Occupancy at Mispredict: 179.955
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0140487
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5664% MPKI: 0.0141939 Average ROB Occupancy at Mispredict: 176.383
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0141939
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83633 instructions: 39481018 cycles: 21500000
cpu0_DTLB TOTAL     ACCESS:      34865  HIT:      34865  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19577  HIT:      19577  MISS:          0
cpu0_DTLB RFO       ACCESS:      15288  HIT:      15288  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10050  HIT:      10050  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10050  HIT:      10050  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12620  HIT:      12620  MISS:          0
cpu0_L1I LOAD      ACCESS:      12620  HIT:      12620  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66818  HIT:      66818  MISS:          0
cpu0_L1D LOAD      ACCESS:      22992  HIT:      22992  MISS:          0
cpu0_L1D RFO       ACCESS:      43826  HIT:      43826  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84059 instructions: 39572673 cycles: 21500000
cpu1_DTLB TOTAL     ACCESS:      33542  HIT:      33542  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18940  HIT:      18940  MISS:          0
cpu1_DTLB RFO       ACCESS:      14602  HIT:      14602  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10241  HIT:      10241  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10241  HIT:      10241  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12440  HIT:      12440  MISS:          0
cpu1_L1I LOAD      ACCESS:      12440  HIT:      12440  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66793  HIT:      66793  MISS:          0
cpu1_L1D LOAD      ACCESS:      22871  HIT:      22871  MISS:          0
cpu1_L1D RFO       ACCESS:      43922  HIT:      43922  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83633 instructions: 39481018 cycles: 21500000
cpu0_DTLB TOTAL     ACCESS:      34865  HIT:      34865  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19577  HIT:      19577  MISS:          0
cpu0_DTLB RFO       ACCESS:      15288  HIT:      15288  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10050  HIT:      10050  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10050  HIT:      10050  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12620  HIT:      12620  MISS:          0
cpu0_L1I LOAD      ACCESS:      12620  HIT:      12620  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66818  HIT:      66818  MISS:          0
cpu0_L1D LOAD      ACCESS:      22992  HIT:      22992  MISS:          0
cpu0_L1D RFO       ACCESS:      43826  HIT:      43826  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84059 instructions: 39572673 cycles: 21500000
cpu1_DTLB TOTAL     ACCESS:      33542  HIT:      33542  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18940  HIT:      18940  MISS:          0
cpu1_DTLB RFO       ACCESS:      14602  HIT:      14602  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10241  HIT:      10241  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10241  HIT:      10241  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12440  HIT:      12440  MISS:          0
cpu1_L1I LOAD      ACCESS:      12440  HIT:      12440  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66793  HIT:      66793  MISS:          0
cpu1_L1D LOAD      ACCESS:      22871  HIT:      22871  MISS:          0
cpu1_L1D RFO       ACCESS:      43922  HIT:      43922  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5651% MPKI: 0.0141332 Average ROB Occupancy at Mispredict: 177.966
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0141334
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5827% MPKI: 0.0139996 Average ROB Occupancy at Mispredict: 177.067
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0139996
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83652 instructions: 39668861 cycles: 21600000
cpu0_DTLB TOTAL     ACCESS:      34769  HIT:      34768  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19566  HIT:      19565  MISS:          1
cpu0_DTLB RFO       ACCESS:      15203  HIT:      15203  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10022  HIT:      10022  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10022  HIT:      10022  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12584  HIT:      12584  MISS:          0
cpu0_L1I LOAD      ACCESS:      12584  HIT:      12584  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66390  HIT:      66390  MISS:          0
cpu0_L1D LOAD      ACCESS:      22899  HIT:      22899  MISS:          0
cpu0_L1D RFO       ACCESS:      43491  HIT:      43491  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84073 instructions: 39759664 cycles: 21600000
cpu1_DTLB TOTAL     ACCESS:      33361  HIT:      33357  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18888  HIT:      18884  MISS:          4
cpu1_DTLB RFO       ACCESS:      14473  HIT:      14473  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10162  HIT:      10162  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10162  HIT:      10162  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12365  HIT:      12365  MISS:          0
cpu1_L1I LOAD      ACCESS:      12365  HIT:      12365  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66024  HIT:      66024  MISS:          0
cpu1_L1D LOAD      ACCESS:      22703  HIT:      22703  MISS:          0
cpu1_L1D RFO       ACCESS:      43321  HIT:      43321  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83652 instructions: 39668861 cycles: 21600000
cpu0_DTLB TOTAL     ACCESS:      34769  HIT:      34768  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19566  HIT:      19565  MISS:          1
cpu0_DTLB RFO       ACCESS:      15203  HIT:      15203  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu0_ITLB TOTAL     ACCESS:      10022  HIT:      10022  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10022  HIT:      10022  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12584  HIT:      12584  MISS:          0
cpu0_L1I LOAD      ACCESS:      12584  HIT:      12584  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66390  HIT:      66390  MISS:          0
cpu0_L1D LOAD      ACCESS:      22899  HIT:      22899  MISS:          0
cpu0_L1D RFO       ACCESS:      43491  HIT:      43491  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84073 instructions: 39759664 cycles: 21600000
cpu1_DTLB TOTAL     ACCESS:      33361  HIT:      33357  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18888  HIT:      18884  MISS:          4
cpu1_DTLB RFO       ACCESS:      14473  HIT:      14473  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10162  HIT:      10162  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10162  HIT:      10162  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12365  HIT:      12365  MISS:          0
cpu1_L1I LOAD      ACCESS:      12365  HIT:      12365  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66024  HIT:      66024  MISS:          0
cpu1_L1D LOAD      ACCESS:      22703  HIT:      22703  MISS:          0
cpu1_L1D RFO       ACCESS:      43321  HIT:      43321  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5331% MPKI: 0.0141923 Average ROB Occupancy at Mispredict: 176.03
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0141925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5136% MPKI: 0.0142104 Average ROB Occupancy at Mispredict: 172.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0142104
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 16 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83671 instructions: 39856710 cycles: 21700000
cpu0_DTLB TOTAL     ACCESS:      34748  HIT:      34745  MISS:          3
cpu0_DTLB LOAD      ACCESS:      19524  HIT:      19521  MISS:          3
cpu0_DTLB RFO       ACCESS:      15224  HIT:      15224  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9961  HIT:       9961  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9961  HIT:       9961  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I LOAD      ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66282  HIT:      66282  MISS:          0
cpu0_L1D LOAD      ACCESS:      22712  HIT:      22712  MISS:          0
cpu0_L1D RFO       ACCESS:      43570  HIT:      43570  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84097 instructions: 39949020 cycles: 21700000
cpu1_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18959  HIT:      18959  MISS:          0
cpu1_DTLB RFO       ACCESS:      14607  HIT:      14607  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I LOAD      ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66725  HIT:      66725  MISS:          0
cpu1_L1D LOAD      ACCESS:      22818  HIT:      22818  MISS:          0
cpu1_L1D RFO       ACCESS:      43907  HIT:      43907  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83671 instructions: 39856710 cycles: 21700000
cpu0_DTLB TOTAL     ACCESS:      34748  HIT:      34745  MISS:          3
cpu0_DTLB LOAD      ACCESS:      19524  HIT:      19521  MISS:          3
cpu0_DTLB RFO       ACCESS:      15224  HIT:      15224  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu0_ITLB TOTAL     ACCESS:       9961  HIT:       9961  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9961  HIT:       9961  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I LOAD      ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66282  HIT:      66282  MISS:          0
cpu0_L1D LOAD      ACCESS:      22712  HIT:      22712  MISS:          0
cpu0_L1D RFO       ACCESS:      43570  HIT:      43570  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84097 instructions: 39949020 cycles: 21700000
cpu1_DTLB TOTAL     ACCESS:      33566  HIT:      33566  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18959  HIT:      18959  MISS:          0
cpu1_DTLB RFO       ACCESS:      14607  HIT:      14607  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10224  HIT:      10224  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I LOAD      ACCESS:      12434  HIT:      12434  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66725  HIT:      66725  MISS:          0
cpu1_L1D LOAD      ACCESS:      22818  HIT:      22818  MISS:          0
cpu1_L1D RFO       ACCESS:      43907  HIT:      43907  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5903% MPKI: 0.0137491 Average ROB Occupancy at Mispredict: 180.516
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0137493
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5921% MPKI: 0.0137926 Average ROB Occupancy at Mispredict: 178.561
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.50319e-05
BRANCH_CONDITIONAL: 0.0137675
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83695 instructions: 40045478 cycles: 21800000
cpu0_DTLB TOTAL     ACCESS:      34852  HIT:      34852  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19563  HIT:      19563  MISS:          0
cpu0_DTLB RFO       ACCESS:      15289  HIT:      15289  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12558  HIT:      12558  MISS:          0
cpu0_L1I LOAD      ACCESS:      12558  HIT:      12558  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66664  HIT:      66664  MISS:          0
cpu0_L1D LOAD      ACCESS:      22878  HIT:      22878  MISS:          0
cpu0_L1D RFO       ACCESS:      43786  HIT:      43786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84113 instructions: 40136602 cycles: 21800000
cpu1_DTLB TOTAL     ACCESS:      33378  HIT:      33374  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18843  HIT:      18839  MISS:          4
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14535  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12412  HIT:      12412  MISS:          0
cpu1_L1I LOAD      ACCESS:      12412  HIT:      12412  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66132  HIT:      66132  MISS:          0
cpu1_L1D LOAD      ACCESS:      22591  HIT:      22591  MISS:          0
cpu1_L1D RFO       ACCESS:      43541  HIT:      43541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83695 instructions: 40045478 cycles: 21800000
cpu0_DTLB TOTAL     ACCESS:      34852  HIT:      34852  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19563  HIT:      19563  MISS:          0
cpu0_DTLB RFO       ACCESS:      15289  HIT:      15289  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9984  HIT:       9984  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12558  HIT:      12558  MISS:          0
cpu0_L1I LOAD      ACCESS:      12558  HIT:      12558  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66664  HIT:      66664  MISS:          0
cpu0_L1D LOAD      ACCESS:      22878  HIT:      22878  MISS:          0
cpu0_L1D RFO       ACCESS:      43786  HIT:      43786  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84113 instructions: 40136602 cycles: 21800000
cpu1_DTLB TOTAL     ACCESS:      33378  HIT:      33374  MISS:          4
cpu1_DTLB LOAD      ACCESS:      18843  HIT:      18839  MISS:          4
cpu1_DTLB RFO       ACCESS:      14535  HIT:      14535  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10165  HIT:      10165  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12412  HIT:      12412  MISS:          0
cpu1_L1I LOAD      ACCESS:      12412  HIT:      12412  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66132  HIT:      66132  MISS:          0
cpu1_L1D LOAD      ACCESS:      22591  HIT:      22591  MISS:          0
cpu1_L1D RFO       ACCESS:      43541  HIT:      43541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.574% MPKI: 0.0138092 Average ROB Occupancy at Mispredict: 179.769
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.49716e-05
BRANCH_CONDITIONAL: 0.0137843
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5906% MPKI: 0.0136285 Average ROB Occupancy at Mispredict: 178.711
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0136285
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83712 instructions: 40232937 cycles: 21900000
cpu0_DTLB TOTAL     ACCESS:      34674  HIT:      34670  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19470  HIT:      19466  MISS:          4
cpu0_DTLB RFO       ACCESS:      15204  HIT:      15204  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9985  HIT:       9985  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9985  HIT:       9985  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I LOAD      ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66137  HIT:      66137  MISS:          0
cpu0_L1D LOAD      ACCESS:      22643  HIT:      22643  MISS:          0
cpu0_L1D RFO       ACCESS:      43494  HIT:      43494  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84136 instructions: 40325738 cycles: 21900000
cpu1_DTLB TOTAL     ACCESS:      33534  HIT:      33534  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18945  HIT:      18945  MISS:          0
cpu1_DTLB RFO       ACCESS:      14589  HIT:      14589  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10235  HIT:      10235  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10235  HIT:      10235  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12447  HIT:      12447  MISS:          0
cpu1_L1I LOAD      ACCESS:      12447  HIT:      12447  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66659  HIT:      66659  MISS:          0
cpu1_L1D LOAD      ACCESS:      22792  HIT:      22792  MISS:          0
cpu1_L1D RFO       ACCESS:      43867  HIT:      43867  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83712 instructions: 40232937 cycles: 21900000
cpu0_DTLB TOTAL     ACCESS:      34674  HIT:      34670  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19470  HIT:      19466  MISS:          4
cpu0_DTLB RFO       ACCESS:      15204  HIT:      15204  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:       9985  HIT:       9985  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9985  HIT:       9985  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I LOAD      ACCESS:      12597  HIT:      12597  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66137  HIT:      66137  MISS:          0
cpu0_L1D LOAD      ACCESS:      22643  HIT:      22643  MISS:          0
cpu0_L1D RFO       ACCESS:      43494  HIT:      43494  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84136 instructions: 40325738 cycles: 21900000
cpu1_DTLB TOTAL     ACCESS:      33534  HIT:      33534  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18945  HIT:      18945  MISS:          0
cpu1_DTLB RFO       ACCESS:      14589  HIT:      14589  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10235  HIT:      10235  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10235  HIT:      10235  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12447  HIT:      12447  MISS:          0
cpu1_L1I LOAD      ACCESS:      12447  HIT:      12447  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66659  HIT:      66659  MISS:          0
cpu1_L1D LOAD      ACCESS:      22792  HIT:      22792  MISS:          0
cpu1_L1D RFO       ACCESS:      43867  HIT:      43867  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5986% MPKI: 0.013546 Average ROB Occupancy at Mispredict: 181.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0135461
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.607% MPKI: 0.0135645 Average ROB Occupancy at Mispredict: 179.479
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0135645
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 19 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83734 instructions: 40421390 cycles: 22000000
cpu0_DTLB TOTAL     ACCESS:      34805  HIT:      34805  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19531  HIT:      19531  MISS:          0
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10001  HIT:      10001  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10001  HIT:      10001  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12577  HIT:      12577  MISS:          0
cpu0_L1I LOAD      ACCESS:      12577  HIT:      12577  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66552  HIT:      66552  MISS:          0
cpu0_L1D LOAD      ACCESS:      22826  HIT:      22826  MISS:          0
cpu0_L1D RFO       ACCESS:      43726  HIT:      43726  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84158 instructions: 40514801 cycles: 22000000
cpu1_DTLB TOTAL     ACCESS:      33508  HIT:      33508  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18906  HIT:      18906  MISS:          0
cpu1_DTLB RFO       ACCESS:      14602  HIT:      14602  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10207  HIT:      10207  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10207  HIT:      10207  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I LOAD      ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66633  HIT:      66633  MISS:          0
cpu1_L1D LOAD      ACCESS:      22751  HIT:      22751  MISS:          0
cpu1_L1D RFO       ACCESS:      43882  HIT:      43882  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83734 instructions: 40421390 cycles: 22000000
cpu0_DTLB TOTAL     ACCESS:      34805  HIT:      34805  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19531  HIT:      19531  MISS:          0
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10001  HIT:      10001  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10001  HIT:      10001  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12577  HIT:      12577  MISS:          0
cpu0_L1I LOAD      ACCESS:      12577  HIT:      12577  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66552  HIT:      66552  MISS:          0
cpu0_L1D LOAD      ACCESS:      22826  HIT:      22826  MISS:          0
cpu0_L1D RFO       ACCESS:      43726  HIT:      43726  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84158 instructions: 40514801 cycles: 22000000
cpu1_DTLB TOTAL     ACCESS:      33508  HIT:      33508  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18906  HIT:      18906  MISS:          0
cpu1_DTLB RFO       ACCESS:      14602  HIT:      14602  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10207  HIT:      10207  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10207  HIT:      10207  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I LOAD      ACCESS:      12432  HIT:      12432  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66633  HIT:      66633  MISS:          0
cpu1_L1D LOAD      ACCESS:      22751  HIT:      22751  MISS:          0
cpu1_L1D RFO       ACCESS:      43882  HIT:      43882  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.594% MPKI: 0.013557 Average ROB Occupancy at Mispredict: 181.498
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0135572
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6026% MPKI: 0.0135012 Average ROB Occupancy at Mispredict: 179.578
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0135012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 21 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.8375 instructions: 40608674 cycles: 22100000
cpu0_DTLB TOTAL     ACCESS:      34639  HIT:      34638  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19420  HIT:      19419  MISS:          1
cpu0_DTLB RFO       ACCESS:      15219  HIT:      15219  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12566  HIT:      12566  MISS:          0
cpu0_L1I LOAD      ACCESS:      12566  HIT:      12566  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66072  HIT:      66072  MISS:          0
cpu0_L1D LOAD      ACCESS:      22577  HIT:      22577  MISS:          0
cpu0_L1D RFO       ACCESS:      43495  HIT:      43495  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84171 instructions: 40701899 cycles: 22100000
cpu1_DTLB TOTAL     ACCESS:      33303  HIT:      33302  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18754  HIT:      18753  MISS:          1
cpu1_DTLB RFO       ACCESS:      14549  HIT:      14549  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10130  HIT:      10130  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10130  HIT:      10130  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12464  HIT:      12464  MISS:          0
cpu1_L1I LOAD      ACCESS:      12464  HIT:      12464  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65892  HIT:      65892  MISS:          0
cpu1_L1D LOAD      ACCESS:      22390  HIT:      22390  MISS:          0
cpu1_L1D RFO       ACCESS:      43502  HIT:      43502  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8375 instructions: 40608674 cycles: 22100000
cpu0_DTLB TOTAL     ACCESS:      34639  HIT:      34638  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19420  HIT:      19419  MISS:          1
cpu0_DTLB RFO       ACCESS:      15219  HIT:      15219  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9933  HIT:       9933  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12566  HIT:      12566  MISS:          0
cpu0_L1I LOAD      ACCESS:      12566  HIT:      12566  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66072  HIT:      66072  MISS:          0
cpu0_L1D LOAD      ACCESS:      22577  HIT:      22577  MISS:          0
cpu0_L1D RFO       ACCESS:      43495  HIT:      43495  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84171 instructions: 40701899 cycles: 22100000
cpu1_DTLB TOTAL     ACCESS:      33303  HIT:      33302  MISS:          1
cpu1_DTLB LOAD      ACCESS:      18754  HIT:      18753  MISS:          1
cpu1_DTLB RFO       ACCESS:      14549  HIT:      14549  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8 cycles
cpu1_ITLB TOTAL     ACCESS:      10130  HIT:      10130  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10130  HIT:      10130  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12464  HIT:      12464  MISS:          0
cpu1_L1I LOAD      ACCESS:      12464  HIT:      12464  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65892  HIT:      65892  MISS:          0
cpu1_L1D LOAD      ACCESS:      22390  HIT:      22390  MISS:          0
cpu1_L1D RFO       ACCESS:      43502  HIT:      43502  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6144% MPKI: 0.0132975 Average ROB Occupancy at Mispredict: 182.615
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132977
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6447% MPKI: 0.0130706 Average ROB Occupancy at Mispredict: 183.504
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0130706
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83763 instructions: 40795355 cycles: 22200000
cpu0_DTLB TOTAL     ACCESS:      34506  HIT:      34503  MISS:          3
cpu0_DTLB LOAD      ACCESS:      19335  HIT:      19332  MISS:          3
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9884  HIT:       9884  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9884  HIT:       9884  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I LOAD      ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65817  HIT:      65816  MISS:          1
cpu0_L1D LOAD      ACCESS:      22480  HIT:      22479  MISS:          1
cpu0_L1D RFO       ACCESS:      43337  HIT:      43337  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84185 instructions: 40888963 cycles: 22200000
cpu1_DTLB TOTAL     ACCESS:      33296  HIT:      33293  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18829  HIT:      18826  MISS:          3
cpu1_DTLB RFO       ACCESS:      14467  HIT:      14467  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10145  HIT:      10145  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10145  HIT:      10145  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12400  HIT:      12400  MISS:          0
cpu1_L1I LOAD      ACCESS:      12400  HIT:      12400  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65924  HIT:      65923  MISS:          1
cpu1_L1D LOAD      ACCESS:      22560  HIT:      22559  MISS:          1
cpu1_L1D RFO       ACCESS:      43364  HIT:      43364  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83763 instructions: 40795355 cycles: 22200000
cpu0_DTLB TOTAL     ACCESS:      34506  HIT:      34503  MISS:          3
cpu0_DTLB LOAD      ACCESS:      19335  HIT:      19332  MISS:          3
cpu0_DTLB RFO       ACCESS:      15171  HIT:      15171  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9884  HIT:       9884  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9884  HIT:       9884  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I LOAD      ACCESS:      12539  HIT:      12539  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65817  HIT:      65816  MISS:          1
cpu0_L1D LOAD      ACCESS:      22480  HIT:      22479  MISS:          1
cpu0_L1D RFO       ACCESS:      43337  HIT:      43337  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84185 instructions: 40888963 cycles: 22200000
cpu1_DTLB TOTAL     ACCESS:      33296  HIT:      33293  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18829  HIT:      18826  MISS:          3
cpu1_DTLB RFO       ACCESS:      14467  HIT:      14467  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10145  HIT:      10145  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10145  HIT:      10145  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12400  HIT:      12400  MISS:          0
cpu1_L1I LOAD      ACCESS:      12400  HIT:      12400  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65924  HIT:      65923  MISS:          1
cpu1_L1D LOAD      ACCESS:      22560  HIT:      22559  MISS:          1
cpu1_L1D RFO       ACCESS:      43364  HIT:      43364  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.614% MPKI: 0.0132122 Average ROB Occupancy at Mispredict: 183.224
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132123
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5806% MPKI: 0.0134266 Average ROB Occupancy at Mispredict: 177.346
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134266
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 23 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83786 instructions: 40984226 cycles: 22300000
cpu0_DTLB TOTAL     ACCESS:      34821  HIT:      34821  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19539  MISS:          0
cpu0_DTLB RFO       ACCESS:      15282  HIT:      15282  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10039  HIT:      10039  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10039  HIT:      10039  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12638  HIT:      12638  MISS:          0
cpu0_L1I LOAD      ACCESS:      12638  HIT:      12638  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66660  HIT:      66660  MISS:          0
cpu0_L1D LOAD      ACCESS:      22860  HIT:      22860  MISS:          0
cpu0_L1D RFO       ACCESS:      43800  HIT:      43800  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84205 instructions: 41077717 cycles: 22300000
cpu1_DTLB TOTAL     ACCESS:      33472  HIT:      33472  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18877  HIT:      18877  MISS:          0
cpu1_DTLB RFO       ACCESS:      14595  HIT:      14595  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I LOAD      ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66505  HIT:      66505  MISS:          0
cpu1_L1D LOAD      ACCESS:      22655  HIT:      22655  MISS:          0
cpu1_L1D RFO       ACCESS:      43850  HIT:      43850  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83786 instructions: 40984226 cycles: 22300000
cpu0_DTLB TOTAL     ACCESS:      34821  HIT:      34821  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19539  HIT:      19539  MISS:          0
cpu0_DTLB RFO       ACCESS:      15282  HIT:      15282  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10039  HIT:      10039  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10039  HIT:      10039  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12638  HIT:      12638  MISS:          0
cpu0_L1I LOAD      ACCESS:      12638  HIT:      12638  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66660  HIT:      66660  MISS:          0
cpu0_L1D LOAD      ACCESS:      22860  HIT:      22860  MISS:          0
cpu0_L1D RFO       ACCESS:      43800  HIT:      43800  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84205 instructions: 41077717 cycles: 22300000
cpu1_DTLB TOTAL     ACCESS:      33472  HIT:      33472  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18877  HIT:      18877  MISS:          0
cpu1_DTLB RFO       ACCESS:      14595  HIT:      14595  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10205  HIT:      10205  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I LOAD      ACCESS:      12459  HIT:      12459  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66505  HIT:      66505  MISS:          0
cpu1_L1D LOAD      ACCESS:      22655  HIT:      22655  MISS:          0
cpu1_L1D RFO       ACCESS:      43850  HIT:      43850  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6127% MPKI: 0.0132977 Average ROB Occupancy at Mispredict: 182.378
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132978
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.63% MPKI: 0.0131215 Average ROB Occupancy at Mispredict: 181.872
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0131215
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 24 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83803 instructions: 41171806 cycles: 22400000
cpu0_DTLB TOTAL     ACCESS:      34601  HIT:      34601  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19358  HIT:      19358  MISS:          0
cpu0_DTLB RFO       ACCESS:      15243  HIT:      15243  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9966  HIT:       9966  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9966  HIT:       9966  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12548  HIT:      12548  MISS:          0
cpu0_L1I LOAD      ACCESS:      12548  HIT:      12548  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66171  HIT:      66170  MISS:          1
cpu0_L1D LOAD      ACCESS:      22562  HIT:      22561  MISS:          1
cpu0_L1D RFO       ACCESS:      43609  HIT:      43609  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84224 instructions: 41266202 cycles: 22400000
cpu1_DTLB TOTAL     ACCESS:      33444  HIT:      33444  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18870  HIT:      18870  MISS:          0
cpu1_DTLB RFO       ACCESS:      14574  HIT:      14574  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12407  HIT:      12407  MISS:          0
cpu1_L1I LOAD      ACCESS:      12407  HIT:      12407  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66454  HIT:      66452  MISS:          2
cpu1_L1D LOAD      ACCESS:      22714  HIT:      22712  MISS:          2
cpu1_L1D RFO       ACCESS:      43740  HIT:      43740  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83803 instructions: 41171806 cycles: 22400000
cpu0_DTLB TOTAL     ACCESS:      34601  HIT:      34601  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19358  HIT:      19358  MISS:          0
cpu0_DTLB RFO       ACCESS:      15243  HIT:      15243  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:       9966  HIT:       9966  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9966  HIT:       9966  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12548  HIT:      12548  MISS:          0
cpu0_L1I LOAD      ACCESS:      12548  HIT:      12548  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66171  HIT:      66170  MISS:          1
cpu0_L1D LOAD      ACCESS:      22562  HIT:      22561  MISS:          1
cpu0_L1D RFO       ACCESS:      43609  HIT:      43609  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84224 instructions: 41266202 cycles: 22400000
cpu1_DTLB TOTAL     ACCESS:      33444  HIT:      33444  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18870  HIT:      18870  MISS:          0
cpu1_DTLB RFO       ACCESS:      14574  HIT:      14574  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10220  HIT:      10220  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12407  HIT:      12407  MISS:          0
cpu1_L1I LOAD      ACCESS:      12407  HIT:      12407  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66454  HIT:      66452  MISS:          2
cpu1_L1D LOAD      ACCESS:      22714  HIT:      22712  MISS:          2
cpu1_L1D RFO       ACCESS:      43740  HIT:      43740  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5917% MPKI: 0.0132128 Average ROB Occupancy at Mispredict: 183.002
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132129
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5685% MPKI: 0.013425 Average ROB Occupancy at Mispredict: 177.484
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.013425
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 25 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83823 instructions: 41360122 cycles: 22500000
cpu0_DTLB TOTAL     ACCESS:      34746  HIT:      34746  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19472  HIT:      19472  MISS:          0
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10004  HIT:      10004  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10004  HIT:      10004  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I LOAD      ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66401  HIT:      66399  MISS:          2
cpu0_L1D LOAD      ACCESS:      22656  HIT:      22654  MISS:          2
cpu0_L1D RFO       ACCESS:      43745  HIT:      43745  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84242 instructions: 41454484 cycles: 22500000
cpu1_DTLB TOTAL     ACCESS:      33374  HIT:      33374  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18802  HIT:      18802  MISS:          0
cpu1_DTLB RFO       ACCESS:      14572  HIT:      14572  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10177  HIT:      10177  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10177  HIT:      10177  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12453  HIT:      12453  MISS:          0
cpu1_L1I LOAD      ACCESS:      12453  HIT:      12453  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66292  HIT:      66290  MISS:          2
cpu1_L1D LOAD      ACCESS:      22530  HIT:      22528  MISS:          2
cpu1_L1D RFO       ACCESS:      43762  HIT:      43762  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83823 instructions: 41360122 cycles: 22500000
cpu0_DTLB TOTAL     ACCESS:      34746  HIT:      34746  MISS:          0
cpu0_DTLB LOAD      ACCESS:      19472  HIT:      19472  MISS:          0
cpu0_DTLB RFO       ACCESS:      15274  HIT:      15274  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB TOTAL     ACCESS:      10004  HIT:      10004  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10004  HIT:      10004  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I LOAD      ACCESS:      12613  HIT:      12613  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66401  HIT:      66399  MISS:          2
cpu0_L1D LOAD      ACCESS:      22656  HIT:      22654  MISS:          2
cpu0_L1D RFO       ACCESS:      43745  HIT:      43745  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84242 instructions: 41454484 cycles: 22500000
cpu1_DTLB TOTAL     ACCESS:      33374  HIT:      33374  MISS:          0
cpu1_DTLB LOAD      ACCESS:      18802  HIT:      18802  MISS:          0
cpu1_DTLB RFO       ACCESS:      14572  HIT:      14572  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: -nan cycles
cpu1_ITLB TOTAL     ACCESS:      10177  HIT:      10177  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10177  HIT:      10177  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12453  HIT:      12453  MISS:          0
cpu1_L1I LOAD      ACCESS:      12453  HIT:      12453  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66292  HIT:      66290  MISS:          2
cpu1_L1D LOAD      ACCESS:      22530  HIT:      22528  MISS:          2
cpu1_L1D RFO       ACCESS:      43762  HIT:      43762  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.645% MPKI: 0.012935 Average ROB Occupancy at Mispredict: 185.776
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129352
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.6264% MPKI: 0.0129781 Average ROB Occupancy at Mispredict: 182.351
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129781
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 26 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83838 instructions: 41547305 cycles: 22600000
cpu0_DTLB TOTAL     ACCESS:      34645  HIT:      34644  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19456  HIT:      19455  MISS:          1
cpu0_DTLB RFO       ACCESS:      15189  HIT:      15189  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12561  HIT:      12561  MISS:          0
cpu0_L1I LOAD      ACCESS:      12561  HIT:      12561  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66105  HIT:      66104  MISS:          1
cpu0_L1D LOAD      ACCESS:      22704  HIT:      22703  MISS:          1
cpu0_L1D RFO       ACCESS:      43401  HIT:      43401  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84251 instructions: 41640656 cycles: 22600000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33238  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18827  HIT:      18824  MISS:          3
cpu1_DTLB RFO       ACCESS:      14414  HIT:      14414  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10122  HIT:      10122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10122  HIT:      10122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12368  HIT:      12368  MISS:          0
cpu1_L1I LOAD      ACCESS:      12368  HIT:      12368  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65703  HIT:      65703  MISS:          0
cpu1_L1D LOAD      ACCESS:      22602  HIT:      22602  MISS:          0
cpu1_L1D RFO       ACCESS:      43101  HIT:      43101  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83838 instructions: 41547305 cycles: 22600000
cpu0_DTLB TOTAL     ACCESS:      34645  HIT:      34644  MISS:          1
cpu0_DTLB LOAD      ACCESS:      19456  HIT:      19455  MISS:          1
cpu0_DTLB RFO       ACCESS:      15189  HIT:      15189  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu0_ITLB TOTAL     ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9973  HIT:       9973  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12561  HIT:      12561  MISS:          0
cpu0_L1I LOAD      ACCESS:      12561  HIT:      12561  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66105  HIT:      66104  MISS:          1
cpu0_L1D LOAD      ACCESS:      22704  HIT:      22703  MISS:          1
cpu0_L1D RFO       ACCESS:      43401  HIT:      43401  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84251 instructions: 41640656 cycles: 22600000
cpu1_DTLB TOTAL     ACCESS:      33241  HIT:      33238  MISS:          3
cpu1_DTLB LOAD      ACCESS:      18827  HIT:      18824  MISS:          3
cpu1_DTLB RFO       ACCESS:      14414  HIT:      14414  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.66667 cycles
cpu1_ITLB TOTAL     ACCESS:      10122  HIT:      10122  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10122  HIT:      10122  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12368  HIT:      12368  MISS:          0
cpu1_L1I LOAD      ACCESS:      12368  HIT:      12368  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65703  HIT:      65703  MISS:          0
cpu1_L1D LOAD      ACCESS:      22602  HIT:      22602  MISS:          0
cpu1_L1D RFO       ACCESS:      43101  HIT:      43101  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5342% MPKI: 0.0134544 Average ROB Occupancy at Mispredict: 177.376
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134545
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5211% MPKI: 0.0134964 Average ROB Occupancy at Mispredict: 172.466
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134964
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 27 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83849 instructions: 41733768 cycles: 22700000
cpu0_DTLB TOTAL     ACCESS:      34527  HIT:      34523  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19403  HIT:      19399  MISS:          4
cpu0_DTLB RFO       ACCESS:      15124  HIT:      15124  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9918  HIT:       9918  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9918  HIT:       9918  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I LOAD      ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65828  HIT:      65828  MISS:          0
cpu0_L1D LOAD      ACCESS:      22631  HIT:      22631  MISS:          0
cpu0_L1D RFO       ACCESS:      43197  HIT:      43197  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84263 instructions: 41827763 cycles: 22700000
cpu1_DTLB TOTAL     ACCESS:      33276  HIT:      33270  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18821  HIT:      18815  MISS:          6
cpu1_DTLB RFO       ACCESS:      14455  HIT:      14455  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10174  HIT:      10174  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10174  HIT:      10174  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12361  HIT:      12361  MISS:          0
cpu1_L1I LOAD      ACCESS:      12361  HIT:      12361  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65968  HIT:      65968  MISS:          0
cpu1_L1D LOAD      ACCESS:      22657  HIT:      22657  MISS:          0
cpu1_L1D RFO       ACCESS:      43311  HIT:      43311  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83849 instructions: 41733768 cycles: 22700000
cpu0_DTLB TOTAL     ACCESS:      34527  HIT:      34523  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19403  HIT:      19399  MISS:          4
cpu0_DTLB RFO       ACCESS:      15124  HIT:      15124  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_ITLB TOTAL     ACCESS:       9918  HIT:       9918  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9918  HIT:       9918  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I LOAD      ACCESS:      12537  HIT:      12537  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65828  HIT:      65828  MISS:          0
cpu0_L1D LOAD      ACCESS:      22631  HIT:      22631  MISS:          0
cpu0_L1D RFO       ACCESS:      43197  HIT:      43197  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84263 instructions: 41827763 cycles: 22700000
cpu1_DTLB TOTAL     ACCESS:      33276  HIT:      33270  MISS:          6
cpu1_DTLB LOAD      ACCESS:      18821  HIT:      18815  MISS:          6
cpu1_DTLB RFO       ACCESS:      14455  HIT:      14455  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10174  HIT:      10174  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10174  HIT:      10174  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12361  HIT:      12361  MISS:          0
cpu1_L1I LOAD      ACCESS:      12361  HIT:      12361  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65968  HIT:      65968  MISS:          0
cpu1_L1D LOAD      ACCESS:      22657  HIT:      22657  MISS:          0
cpu1_L1D RFO       ACCESS:      43311  HIT:      43311  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5642% MPKI: 0.0132266 Average ROB Occupancy at Mispredict: 178.176
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132267
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5167% MPKI: 0.0135078 Average ROB Occupancy at Mispredict: 172.819
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0135078
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 28 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83863 instructions: 41920758 cycles: 22800000
cpu0_DTLB TOTAL     ACCESS:      34670  HIT:      34666  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19502  HIT:      19498  MISS:          4
cpu0_DTLB RFO       ACCESS:      15168  HIT:      15168  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9969  HIT:       9969  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9969  HIT:       9969  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12521  HIT:      12521  MISS:          0
cpu0_L1I LOAD      ACCESS:      12521  HIT:      12521  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66090  HIT:      66090  MISS:          0
cpu0_L1D LOAD      ACCESS:      22745  HIT:      22745  MISS:          0
cpu0_L1D RFO       ACCESS:      43345  HIT:      43345  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84268 instructions: 42013064 cycles: 22800000
cpu1_DTLB TOTAL     ACCESS:      33194  HIT:      33189  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18808  HIT:      18803  MISS:          5
cpu1_DTLB RFO       ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10077  HIT:      10077  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10077  HIT:      10077  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      12339  HIT:      12339  MISS:          0
cpu1_L1I LOAD      ACCESS:      12339  HIT:      12339  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65443  HIT:      65442  MISS:          1
cpu1_L1D LOAD      ACCESS:      22446  HIT:      22445  MISS:          1
cpu1_L1D RFO       ACCESS:      42997  HIT:      42997  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83863 instructions: 41920758 cycles: 22800000
cpu0_DTLB TOTAL     ACCESS:      34670  HIT:      34666  MISS:          4
cpu0_DTLB LOAD      ACCESS:      19502  HIT:      19498  MISS:          4
cpu0_DTLB RFO       ACCESS:      15168  HIT:      15168  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_ITLB TOTAL     ACCESS:       9969  HIT:       9969  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9969  HIT:       9969  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12521  HIT:      12521  MISS:          0
cpu0_L1I LOAD      ACCESS:      12521  HIT:      12521  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66090  HIT:      66090  MISS:          0
cpu0_L1D LOAD      ACCESS:      22745  HIT:      22745  MISS:          0
cpu0_L1D RFO       ACCESS:      43345  HIT:      43345  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84268 instructions: 42013064 cycles: 22800000
cpu1_DTLB TOTAL     ACCESS:      33194  HIT:      33189  MISS:          5
cpu1_DTLB LOAD      ACCESS:      18808  HIT:      18803  MISS:          5
cpu1_DTLB RFO       ACCESS:      14386  HIT:      14386  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      10077  HIT:      10077  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10077  HIT:      10077  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:      12339  HIT:      12339  MISS:          0
cpu1_L1I LOAD      ACCESS:      12339  HIT:      12339  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65443  HIT:      65442  MISS:          1
cpu1_L1D LOAD      ACCESS:      22446  HIT:      22445  MISS:          1
cpu1_L1D RFO       ACCESS:      42997  HIT:      42997  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.81816
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5208% MPKI: 0.0134061 Average ROB Occupancy at Mispredict: 175.931
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134062
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5785% MPKI: 0.0129484 Average ROB Occupancy at Mispredict: 177.344
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129484
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 29 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83871 instructions: 42106347 cycles: 22900000
cpu0_DTLB TOTAL     ACCESS:      34523  HIT:      34518  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19458  HIT:      19453  MISS:          5
cpu0_DTLB RFO       ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       9873  HIT:       9873  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9873  HIT:       9873  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:      12489  HIT:      12489  MISS:          0
cpu0_L1I LOAD      ACCESS:      12489  HIT:      12489  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65631  HIT:      65630  MISS:          1
cpu0_L1D LOAD      ACCESS:      22653  HIT:      22652  MISS:          1
cpu0_L1D RFO       ACCESS:      42978  HIT:      42978  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84239 instructions: 42190824 cycles: 22900000
cpu1_DTLB TOTAL     ACCESS:      31713  HIT:      31675  MISS:         38
cpu1_DTLB LOAD      ACCESS:      17989  HIT:      17954  MISS:         35
cpu1_DTLB RFO       ACCESS:      13724  HIT:      13721  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       9672  HIT:       9670  MISS:          2
cpu1_ITLB LOAD      ACCESS:       9672  HIT:       9670  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:      11782  HIT:      11775  MISS:          7
cpu1_L1I LOAD      ACCESS:      11782  HIT:      11775  MISS:          7
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         40  HIT:         36  MISS:          4
cpu1_STLB LOAD      ACCESS:         37  HIT:         33  MISS:          4
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62639  HIT:      62608  MISS:         31
cpu1_L1D LOAD      ACCESS:      21626  HIT:      21595  MISS:         31
cpu1_L1D RFO       ACCESS:      41008  HIT:      41008  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         43  HIT:         15  MISS:         28
cpu1_L2C LOAD      ACCESS:         38  HIT:         10  MISS:         28
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:         28  HIT:          0  MISS:         28
LLC LOAD      ACCESS:         28  HIT:          0  MISS:         28
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83871 instructions: 42106347 cycles: 22900000
cpu0_DTLB TOTAL     ACCESS:      34523  HIT:      34518  MISS:          5
cpu0_DTLB LOAD      ACCESS:      19458  HIT:      19453  MISS:          5
cpu0_DTLB RFO       ACCESS:      15065  HIT:      15065  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:       9873  HIT:       9873  MISS:          0
cpu0_ITLB LOAD      ACCESS:       9873  HIT:       9873  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      12489  HIT:      12489  MISS:          0
cpu0_L1I LOAD      ACCESS:      12489  HIT:      12489  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65631  HIT:      65630  MISS:          1
cpu0_L1D LOAD      ACCESS:      22653  HIT:      22652  MISS:          1
cpu0_L1D RFO       ACCESS:      42978  HIT:      42978  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84239 instructions: 42190824 cycles: 22900000
cpu1_DTLB TOTAL     ACCESS:      31713  HIT:      31675  MISS:         38
cpu1_DTLB LOAD      ACCESS:      17989  HIT:      17954  MISS:         35
cpu1_DTLB RFO       ACCESS:      13724  HIT:      13721  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 30.8421 cycles
cpu1_ITLB TOTAL     ACCESS:       9672  HIT:       9670  MISS:          2
cpu1_ITLB LOAD      ACCESS:       9672  HIT:       9670  MISS:          2
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:      11782  HIT:      11775  MISS:          7
cpu1_L1I LOAD      ACCESS:      11782  HIT:      11775  MISS:          7
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4286 cycles
cpu1_STLB TOTAL     ACCESS:         40  HIT:         36  MISS:          4
cpu1_STLB LOAD      ACCESS:         37  HIT:         33  MISS:          4
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.5 cycles
cpu1_L1D TOTAL     ACCESS:      62639  HIT:      62608  MISS:         31
cpu1_L1D LOAD      ACCESS:      21626  HIT:      21595  MISS:         31
cpu1_L1D RFO       ACCESS:      41008  HIT:      41008  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 178.29 cycles
cpu1_L2C TOTAL     ACCESS:         43  HIT:         15  MISS:         28
cpu1_L2C LOAD      ACCESS:         38  HIT:         10  MISS:         28
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 184.786 cycles
LLC TOTAL     ACCESS:         28  HIT:          0  MISS:         28
LLC LOAD      ACCESS:         28  HIT:          0  MISS:         28
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 163.643 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          1  ROW_BUFFER_MISS:         27
 DBUS AVG_CONGESTED_CYCLE:      3.818
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5479% MPKI: 0.013157 Average ROB Occupancy at Mispredict: 176.549
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0131572
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5002% MPKI: 0.0128701 Average ROB Occupancy at Mispredict: 170.718
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0128701
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 30 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83663 instructions: 42242593 cycles: 23000000
cpu0_DTLB TOTAL     ACCESS:      26970  HIT:      26774  MISS:        196
cpu0_DTLB LOAD      ACCESS:      17733  HIT:      17542  MISS:        191
cpu0_DTLB RFO       ACCESS:       9237  HIT:       9232  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       8472  HIT:       8468  MISS:          4
cpu0_ITLB LOAD      ACCESS:       8472  HIT:       8468  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       9918  HIT:       9885  MISS:         33
cpu0_L1I LOAD      ACCESS:       9918  HIT:       9885  MISS:         33
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        200  HIT:        190  MISS:         10
cpu0_STLB LOAD      ACCESS:        195  HIT:        185  MISS:         10
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      42850  HIT:      42758  MISS:         92
cpu0_L1D LOAD      ACCESS:      18201  HIT:      18116  MISS:         85
cpu0_L1D RFO       ACCESS:      24639  HIT:      24632  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        143  HIT:         66  MISS:         77
cpu0_L2C LOAD      ACCESS:        118  HIT:         48  MISS:         70
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
LLC TOTAL     ACCESS:         77  HIT:          0  MISS:         77
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83941 instructions: 42306474 cycles: 23000000
cpu1_DTLB TOTAL     ACCESS:      22828  HIT:      22529  MISS:        299
cpu1_DTLB LOAD      ACCESS:      15437  HIT:      15153  MISS:        284
cpu1_DTLB RFO       ACCESS:       7391  HIT:       7376  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:       8801  HIT:       8798  MISS:          3
cpu1_ITLB LOAD      ACCESS:       8801  HIT:       8798  MISS:          3
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6900  HIT:       6851  MISS:         49
cpu1_L1I LOAD      ACCESS:       6900  HIT:       6851  MISS:         49
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        302  HIT:        290  MISS:         12
cpu1_STLB LOAD      ACCESS:        287  HIT:        276  MISS:         11
cpu1_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      33456  HIT:      33321  MISS:        135
cpu1_L1D LOAD      ACCESS:      15562  HIT:      15447  MISS:        115
cpu1_L1D RFO       ACCESS:      17883  HIT:      17864  MISS:         19
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        209  HIT:         94  MISS:        115
cpu1_L2C LOAD      ACCESS:        164  HIT:         65  MISS:         99
cpu1_L2C RFO       ACCESS:         19  HIT:          3  MISS:         16
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
LLC TOTAL     ACCESS:        115  HIT:          0  MISS:        115
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:         16  HIT:          0  MISS:         16
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83663 instructions: 42242593 cycles: 23000000
cpu0_DTLB TOTAL     ACCESS:      26970  HIT:      26774  MISS:        196
cpu0_DTLB LOAD      ACCESS:      17733  HIT:      17542  MISS:        191
cpu0_DTLB RFO       ACCESS:       9237  HIT:       9232  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 19.1888 cycles
cpu0_ITLB TOTAL     ACCESS:       8472  HIT:       8468  MISS:          4
cpu0_ITLB LOAD      ACCESS:       8472  HIT:       8468  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.25 cycles
cpu0_L1I TOTAL     ACCESS:       9918  HIT:       9885  MISS:         33
cpu0_L1I LOAD      ACCESS:       9918  HIT:       9885  MISS:         33
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6061 cycles
cpu0_STLB TOTAL     ACCESS:        200  HIT:        190  MISS:         10
cpu0_STLB LOAD      ACCESS:        195  HIT:        185  MISS:         10
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      42850  HIT:      42758  MISS:         92
cpu0_L1D LOAD      ACCESS:      18201  HIT:      18116  MISS:         85
cpu0_L1D RFO       ACCESS:      24639  HIT:      24632  MISS:          7
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         10  HIT:         10  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 169.489 cycles
cpu0_L2C TOTAL     ACCESS:        143  HIT:         66  MISS:         77
cpu0_L2C LOAD      ACCESS:        118  HIT:         48  MISS:         70
cpu0_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 188.805 cycles
LLC TOTAL     ACCESS:         77  HIT:          0  MISS:         77
LLC LOAD      ACCESS:         70  HIT:          0  MISS:         70
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 417.065 cycles

CPU 1 cumulative IPC: 1.83941 instructions: 42306474 cycles: 23000000
cpu1_DTLB TOTAL     ACCESS:      22828  HIT:      22529  MISS:        299
cpu1_DTLB LOAD      ACCESS:      15437  HIT:      15153  MISS:        284
cpu1_DTLB RFO       ACCESS:       7391  HIT:       7376  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 17.3512 cycles
cpu1_ITLB TOTAL     ACCESS:       8801  HIT:       8798  MISS:          3
cpu1_ITLB LOAD      ACCESS:       8801  HIT:       8798  MISS:          3
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.33333 cycles
cpu1_L1I TOTAL     ACCESS:       6900  HIT:       6851  MISS:         49
cpu1_L1I LOAD      ACCESS:       6900  HIT:       6851  MISS:         49
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.6327 cycles
cpu1_STLB TOTAL     ACCESS:        302  HIT:        290  MISS:         12
cpu1_STLB LOAD      ACCESS:        287  HIT:        276  MISS:         11
cpu1_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.417 cycles
cpu1_L1D TOTAL     ACCESS:      33456  HIT:      33321  MISS:        135
cpu1_L1D LOAD      ACCESS:      15562  HIT:      15447  MISS:        115
cpu1_L1D RFO       ACCESS:      17883  HIT:      17864  MISS:         19
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         11  HIT:         10  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 171.659 cycles
cpu1_L2C TOTAL     ACCESS:        209  HIT:         94  MISS:        115
cpu1_L2C LOAD      ACCESS:        164  HIT:         65  MISS:         99
cpu1_L2C RFO       ACCESS:         19  HIT:          3  MISS:         16
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         25  HIT:         25  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 188.235 cycles
LLC TOTAL     ACCESS:        115  HIT:          0  MISS:        115
LLC LOAD      ACCESS:         99  HIT:          0  MISS:         99
LLC RFO       ACCESS:         16  HIT:          0  MISS:         16
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 279.252 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          3  ROW_BUFFER_MISS:        189
 DBUS AVG_CONGESTED_CYCLE:    3.82265
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9408% MPKI: 0.0111024 Average ROB Occupancy at Mispredict: 149.269
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0111025
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0373% MPKI: 0.010353 Average ROB Occupancy at Mispredict: 141.712
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 4.72741e-05
BRANCH_CONDITIONAL: 0.0103058
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 31 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83569 instructions: 42404524 cycles: 23100000
cpu0_DTLB TOTAL     ACCESS:      28756  HIT:      28614  MISS:        142
cpu0_DTLB LOAD      ACCESS:      16041  HIT:      15912  MISS:        129
cpu0_DTLB RFO       ACCESS:      12715  HIT:      12702  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12512  HIT:      12511  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12512  HIT:      12511  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6353  HIT:       6329  MISS:         24
cpu0_L1I LOAD      ACCESS:       6353  HIT:       6329  MISS:         24
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        143  HIT:        137  MISS:          6
cpu0_STLB LOAD      ACCESS:        130  HIT:        125  MISS:          5
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      52393  HIT:      52319  MISS:         74
cpu0_L1D LOAD      ACCESS:      18810  HIT:      18749  MISS:         61
cpu0_L1D RFO       ACCESS:      33577  HIT:      33565  MISS:         12
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        110  HIT:         44  MISS:         66
cpu0_L2C LOAD      ACCESS:         85  HIT:         28  MISS:         57
cpu0_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         66  HIT:          0  MISS:         66
LLC LOAD      ACCESS:         57  HIT:          0  MISS:         57
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.83991 instructions: 42502004 cycles: 23100000
cpu1_DTLB TOTAL     ACCESS:      31537  HIT:      31529  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16565  HIT:      16558  MISS:          7
cpu1_DTLB RFO       ACCESS:      14972  HIT:      14971  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14766  HIT:      14765  MISS:          1
cpu1_ITLB LOAD      ACCESS:      14766  HIT:      14765  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5849  HIT:       5833  MISS:         16
cpu1_L1I LOAD      ACCESS:       5849  HIT:       5833  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63468  HIT:      63462  MISS:          6
cpu1_L1D LOAD      ACCESS:      21671  HIT:      21668  MISS:          3
cpu1_L1D RFO       ACCESS:      41797  HIT:      41794  MISS:          3
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         22  HIT:         19  MISS:          3
cpu1_L2C LOAD      ACCESS:         19  HIT:         16  MISS:          3
cpu1_L2C RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83569 instructions: 42404524 cycles: 23100000
cpu0_DTLB TOTAL     ACCESS:      28756  HIT:      28614  MISS:        142
cpu0_DTLB LOAD      ACCESS:      16041  HIT:      15912  MISS:        129
cpu0_DTLB RFO       ACCESS:      12715  HIT:      12702  MISS:         13
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.5563 cycles
cpu0_ITLB TOTAL     ACCESS:      12512  HIT:      12511  MISS:          1
cpu0_ITLB LOAD      ACCESS:      12512  HIT:      12511  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       6353  HIT:       6329  MISS:         24
cpu0_L1I LOAD      ACCESS:       6353  HIT:       6329  MISS:         24
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_STLB TOTAL     ACCESS:        143  HIT:        137  MISS:          6
cpu0_STLB LOAD      ACCESS:        130  HIT:        125  MISS:          5
cpu0_STLB RFO       ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.667 cycles
cpu0_L1D TOTAL     ACCESS:      52393  HIT:      52319  MISS:         74
cpu0_L1D LOAD      ACCESS:      18810  HIT:      18749  MISS:         61
cpu0_L1D RFO       ACCESS:      33577  HIT:      33565  MISS:         12
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          6  HIT:          5  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 174.811 cycles
cpu0_L2C TOTAL     ACCESS:        110  HIT:         44  MISS:         66
cpu0_L2C LOAD      ACCESS:         85  HIT:         28  MISS:         57
cpu0_L2C RFO       ACCESS:         12  HIT:          3  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.091 cycles
LLC TOTAL     ACCESS:         66  HIT:          0  MISS:         66
LLC LOAD      ACCESS:         57  HIT:          0  MISS:         57
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 169.409 cycles

CPU 1 cumulative IPC: 1.83991 instructions: 42502004 cycles: 23100000
cpu1_DTLB TOTAL     ACCESS:      31537  HIT:      31529  MISS:          8
cpu1_DTLB LOAD      ACCESS:      16565  HIT:      16558  MISS:          7
cpu1_DTLB RFO       ACCESS:      14972  HIT:      14971  MISS:          1
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75 cycles
cpu1_ITLB TOTAL     ACCESS:      14766  HIT:      14765  MISS:          1
cpu1_ITLB LOAD      ACCESS:      14766  HIT:      14765  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5849  HIT:       5833  MISS:         16
cpu1_L1I LOAD      ACCESS:       5849  HIT:       5833  MISS:         16
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 45.25 cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63468  HIT:      63462  MISS:          6
cpu1_L1D LOAD      ACCESS:      21671  HIT:      21668  MISS:          3
cpu1_L1D RFO       ACCESS:      41797  HIT:      41794  MISS:          3
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu1_L2C TOTAL     ACCESS:         22  HIT:         19  MISS:          3
cpu1_L2C LOAD      ACCESS:         19  HIT:         16  MISS:          3
cpu1_L2C RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 184.333 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 3727 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          2  ROW_BUFFER_MISS:         67
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8136% MPKI: 0.0120033 Average ROB Occupancy at Mispredict: 173.839
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 4.71648e-05
BRANCH_CONDITIONAL: 0.0119563
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9824% MPKI: 0.0126582 Average ROB Occupancy at Mispredict: 187.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 4.70566e-05
BRANCH_INDIRECT: 4.70566e-05
BRANCH_CONDITIONAL: 0.0125641
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 32 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83619 instructions: 42599533 cycles: 23200000
cpu0_DTLB TOTAL     ACCESS:      33500  HIT:      33486  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18102  HIT:      18090  MISS:         12
cpu0_DTLB RFO       ACCESS:      15398  HIT:      15396  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14763  HIT:      14762  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14763  HIT:      14762  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7050  HIT:       7035  MISS:         15
cpu0_L1I LOAD      ACCESS:       7050  HIT:       7035  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63473  HIT:      63465  MISS:          8
cpu0_L1D LOAD      ACCESS:      21763  HIT:      21758  MISS:          5
cpu0_L1D RFO       ACCESS:      41710  HIT:      41707  MISS:          3
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         23  HIT:         20  MISS:          3
cpu0_L2C LOAD      ACCESS:         20  HIT:         17  MISS:          3
cpu0_L2C RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84044 instructions: 42698102 cycles: 23200000
cpu1_DTLB TOTAL     ACCESS:      31735  HIT:      31722  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16711  HIT:      16700  MISS:         11
cpu1_DTLB RFO       ACCESS:      15024  HIT:      15022  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14476  HIT:      14476  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14476  HIT:      14476  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6321  HIT:       6321  MISS:          0
cpu1_L1I LOAD      ACCESS:       6321  HIT:       6321  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63744  HIT:      63742  MISS:          2
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21762  MISS:          2
cpu1_L1D RFO       ACCESS:      41980  HIT:      41980  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83619 instructions: 42599533 cycles: 23200000
cpu0_DTLB TOTAL     ACCESS:      33500  HIT:      33486  MISS:         14
cpu0_DTLB LOAD      ACCESS:      18102  HIT:      18090  MISS:         12
cpu0_DTLB RFO       ACCESS:      15398  HIT:      15396  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu0_ITLB TOTAL     ACCESS:      14763  HIT:      14762  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14763  HIT:      14762  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       7050  HIT:       7035  MISS:         15
cpu0_L1I LOAD      ACCESS:       7050  HIT:       7035  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.6667 cycles
cpu0_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63473  HIT:      63465  MISS:          8
cpu0_L1D LOAD      ACCESS:      21763  HIT:      21758  MISS:          5
cpu0_L1D RFO       ACCESS:      41710  HIT:      41707  MISS:          3
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.375 cycles
cpu0_L2C TOTAL     ACCESS:         23  HIT:         20  MISS:          3
cpu0_L2C LOAD      ACCESS:         20  HIT:         17  MISS:          3
cpu0_L2C RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.667 cycles
LLC TOTAL     ACCESS:          3  HIT:          0  MISS:          3
LLC LOAD      ACCESS:          3  HIT:          0  MISS:          3
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162.333 cycles

CPU 1 cumulative IPC: 1.84044 instructions: 42698102 cycles: 23200000
cpu1_DTLB TOTAL     ACCESS:      31735  HIT:      31722  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16711  HIT:      16700  MISS:         11
cpu1_DTLB RFO       ACCESS:      15024  HIT:      15022  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92308 cycles
cpu1_ITLB TOTAL     ACCESS:      14476  HIT:      14476  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14476  HIT:      14476  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6321  HIT:       6321  MISS:          0
cpu1_L1I LOAD      ACCESS:       6321  HIT:       6321  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63744  HIT:      63742  MISS:          2
cpu1_L1D LOAD      ACCESS:      21764  HIT:      21762  MISS:          2
cpu1_L1D RFO       ACCESS:      41980  HIT:      41980  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          3
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9754% MPKI: 0.0126526 Average ROB Occupancy at Mispredict: 185.341
Branch type MPKI
BRANCH_DIRECT_JUMP: 4.69489e-05
BRANCH_INDIRECT: 4.69489e-05
BRANCH_CONDITIONAL: 0.0125588
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.013% MPKI: 0.0124596 Average ROB Occupancy at Mispredict: 182.461
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0124596
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 33 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83651 instructions: 42790567 cycles: 23300000
cpu0_DTLB TOTAL     ACCESS:      33127  HIT:      33082  MISS:         45
cpu0_DTLB LOAD      ACCESS:      18016  HIT:      17978  MISS:         38
cpu0_DTLB RFO       ACCESS:      15111  HIT:      15104  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14384  HIT:      14384  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14384  HIT:      14384  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7414  HIT:       7414  MISS:          0
cpu0_L1I LOAD      ACCESS:       7414  HIT:       7414  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB LOAD      ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62280  HIT:      62279  MISS:          1
cpu0_L1D LOAD      ACCESS:      21570  HIT:      21569  MISS:          1
cpu0_L1D RFO       ACCESS:      40710  HIT:      40710  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84058 instructions: 42885450 cycles: 23300000
cpu1_DTLB TOTAL     ACCESS:      30898  HIT:      30835  MISS:         63
cpu1_DTLB LOAD      ACCESS:      16527  HIT:      16474  MISS:         53
cpu1_DTLB RFO       ACCESS:      14371  HIT:      14361  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14279  HIT:      14279  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14279  HIT:      14279  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6024  HIT:       6024  MISS:          0
cpu1_L1I LOAD      ACCESS:       6024  HIT:       6024  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu1_STLB LOAD      ACCESS:         53  HIT:         53  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61000  HIT:      60999  MISS:          1
cpu1_L1D LOAD      ACCESS:      21307  HIT:      21306  MISS:          1
cpu1_L1D RFO       ACCESS:      39693  HIT:      39693  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83651 instructions: 42790567 cycles: 23300000
cpu0_DTLB TOTAL     ACCESS:      33127  HIT:      33082  MISS:         45
cpu0_DTLB LOAD      ACCESS:      18016  HIT:      17978  MISS:         38
cpu0_DTLB RFO       ACCESS:      15111  HIT:      15104  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.55556 cycles
cpu0_ITLB TOTAL     ACCESS:      14384  HIT:      14384  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14384  HIT:      14384  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7414  HIT:       7414  MISS:          0
cpu0_L1I LOAD      ACCESS:       7414  HIT:       7414  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB LOAD      ACCESS:         38  HIT:         38  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62280  HIT:      62279  MISS:          1
cpu0_L1D LOAD      ACCESS:      21570  HIT:      21569  MISS:          1
cpu0_L1D RFO       ACCESS:      40710  HIT:      40710  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84058 instructions: 42885450 cycles: 23300000
cpu1_DTLB TOTAL     ACCESS:      30898  HIT:      30835  MISS:         63
cpu1_DTLB LOAD      ACCESS:      16527  HIT:      16474  MISS:         53
cpu1_DTLB RFO       ACCESS:      14371  HIT:      14361  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92063 cycles
cpu1_ITLB TOTAL     ACCESS:      14279  HIT:      14279  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14279  HIT:      14279  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6024  HIT:       6024  MISS:          0
cpu1_L1I LOAD      ACCESS:       6024  HIT:       6024  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         63  HIT:         63  MISS:          0
cpu1_STLB LOAD      ACCESS:         53  HIT:         53  MISS:          0
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61000  HIT:      60999  MISS:          1
cpu1_L1D LOAD      ACCESS:      21307  HIT:      21306  MISS:          1
cpu1_L1D RFO       ACCESS:      39693  HIT:      39693  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9494% MPKI: 0.0126896 Average ROB Occupancy at Mispredict: 180.924
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0126897
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8259% MPKI: 0.0132679 Average ROB Occupancy at Mispredict: 178.114
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132679
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 35 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83697 instructions: 42985187 cycles: 23400000
cpu0_DTLB TOTAL     ACCESS:      33436  HIT:      33410  MISS:         26
cpu0_DTLB LOAD      ACCESS:      18106  HIT:      18084  MISS:         22
cpu0_DTLB RFO       ACCESS:      15330  HIT:      15326  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7115  HIT:       7115  MISS:          0
cpu0_L1I LOAD      ACCESS:       7115  HIT:       7115  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63192  HIT:      63192  MISS:          0
cpu0_L1D LOAD      ACCESS:      21775  HIT:      21775  MISS:          0
cpu0_L1D RFO       ACCESS:      41417  HIT:      41417  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84099 instructions: 43079055 cycles: 23400000
cpu1_DTLB TOTAL     ACCESS:      31432  HIT:      31406  MISS:         26
cpu1_DTLB LOAD      ACCESS:      16623  HIT:      16601  MISS:         22
cpu1_DTLB RFO       ACCESS:      14809  HIT:      14805  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14542  HIT:      14542  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14542  HIT:      14542  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6160  HIT:       6160  MISS:          0
cpu1_L1I LOAD      ACCESS:       6160  HIT:       6160  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62907  HIT:      62907  MISS:          0
cpu1_L1D LOAD      ACCESS:      21640  HIT:      21640  MISS:          0
cpu1_L1D RFO       ACCESS:      41267  HIT:      41267  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83697 instructions: 42985187 cycles: 23400000
cpu0_DTLB TOTAL     ACCESS:      33436  HIT:      33410  MISS:         26
cpu0_DTLB LOAD      ACCESS:      18106  HIT:      18084  MISS:         22
cpu0_DTLB RFO       ACCESS:      15330  HIT:      15326  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.53846 cycles
cpu0_ITLB TOTAL     ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14827  HIT:      14827  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7115  HIT:       7115  MISS:          0
cpu0_L1I LOAD      ACCESS:       7115  HIT:       7115  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63192  HIT:      63192  MISS:          0
cpu0_L1D LOAD      ACCESS:      21775  HIT:      21775  MISS:          0
cpu0_L1D RFO       ACCESS:      41417  HIT:      41417  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84099 instructions: 43079055 cycles: 23400000
cpu1_DTLB TOTAL     ACCESS:      31432  HIT:      31406  MISS:         26
cpu1_DTLB LOAD      ACCESS:      16623  HIT:      16601  MISS:         22
cpu1_DTLB RFO       ACCESS:      14809  HIT:      14805  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.88462 cycles
cpu1_ITLB TOTAL     ACCESS:      14542  HIT:      14542  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14542  HIT:      14542  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6160  HIT:       6160  MISS:          0
cpu1_L1I LOAD      ACCESS:       6160  HIT:       6160  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62907  HIT:      62907  MISS:          0
cpu1_L1D LOAD      ACCESS:      21640  HIT:      21640  MISS:          0
cpu1_L1D RFO       ACCESS:      41267  HIT:      41267  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9522% MPKI: 0.0127485 Average ROB Occupancy at Mispredict: 185.847
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0127486
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.919% MPKI: 0.0128833 Average ROB Occupancy at Mispredict: 180.414
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0128833
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 36 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83717 instructions: 43173503 cycles: 23500000
cpu0_DTLB TOTAL     ACCESS:      32885  HIT:      32832  MISS:         53
cpu0_DTLB LOAD      ACCESS:      17979  HIT:      17934  MISS:         45
cpu0_DTLB RFO       ACCESS:      14906  HIT:      14898  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14209  HIT:      14209  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14209  HIT:      14209  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7336  HIT:       7336  MISS:          0
cpu0_L1I LOAD      ACCESS:       7336  HIT:       7336  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu0_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      61569  HIT:      61568  MISS:          1
cpu0_L1D LOAD      ACCESS:      21456  HIT:      21455  MISS:          1
cpu0_L1D RFO       ACCESS:      40113  HIT:      40113  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84125 instructions: 43269311 cycles: 23500000
cpu1_DTLB TOTAL     ACCESS:      31162  HIT:      31123  MISS:         39
cpu1_DTLB LOAD      ACCESS:      16574  HIT:      16540  MISS:         34
cpu1_DTLB RFO       ACCESS:      14588  HIT:      14583  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14362  HIT:      14362  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14362  HIT:      14362  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6030  HIT:       6030  MISS:          0
cpu1_L1I LOAD      ACCESS:       6030  HIT:       6030  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62003  HIT:      62002  MISS:          1
cpu1_L1D LOAD      ACCESS:      21466  HIT:      21465  MISS:          1
cpu1_L1D RFO       ACCESS:      40537  HIT:      40537  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83717 instructions: 43173503 cycles: 23500000
cpu0_DTLB TOTAL     ACCESS:      32885  HIT:      32832  MISS:         53
cpu0_DTLB LOAD      ACCESS:      17979  HIT:      17934  MISS:         45
cpu0_DTLB RFO       ACCESS:      14906  HIT:      14898  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5283 cycles
cpu0_ITLB TOTAL     ACCESS:      14209  HIT:      14209  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14209  HIT:      14209  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7336  HIT:       7336  MISS:          0
cpu0_L1I LOAD      ACCESS:       7336  HIT:       7336  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         53  HIT:         53  MISS:          0
cpu0_STLB LOAD      ACCESS:         45  HIT:         45  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      61569  HIT:      61568  MISS:          1
cpu0_L1D LOAD      ACCESS:      21456  HIT:      21455  MISS:          1
cpu0_L1D RFO       ACCESS:      40113  HIT:      40113  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84125 instructions: 43269311 cycles: 23500000
cpu1_DTLB TOTAL     ACCESS:      31162  HIT:      31123  MISS:         39
cpu1_DTLB LOAD      ACCESS:      16574  HIT:      16540  MISS:         34
cpu1_DTLB RFO       ACCESS:      14588  HIT:      14583  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.87179 cycles
cpu1_ITLB TOTAL     ACCESS:      14362  HIT:      14362  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14362  HIT:      14362  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6030  HIT:       6030  MISS:          0
cpu1_L1I LOAD      ACCESS:       6030  HIT:       6030  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         39  HIT:         39  MISS:          0
cpu1_STLB LOAD      ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62003  HIT:      62002  MISS:          1
cpu1_L1D LOAD      ACCESS:      21466  HIT:      21465  MISS:          1
cpu1_L1D RFO       ACCESS:      40537  HIT:      40537  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8098% MPKI: 0.0132951 Average ROB Occupancy at Mispredict: 170.552
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132952
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8659% MPKI: 0.0129653 Average ROB Occupancy at Mispredict: 177.572
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129653
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 37 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83757 instructions: 43366610 cycles: 23600000
cpu0_DTLB TOTAL     ACCESS:      33281  HIT:      33253  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18094  HIT:      18069  MISS:         25
cpu0_DTLB RFO       ACCESS:      15187  HIT:      15184  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14803  HIT:      14803  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14803  HIT:      14803  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6905  HIT:       6905  MISS:          0
cpu0_L1I LOAD      ACCESS:       6905  HIT:       6905  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62638  HIT:      62637  MISS:          1
cpu0_L1D LOAD      ACCESS:      21646  HIT:      21645  MISS:          1
cpu0_L1D RFO       ACCESS:      40992  HIT:      40992  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8415 instructions: 43459395 cycles: 23600000
cpu1_DTLB TOTAL     ACCESS:      31012  HIT:      30960  MISS:         52
cpu1_DTLB LOAD      ACCESS:      16530  HIT:      16486  MISS:         44
cpu1_DTLB RFO       ACCESS:      14482  HIT:      14474  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14902  HIT:      14902  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14902  HIT:      14902  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5522  HIT:       5522  MISS:          0
cpu1_L1I LOAD      ACCESS:       5522  HIT:       5522  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu1_STLB LOAD      ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61376  HIT:      61374  MISS:          2
cpu1_L1D LOAD      ACCESS:      21357  HIT:      21355  MISS:          2
cpu1_L1D RFO       ACCESS:      40019  HIT:      40019  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83757 instructions: 43366610 cycles: 23600000
cpu0_DTLB TOTAL     ACCESS:      33281  HIT:      33253  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18094  HIT:      18069  MISS:         25
cpu0_DTLB RFO       ACCESS:      15187  HIT:      15184  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      14803  HIT:      14803  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14803  HIT:      14803  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6905  HIT:       6905  MISS:          0
cpu0_L1I LOAD      ACCESS:       6905  HIT:       6905  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62638  HIT:      62637  MISS:          1
cpu0_L1D LOAD      ACCESS:      21646  HIT:      21645  MISS:          1
cpu0_L1D RFO       ACCESS:      40992  HIT:      40992  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8415 instructions: 43459395 cycles: 23600000
cpu1_DTLB TOTAL     ACCESS:      31012  HIT:      30960  MISS:         52
cpu1_DTLB LOAD      ACCESS:      16530  HIT:      16486  MISS:         44
cpu1_DTLB RFO       ACCESS:      14482  HIT:      14474  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.92308 cycles
cpu1_ITLB TOTAL     ACCESS:      14902  HIT:      14902  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14902  HIT:      14902  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5522  HIT:       5522  MISS:          0
cpu1_L1I LOAD      ACCESS:       5522  HIT:       5522  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         52  HIT:         52  MISS:          0
cpu1_STLB LOAD      ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61376  HIT:      61374  MISS:          2
cpu1_L1D LOAD      ACCESS:      21357  HIT:      21355  MISS:          2
cpu1_L1D RFO       ACCESS:      40019  HIT:      40019  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.916% MPKI: 0.0127747 Average ROB Occupancy at Mispredict: 184.262
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0127748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8713% MPKI: 0.0129546 Average ROB Occupancy at Mispredict: 191.091
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129546
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 39 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83802 instructions: 43561160 cycles: 23700000
cpu0_DTLB TOTAL     ACCESS:      33411  HIT:      33376  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18108  HIT:      18079  MISS:         29
cpu0_DTLB RFO       ACCESS:      15303  HIT:      15297  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15260  HIT:      15260  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15260  HIT:      15260  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6416  HIT:       6416  MISS:          0
cpu0_L1I LOAD      ACCESS:       6416  HIT:       6416  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62816  HIT:      62814  MISS:          2
cpu0_L1D LOAD      ACCESS:      21607  HIT:      21605  MISS:          2
cpu0_L1D RFO       ACCESS:      41209  HIT:      41209  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84205 instructions: 43656686 cycles: 23700000
cpu1_DTLB TOTAL     ACCESS:      31674  HIT:      31665  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16622  HIT:      16615  MISS:          7
cpu1_DTLB RFO       ACCESS:      15052  HIT:      15050  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14922  HIT:      14922  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14922  HIT:      14922  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5658  HIT:       5658  MISS:          0
cpu1_L1I LOAD      ACCESS:       5658  HIT:       5658  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63747  HIT:      63746  MISS:          1
cpu1_L1D LOAD      ACCESS:      21654  HIT:      21653  MISS:          1
cpu1_L1D RFO       ACCESS:      42093  HIT:      42093  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83802 instructions: 43561160 cycles: 23700000
cpu0_DTLB TOTAL     ACCESS:      33411  HIT:      33376  MISS:         35
cpu0_DTLB LOAD      ACCESS:      18108  HIT:      18079  MISS:         29
cpu0_DTLB RFO       ACCESS:      15303  HIT:      15297  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.51429 cycles
cpu0_ITLB TOTAL     ACCESS:      15260  HIT:      15260  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15260  HIT:      15260  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6416  HIT:       6416  MISS:          0
cpu0_L1I LOAD      ACCESS:       6416  HIT:       6416  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu0_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62816  HIT:      62814  MISS:          2
cpu0_L1D LOAD      ACCESS:      21607  HIT:      21605  MISS:          2
cpu0_L1D RFO       ACCESS:      41209  HIT:      41209  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84205 instructions: 43656686 cycles: 23700000
cpu1_DTLB TOTAL     ACCESS:      31674  HIT:      31665  MISS:          9
cpu1_DTLB LOAD      ACCESS:      16622  HIT:      16615  MISS:          7
cpu1_DTLB RFO       ACCESS:      15052  HIT:      15050  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.77778 cycles
cpu1_ITLB TOTAL     ACCESS:      14922  HIT:      14922  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14922  HIT:      14922  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5658  HIT:       5658  MISS:          0
cpu1_L1I LOAD      ACCESS:       5658  HIT:       5658  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63747  HIT:      63746  MISS:          1
cpu1_L1D LOAD      ACCESS:      21654  HIT:      21653  MISS:          1
cpu1_L1D RFO       ACCESS:      42093  HIT:      42093  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0201% MPKI: 0.0121896 Average ROB Occupancy at Mispredict: 203.708
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0121898
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.159% MPKI: 0.0113614 Average ROB Occupancy at Mispredict: 206.028
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0113614
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 40 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83851 instructions: 43756658 cycles: 23800000
cpu0_DTLB TOTAL     ACCESS:      33496  HIT:      33480  MISS:         16
cpu0_DTLB LOAD      ACCESS:      18148  HIT:      18136  MISS:         12
cpu0_DTLB RFO       ACCESS:      15348  HIT:      15344  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15135  HIT:      15135  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15135  HIT:      15135  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6650  HIT:       6650  MISS:          0
cpu0_L1I LOAD      ACCESS:       6650  HIT:       6650  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63078  HIT:      63077  MISS:          1
cpu0_L1D LOAD      ACCESS:      21665  HIT:      21664  MISS:          1
cpu0_L1D RFO       ACCESS:      41413  HIT:      41413  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84254 instructions: 43852448 cycles: 23800000
cpu1_DTLB TOTAL     ACCESS:      31505  HIT:      31492  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16674  HIT:      16664  MISS:         10
cpu1_DTLB RFO       ACCESS:      14831  HIT:      14828  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15010  HIT:      15010  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15010  HIT:      15010  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5539  HIT:       5539  MISS:          0
cpu1_L1I LOAD      ACCESS:       5539  HIT:       5539  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62911  HIT:      62910  MISS:          1
cpu1_L1D LOAD      ACCESS:      21591  HIT:      21590  MISS:          1
cpu1_L1D RFO       ACCESS:      41320  HIT:      41320  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83851 instructions: 43756658 cycles: 23800000
cpu0_DTLB TOTAL     ACCESS:      33496  HIT:      33480  MISS:         16
cpu0_DTLB LOAD      ACCESS:      18148  HIT:      18136  MISS:         12
cpu0_DTLB RFO       ACCESS:      15348  HIT:      15344  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_ITLB TOTAL     ACCESS:      15135  HIT:      15135  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15135  HIT:      15135  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6650  HIT:       6650  MISS:          0
cpu0_L1I LOAD      ACCESS:       6650  HIT:       6650  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63078  HIT:      63077  MISS:          1
cpu0_L1D LOAD      ACCESS:      21665  HIT:      21664  MISS:          1
cpu0_L1D RFO       ACCESS:      41413  HIT:      41413  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84254 instructions: 43852448 cycles: 23800000
cpu1_DTLB TOTAL     ACCESS:      31505  HIT:      31492  MISS:         13
cpu1_DTLB LOAD      ACCESS:      16674  HIT:      16664  MISS:         10
cpu1_DTLB RFO       ACCESS:      14831  HIT:      14828  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu1_ITLB TOTAL     ACCESS:      15010  HIT:      15010  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15010  HIT:      15010  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5539  HIT:       5539  MISS:          0
cpu1_L1I LOAD      ACCESS:       5539  HIT:       5539  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62911  HIT:      62910  MISS:          1
cpu1_L1D LOAD      ACCESS:      21591  HIT:      21590  MISS:          1
cpu1_L1D RFO       ACCESS:      41320  HIT:      41320  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82257
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0835% MPKI: 0.0117924 Average ROB Occupancy at Mispredict: 202.952
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0117925
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1004% MPKI: 0.0116527 Average ROB Occupancy at Mispredict: 205.053
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0116527
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 41 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83894 instructions: 43950661 cycles: 23900000
cpu0_DTLB TOTAL     ACCESS:      33282  HIT:      33258  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18070  HIT:      18050  MISS:         20
cpu0_DTLB RFO       ACCESS:      15212  HIT:      15208  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14755  HIT:      14755  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14755  HIT:      14755  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6984  HIT:       6984  MISS:          0
cpu0_L1I LOAD      ACCESS:       6984  HIT:       6984  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62525  HIT:      62524  MISS:          1
cpu0_L1D LOAD      ACCESS:      21561  HIT:      21560  MISS:          1
cpu0_L1D RFO       ACCESS:      40964  HIT:      40964  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8418 instructions: 44019040 cycles: 23900000
cpu1_DTLB TOTAL     ACCESS:      27562  HIT:      27452  MISS:        110
cpu1_DTLB LOAD      ACCESS:      14792  HIT:      14692  MISS:        100
cpu1_DTLB RFO       ACCESS:      12770  HIT:      12760  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      12886  HIT:      12879  MISS:          7
cpu1_ITLB LOAD      ACCESS:      12886  HIT:      12879  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5120  HIT:       5090  MISS:         30
cpu1_L1I LOAD      ACCESS:       5120  HIT:       5090  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        117  HIT:        112  MISS:          5
cpu1_STLB LOAD      ACCESS:        107  HIT:        102  MISS:          5
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      53844  HIT:      53769  MISS:         75
cpu1_L1D LOAD      ACCESS:      18945  HIT:      18878  MISS:         67
cpu1_L1D RFO       ACCESS:      34894  HIT:      34886  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        114  HIT:         44  MISS:         70
cpu1_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83894 instructions: 43950661 cycles: 23900000
cpu0_DTLB TOTAL     ACCESS:      33282  HIT:      33258  MISS:         24
cpu0_DTLB LOAD      ACCESS:      18070  HIT:      18050  MISS:         20
cpu0_DTLB RFO       ACCESS:      15212  HIT:      15208  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.625 cycles
cpu0_ITLB TOTAL     ACCESS:      14755  HIT:      14755  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14755  HIT:      14755  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6984  HIT:       6984  MISS:          0
cpu0_L1I LOAD      ACCESS:       6984  HIT:       6984  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         24  HIT:         24  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62525  HIT:      62524  MISS:          1
cpu0_L1D LOAD      ACCESS:      21561  HIT:      21560  MISS:          1
cpu0_L1D RFO       ACCESS:      40964  HIT:      40964  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8418 instructions: 44019040 cycles: 23900000
cpu1_DTLB TOTAL     ACCESS:      27562  HIT:      27452  MISS:        110
cpu1_DTLB LOAD      ACCESS:      14792  HIT:      14692  MISS:        100
cpu1_DTLB RFO       ACCESS:      12770  HIT:      12760  MISS:         10
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 18.4273 cycles
cpu1_ITLB TOTAL     ACCESS:      12886  HIT:      12879  MISS:          7
cpu1_ITLB LOAD      ACCESS:      12886  HIT:      12879  MISS:          7
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.57143 cycles
cpu1_L1I TOTAL     ACCESS:       5120  HIT:       5090  MISS:         30
cpu1_L1I LOAD      ACCESS:       5120  HIT:       5090  MISS:         30
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3667 cycles
cpu1_STLB TOTAL     ACCESS:        117  HIT:        112  MISS:          5
cpu1_STLB LOAD      ACCESS:        107  HIT:        102  MISS:          5
cpu1_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.8 cycles
cpu1_L1D TOTAL     ACCESS:      53844  HIT:      53769  MISS:         75
cpu1_L1D LOAD      ACCESS:      18945  HIT:      18878  MISS:         67
cpu1_L1D RFO       ACCESS:      34894  HIT:      34886  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 173.387 cycles
cpu1_L2C TOTAL     ACCESS:        114  HIT:         44  MISS:         70
cpu1_L2C LOAD      ACCESS:         97  HIT:         35  MISS:         62
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 173.557 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 152.329 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:         60
 DBUS AVG_CONGESTED_CYCLE:    3.82417
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1188% MPKI: 0.0114673 Average ROB Occupancy at Mispredict: 202.681
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0114674
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9261% MPKI: 0.0110407 Average ROB Occupancy at Mispredict: 190.457
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0110407
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 43 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83818 instructions: 44116226 cycles: 24000000
cpu0_DTLB TOTAL     ACCESS:      29113  HIT:      28984  MISS:        129
cpu0_DTLB LOAD      ACCESS:      15983  HIT:      15870  MISS:        113
cpu0_DTLB RFO       ACCESS:      13130  HIT:      13114  MISS:         16
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      13088  HIT:      13081  MISS:          7
cpu0_ITLB LOAD      ACCESS:      13088  HIT:      13081  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5851  HIT:       5825  MISS:         26
cpu0_L1I LOAD      ACCESS:       5851  HIT:       5825  MISS:         26
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        136  HIT:        131  MISS:          5
cpu0_STLB LOAD      ACCESS:        120  HIT:        115  MISS:          5
cpu0_STLB RFO       ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      53752  HIT:      53678  MISS:         74
cpu0_L1D LOAD      ACCESS:      19010  HIT:      18944  MISS:         66
cpu0_L1D RFO       ACCESS:      34737  HIT:      34729  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        109  HIT:         39  MISS:         70
cpu0_L2C LOAD      ACCESS:         92  HIT:         30  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:         71  HIT:          1  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.84213 instructions: 44211181 cycles: 24000000
cpu1_DTLB TOTAL     ACCESS:      31309  HIT:      31265  MISS:         44
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16536  MISS:         33
cpu1_DTLB RFO       ACCESS:      14740  HIT:      14729  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14658  HIT:      14658  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14658  HIT:      14658  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5832  HIT:       5831  MISS:          1
cpu1_L1I LOAD      ACCESS:       5832  HIT:       5831  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         33  HIT:         33  MISS:          0
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62417  HIT:      62417  MISS:          0
cpu1_L1D LOAD      ACCESS:      21533  HIT:      21533  MISS:          0
cpu1_L1D RFO       ACCESS:      40884  HIT:      40884  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83818 instructions: 44116226 cycles: 24000000
cpu0_DTLB TOTAL     ACCESS:      29113  HIT:      28984  MISS:        129
cpu0_DTLB LOAD      ACCESS:      15983  HIT:      15870  MISS:        113
cpu0_DTLB RFO       ACCESS:      13130  HIT:      13114  MISS:         16
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.7442 cycles
cpu0_ITLB TOTAL     ACCESS:      13088  HIT:      13081  MISS:          7
cpu0_ITLB LOAD      ACCESS:      13088  HIT:      13081  MISS:          7
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.42857 cycles
cpu0_L1I TOTAL     ACCESS:       5851  HIT:       5825  MISS:         26
cpu0_L1I LOAD      ACCESS:       5851  HIT:       5825  MISS:         26
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4615 cycles
cpu0_STLB TOTAL     ACCESS:        136  HIT:        131  MISS:          5
cpu0_STLB LOAD      ACCESS:        120  HIT:        115  MISS:          5
cpu0_STLB RFO       ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      53752  HIT:      53678  MISS:         74
cpu0_L1D LOAD      ACCESS:      19010  HIT:      18944  MISS:         66
cpu0_L1D RFO       ACCESS:      34737  HIT:      34729  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 175.419 cycles
cpu0_L2C TOTAL     ACCESS:        109  HIT:         39  MISS:         70
cpu0_L2C LOAD      ACCESS:         92  HIT:         30  MISS:         62
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.229 cycles
LLC TOTAL     ACCESS:         71  HIT:          1  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 152.171 cycles

CPU 1 cumulative IPC: 1.84213 instructions: 44211181 cycles: 24000000
cpu1_DTLB TOTAL     ACCESS:      31309  HIT:      31265  MISS:         44
cpu1_DTLB LOAD      ACCESS:      16569  HIT:      16536  MISS:         33
cpu1_DTLB RFO       ACCESS:      14740  HIT:      14729  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.97727 cycles
cpu1_ITLB TOTAL     ACCESS:      14658  HIT:      14658  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14658  HIT:      14658  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5832  HIT:       5831  MISS:          1
cpu1_L1I LOAD      ACCESS:       5832  HIT:       5831  MISS:          1
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10 cycles
cpu1_STLB TOTAL     ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB LOAD      ACCESS:         33  HIT:         33  MISS:          0
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62417  HIT:      62417  MISS:          0
cpu1_L1D LOAD      ACCESS:      21533  HIT:      21533  MISS:          0
cpu1_L1D RFO       ACCESS:      40884  HIT:      40884  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         10  ROW_BUFFER_MISS:         60
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7543% MPKI: 0.0118776 Average ROB Occupancy at Mispredict: 179.74
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118777
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9376% MPKI: 0.0123724 Average ROB Occupancy at Mispredict: 186.717
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0123724
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 44 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83875 instructions: 44313795 cycles: 24100000
cpu0_DTLB TOTAL     ACCESS:      33828  HIT:      33817  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18198  HIT:      18191  MISS:          7
cpu0_DTLB RFO       ACCESS:      15630  HIT:      15626  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14856  HIT:      14856  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14856  HIT:      14856  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7296  HIT:       7296  MISS:          0
cpu0_L1I LOAD      ACCESS:       7296  HIT:       7296  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      64245  HIT:      64245  MISS:          0
cpu0_L1D LOAD      ACCESS:      21930  HIT:      21930  MISS:          0
cpu0_L1D RFO       ACCESS:      42315  HIT:      42315  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84264 instructions: 44407716 cycles: 24100000
cpu1_DTLB TOTAL     ACCESS:      31774  HIT:      31763  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16666  HIT:      16659  MISS:          7
cpu1_DTLB RFO       ACCESS:      15108  HIT:      15104  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14695  HIT:      14695  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14695  HIT:      14695  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6199  HIT:       6199  MISS:          0
cpu1_L1I LOAD      ACCESS:       6199  HIT:       6199  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63982  HIT:      63981  MISS:          1
cpu1_L1D LOAD      ACCESS:      21816  HIT:      21815  MISS:          1
cpu1_L1D RFO       ACCESS:      42166  HIT:      42166  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83875 instructions: 44313795 cycles: 24100000
cpu0_DTLB TOTAL     ACCESS:      33828  HIT:      33817  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18198  HIT:      18191  MISS:          7
cpu0_DTLB RFO       ACCESS:      15630  HIT:      15626  MISS:          4
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.54545 cycles
cpu0_ITLB TOTAL     ACCESS:      14856  HIT:      14856  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14856  HIT:      14856  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7296  HIT:       7296  MISS:          0
cpu0_L1I LOAD      ACCESS:       7296  HIT:       7296  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      64245  HIT:      64245  MISS:          0
cpu0_L1D LOAD      ACCESS:      21930  HIT:      21930  MISS:          0
cpu0_L1D RFO       ACCESS:      42315  HIT:      42315  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84264 instructions: 44407716 cycles: 24100000
cpu1_DTLB TOTAL     ACCESS:      31774  HIT:      31763  MISS:         11
cpu1_DTLB LOAD      ACCESS:      16666  HIT:      16659  MISS:          7
cpu1_DTLB RFO       ACCESS:      15108  HIT:      15104  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.90909 cycles
cpu1_ITLB TOTAL     ACCESS:      14695  HIT:      14695  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14695  HIT:      14695  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6199  HIT:       6199  MISS:          0
cpu1_L1I LOAD      ACCESS:       6199  HIT:       6199  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63982  HIT:      63981  MISS:          1
cpu1_L1D LOAD      ACCESS:      21816  HIT:      21815  MISS:          1
cpu1_L1D RFO       ACCESS:      42166  HIT:      42166  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1066% MPKI: 0.0115087 Average ROB Occupancy at Mispredict: 196.253
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0115088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0705% MPKI: 0.0116646 Average ROB Occupancy at Mispredict: 191.012
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0116646
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 45 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83911 instructions: 44506346 cycles: 24200000
cpu0_DTLB TOTAL     ACCESS:      33321  HIT:      33287  MISS:         34
cpu0_DTLB LOAD      ACCESS:      18078  HIT:      18055  MISS:         23
cpu0_DTLB RFO       ACCESS:      15243  HIT:      15232  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14418  HIT:      14418  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14418  HIT:      14418  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7519  HIT:       7519  MISS:          0
cpu0_L1I LOAD      ACCESS:       7519  HIT:       7519  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62823  HIT:      62821  MISS:          2
cpu0_L1D LOAD      ACCESS:      21667  HIT:      21665  MISS:          2
cpu0_L1D RFO       ACCESS:      41156  HIT:      41156  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84299 instructions: 44600362 cycles: 24200000
cpu1_DTLB TOTAL     ACCESS:      31356  HIT:      31321  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16624  HIT:      16600  MISS:         24
cpu1_DTLB RFO       ACCESS:      14732  HIT:      14721  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14261  HIT:      14261  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14261  HIT:      14261  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6314  HIT:       6314  MISS:          0
cpu1_L1I LOAD      ACCESS:       6314  HIT:       6314  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62517  HIT:      62515  MISS:          2
cpu1_L1D LOAD      ACCESS:      21530  HIT:      21528  MISS:          2
cpu1_L1D RFO       ACCESS:      40987  HIT:      40987  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83911 instructions: 44506346 cycles: 24200000
cpu0_DTLB TOTAL     ACCESS:      33321  HIT:      33287  MISS:         34
cpu0_DTLB LOAD      ACCESS:      18078  HIT:      18055  MISS:         23
cpu0_DTLB RFO       ACCESS:      15243  HIT:      15232  MISS:         11
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47059 cycles
cpu0_ITLB TOTAL     ACCESS:      14418  HIT:      14418  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14418  HIT:      14418  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7519  HIT:       7519  MISS:          0
cpu0_L1I LOAD      ACCESS:       7519  HIT:       7519  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62823  HIT:      62821  MISS:          2
cpu0_L1D LOAD      ACCESS:      21667  HIT:      21665  MISS:          2
cpu0_L1D RFO       ACCESS:      41156  HIT:      41156  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84299 instructions: 44600362 cycles: 24200000
cpu1_DTLB TOTAL     ACCESS:      31356  HIT:      31321  MISS:         35
cpu1_DTLB LOAD      ACCESS:      16624  HIT:      16600  MISS:         24
cpu1_DTLB RFO       ACCESS:      14732  HIT:      14721  MISS:         11
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14261  HIT:      14261  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14261  HIT:      14261  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6314  HIT:       6314  MISS:          0
cpu1_L1I LOAD      ACCESS:       6314  HIT:       6314  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         35  HIT:         35  MISS:          0
cpu1_STLB LOAD      ACCESS:         24  HIT:         24  MISS:          0
cpu1_STLB RFO       ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62517  HIT:      62515  MISS:          2
cpu1_L1D LOAD      ACCESS:      21530  HIT:      21528  MISS:          2
cpu1_L1D RFO       ACCESS:      40987  HIT:      40987  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9838% MPKI: 0.0120206 Average ROB Occupancy at Mispredict: 182.366
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0120208
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0072% MPKI: 0.0118609 Average ROB Occupancy at Mispredict: 184.958
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118609
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 46 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83952 instructions: 44700314 cycles: 24300000
cpu0_DTLB TOTAL     ACCESS:      33355  HIT:      33334  MISS:         21
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18077  MISS:         13
cpu0_DTLB RFO       ACCESS:      15265  HIT:      15257  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14809  HIT:      14809  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14809  HIT:      14809  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7066  HIT:       7066  MISS:          0
cpu0_L1I LOAD      ACCESS:       7066  HIT:       7066  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62936  HIT:      62934  MISS:          2
cpu0_L1D LOAD      ACCESS:      21737  HIT:      21735  MISS:          2
cpu0_L1D RFO       ACCESS:      41199  HIT:      41199  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84334 instructions: 44793226 cycles: 24300000
cpu1_DTLB TOTAL     ACCESS:      31339  HIT:      31317  MISS:         22
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16542  MISS:         14
cpu1_DTLB RFO       ACCESS:      14783  HIT:      14775  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14341  HIT:      14341  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14341  HIT:      14341  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6281  HIT:       6281  MISS:          0
cpu1_L1I LOAD      ACCESS:       6281  HIT:       6281  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62667  HIT:      62666  MISS:          1
cpu1_L1D LOAD      ACCESS:      21560  HIT:      21559  MISS:          1
cpu1_L1D RFO       ACCESS:      41107  HIT:      41107  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83952 instructions: 44700314 cycles: 24300000
cpu0_DTLB TOTAL     ACCESS:      33355  HIT:      33334  MISS:         21
cpu0_DTLB LOAD      ACCESS:      18090  HIT:      18077  MISS:         13
cpu0_DTLB RFO       ACCESS:      15265  HIT:      15257  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47619 cycles
cpu0_ITLB TOTAL     ACCESS:      14809  HIT:      14809  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14809  HIT:      14809  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7066  HIT:       7066  MISS:          0
cpu0_L1I LOAD      ACCESS:       7066  HIT:       7066  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62936  HIT:      62934  MISS:          2
cpu0_L1D LOAD      ACCESS:      21737  HIT:      21735  MISS:          2
cpu0_L1D RFO       ACCESS:      41199  HIT:      41199  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84334 instructions: 44793226 cycles: 24300000
cpu1_DTLB TOTAL     ACCESS:      31339  HIT:      31317  MISS:         22
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16542  MISS:         14
cpu1_DTLB RFO       ACCESS:      14783  HIT:      14775  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14341  HIT:      14341  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14341  HIT:      14341  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6281  HIT:       6281  MISS:          0
cpu1_L1I LOAD      ACCESS:       6281  HIT:       6281  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu1_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62667  HIT:      62666  MISS:          1
cpu1_L1D LOAD      ACCESS:      21560  HIT:      21559  MISS:          1
cpu1_L1D RFO       ACCESS:      41107  HIT:      41107  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 11 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9741% MPKI: 0.0121027 Average ROB Occupancy at Mispredict: 189.124
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0121028
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0308% MPKI: 0.0116759 Average ROB Occupancy at Mispredict: 188.096
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0116759
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 48 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83991 instructions: 44893829 cycles: 24400000
cpu0_DTLB TOTAL     ACCESS:      33392  HIT:      33369  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18055  HIT:      18040  MISS:         15
cpu0_DTLB RFO       ACCESS:      15337  HIT:      15329  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7635  HIT:       7635  MISS:          0
cpu0_L1I LOAD      ACCESS:       7635  HIT:       7635  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63101  HIT:      63101  MISS:          0
cpu0_L1D LOAD      ACCESS:      21690  HIT:      21690  MISS:          0
cpu0_L1D RFO       ACCESS:      41411  HIT:      41411  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84355 instructions: 44982718 cycles: 24400000
cpu1_DTLB TOTAL     ACCESS:      31094  HIT:      31060  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16491  HIT:      16469  MISS:         22
cpu1_DTLB RFO       ACCESS:      14603  HIT:      14591  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14137  HIT:      14137  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14137  HIT:      14137  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6212  HIT:       6212  MISS:          0
cpu1_L1I LOAD      ACCESS:       6212  HIT:       6212  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      61882  HIT:      61882  MISS:          0
cpu1_L1D LOAD      ACCESS:      21408  HIT:      21408  MISS:          0
cpu1_L1D RFO       ACCESS:      40474  HIT:      40474  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83991 instructions: 44893829 cycles: 24400000
cpu0_DTLB TOTAL     ACCESS:      33392  HIT:      33369  MISS:         23
cpu0_DTLB LOAD      ACCESS:      18055  HIT:      18040  MISS:         15
cpu0_DTLB RFO       ACCESS:      15337  HIT:      15329  MISS:          8
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6087 cycles
cpu0_ITLB TOTAL     ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14326  HIT:      14326  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7635  HIT:       7635  MISS:          0
cpu0_L1I LOAD      ACCESS:       7635  HIT:       7635  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         15  HIT:         15  MISS:          0
cpu0_STLB RFO       ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63101  HIT:      63101  MISS:          0
cpu0_L1D LOAD      ACCESS:      21690  HIT:      21690  MISS:          0
cpu0_L1D RFO       ACCESS:      41411  HIT:      41411  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84355 instructions: 44982718 cycles: 24400000
cpu1_DTLB TOTAL     ACCESS:      31094  HIT:      31060  MISS:         34
cpu1_DTLB LOAD      ACCESS:      16491  HIT:      16469  MISS:         22
cpu1_DTLB RFO       ACCESS:      14603  HIT:      14591  MISS:         12
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.94118 cycles
cpu1_ITLB TOTAL     ACCESS:      14137  HIT:      14137  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14137  HIT:      14137  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6212  HIT:       6212  MISS:          0
cpu1_L1I LOAD      ACCESS:       6212  HIT:       6212  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         34  HIT:         34  MISS:          0
cpu1_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu1_STLB RFO       ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      61882  HIT:      61882  MISS:          0
cpu1_L1D LOAD      ACCESS:      21408  HIT:      21408  MISS:          0
cpu1_L1D RFO       ACCESS:      40474  HIT:      40474  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0677% MPKI: 0.0114269 Average ROB Occupancy at Mispredict: 186.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.011427
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9753% MPKI: 0.0117823 Average ROB Occupancy at Mispredict: 181.958
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0117823
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 49 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84026 instructions: 45086276 cycles: 24500000
cpu0_DTLB TOTAL     ACCESS:      33271  HIT:      33242  MISS:         29
cpu0_DTLB LOAD      ACCESS:      18060  HIT:      18041  MISS:         19
cpu0_DTLB RFO       ACCESS:      15211  HIT:      15201  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14545  HIT:      14545  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14545  HIT:      14545  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       7307  HIT:       7307  MISS:          0
cpu0_L1I LOAD      ACCESS:       7307  HIT:       7307  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62625  HIT:      62625  MISS:          0
cpu0_L1D LOAD      ACCESS:      21637  HIT:      21637  MISS:          0
cpu0_L1D RFO       ACCESS:      40988  HIT:      40988  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84391 instructions: 45175725 cycles: 24500000
cpu1_DTLB TOTAL     ACCESS:      31278  HIT:      31249  MISS:         29
cpu1_DTLB LOAD      ACCESS:      16589  HIT:      16569  MISS:         20
cpu1_DTLB RFO       ACCESS:      14689  HIT:      14680  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14843  HIT:      14843  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14843  HIT:      14843  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5746  HIT:       5746  MISS:          0
cpu1_L1I LOAD      ACCESS:       5746  HIT:       5746  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      62233  HIT:      62232  MISS:          1
cpu1_L1D LOAD      ACCESS:      21504  HIT:      21503  MISS:          1
cpu1_L1D RFO       ACCESS:      40729  HIT:      40729  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84026 instructions: 45086276 cycles: 24500000
cpu0_DTLB TOTAL     ACCESS:      33271  HIT:      33242  MISS:         29
cpu0_DTLB LOAD      ACCESS:      18060  HIT:      18041  MISS:         19
cpu0_DTLB RFO       ACCESS:      15211  HIT:      15201  MISS:         10
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44828 cycles
cpu0_ITLB TOTAL     ACCESS:      14545  HIT:      14545  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14545  HIT:      14545  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       7307  HIT:       7307  MISS:          0
cpu0_L1I LOAD      ACCESS:       7307  HIT:       7307  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu0_STLB LOAD      ACCESS:         19  HIT:         19  MISS:          0
cpu0_STLB RFO       ACCESS:         10  HIT:         10  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62625  HIT:      62625  MISS:          0
cpu0_L1D LOAD      ACCESS:      21637  HIT:      21637  MISS:          0
cpu0_L1D RFO       ACCESS:      40988  HIT:      40988  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84391 instructions: 45175725 cycles: 24500000
cpu1_DTLB TOTAL     ACCESS:      31278  HIT:      31249  MISS:         29
cpu1_DTLB LOAD      ACCESS:      16589  HIT:      16569  MISS:         20
cpu1_DTLB RFO       ACCESS:      14689  HIT:      14680  MISS:          9
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14843  HIT:      14843  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14843  HIT:      14843  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5746  HIT:       5746  MISS:          0
cpu1_L1I LOAD      ACCESS:       5746  HIT:       5746  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu1_STLB RFO       ACCESS:          9  HIT:          9  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      62233  HIT:      62232  MISS:          1
cpu1_L1D LOAD      ACCESS:      21504  HIT:      21503  MISS:          1
cpu1_L1D RFO       ACCESS:      40729  HIT:      40729  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0326% MPKI: 0.0115999 Average ROB Occupancy at Mispredict: 188.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0116
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9887% MPKI: 0.0118648 Average ROB Occupancy at Mispredict: 196.666
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118648
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 50 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84064 instructions: 45279722 cycles: 24600000
cpu0_DTLB TOTAL     ACCESS:      33271  HIT:      33243  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18074  HIT:      18053  MISS:         21
cpu0_DTLB RFO       ACCESS:      15197  HIT:      15190  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15220  HIT:      15220  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15220  HIT:      15220  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6342  HIT:       6342  MISS:          0
cpu0_L1I LOAD      ACCESS:       6342  HIT:       6342  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62418  HIT:      62416  MISS:          2
cpu0_L1D LOAD      ACCESS:      21554  HIT:      21552  MISS:          2
cpu0_L1D RFO       ACCESS:      40864  HIT:      40864  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84433 instructions: 45370578 cycles: 24600000
cpu1_DTLB TOTAL     ACCESS:      31485  HIT:      31465  MISS:         20
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16540  MISS:         16
cpu1_DTLB RFO       ACCESS:      14929  HIT:      14925  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14932  HIT:      14932  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14932  HIT:      14932  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5587  HIT:       5587  MISS:          0
cpu1_L1I LOAD      ACCESS:       5587  HIT:       5587  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63114  HIT:      63113  MISS:          1
cpu1_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu1_L1D RFO       ACCESS:      41551  HIT:      41551  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84064 instructions: 45279722 cycles: 24600000
cpu0_DTLB TOTAL     ACCESS:      33271  HIT:      33243  MISS:         28
cpu0_DTLB LOAD      ACCESS:      18074  HIT:      18053  MISS:         21
cpu0_DTLB RFO       ACCESS:      15197  HIT:      15190  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.35714 cycles
cpu0_ITLB TOTAL     ACCESS:      15220  HIT:      15220  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15220  HIT:      15220  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6342  HIT:       6342  MISS:          0
cpu0_L1I LOAD      ACCESS:       6342  HIT:       6342  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         28  HIT:         28  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62418  HIT:      62416  MISS:          2
cpu0_L1D LOAD      ACCESS:      21554  HIT:      21552  MISS:          2
cpu0_L1D RFO       ACCESS:      40864  HIT:      40864  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84433 instructions: 45370578 cycles: 24600000
cpu1_DTLB TOTAL     ACCESS:      31485  HIT:      31465  MISS:         20
cpu1_DTLB LOAD      ACCESS:      16556  HIT:      16540  MISS:         16
cpu1_DTLB RFO       ACCESS:      14929  HIT:      14925  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14932  HIT:      14932  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14932  HIT:      14932  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5587  HIT:       5587  MISS:          0
cpu1_L1I LOAD      ACCESS:       5587  HIT:       5587  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63114  HIT:      63113  MISS:          1
cpu1_L1D LOAD      ACCESS:      21563  HIT:      21562  MISS:          1
cpu1_L1D RFO       ACCESS:      41551  HIT:      41551  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0002% MPKI: 0.0117933 Average ROB Occupancy at Mispredict: 202.858
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0117934
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0973% MPKI: 0.0112187 Average ROB Occupancy at Mispredict: 202.986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0112187
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 52 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84118 instructions: 45477072 cycles: 24700000
cpu0_DTLB TOTAL     ACCESS:      33693  HIT:      33682  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18169  HIT:      18161  MISS:          8
cpu0_DTLB RFO       ACCESS:      15524  HIT:      15521  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15044  HIT:      15044  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15044  HIT:      15044  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I LOAD      ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63688  HIT:      63687  MISS:          1
cpu0_L1D LOAD      ACCESS:      21725  HIT:      21724  MISS:          1
cpu0_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8448 instructions: 45566614 cycles: 24700000
cpu1_DTLB TOTAL     ACCESS:      31509  HIT:      31494  MISS:         15
cpu1_DTLB LOAD      ACCESS:      16646  HIT:      16634  MISS:         12
cpu1_DTLB RFO       ACCESS:      14863  HIT:      14860  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      14837  HIT:      14837  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14837  HIT:      14837  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5786  HIT:       5786  MISS:          0
cpu1_L1I LOAD      ACCESS:       5786  HIT:       5786  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      63002  HIT:      63000  MISS:          2
cpu1_L1D LOAD      ACCESS:      21574  HIT:      21572  MISS:          2
cpu1_L1D RFO       ACCESS:      41428  HIT:      41428  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84118 instructions: 45477072 cycles: 24700000
cpu0_DTLB TOTAL     ACCESS:      33693  HIT:      33682  MISS:         11
cpu0_DTLB LOAD      ACCESS:      18169  HIT:      18161  MISS:          8
cpu0_DTLB RFO       ACCESS:      15524  HIT:      15521  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.63636 cycles
cpu0_ITLB TOTAL     ACCESS:      15044  HIT:      15044  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15044  HIT:      15044  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I LOAD      ACCESS:       6874  HIT:       6874  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu0_STLB LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      63688  HIT:      63687  MISS:          1
cpu0_L1D LOAD      ACCESS:      21725  HIT:      21724  MISS:          1
cpu0_L1D RFO       ACCESS:      41963  HIT:      41963  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.8448 instructions: 45566614 cycles: 24700000
cpu1_DTLB TOTAL     ACCESS:      31509  HIT:      31494  MISS:         15
cpu1_DTLB LOAD      ACCESS:      16646  HIT:      16634  MISS:         12
cpu1_DTLB RFO       ACCESS:      14863  HIT:      14860  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      14837  HIT:      14837  MISS:          0
cpu1_ITLB LOAD      ACCESS:      14837  HIT:      14837  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5786  HIT:       5786  MISS:          0
cpu1_L1I LOAD      ACCESS:       5786  HIT:       5786  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         15  HIT:         15  MISS:          0
cpu1_STLB LOAD      ACCESS:         12  HIT:         12  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      63002  HIT:      63000  MISS:          2
cpu1_L1D LOAD      ACCESS:      21574  HIT:      21572  MISS:          2
cpu1_L1D RFO       ACCESS:      41428  HIT:      41428  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1429% MPKI: 0.0110164 Average ROB Occupancy at Mispredict: 207.232
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0110165
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1541% MPKI: 0.0109071 Average ROB Occupancy at Mispredict: 206.787
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0109071
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 53 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84153 instructions: 45669844 cycles: 24800000
cpu0_DTLB TOTAL     ACCESS:      33154  HIT:      33129  MISS:         25
cpu0_DTLB LOAD      ACCESS:      18051  HIT:      18031  MISS:         20
cpu0_DTLB RFO       ACCESS:      15103  HIT:      15098  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14691  HIT:      14691  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14691  HIT:      14691  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6981  HIT:       6981  MISS:          0
cpu0_L1I LOAD      ACCESS:       6981  HIT:       6981  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      62134  HIT:      62132  MISS:          2
cpu0_L1D LOAD      ACCESS:      21521  HIT:      21519  MISS:          2
cpu0_L1D RFO       ACCESS:      40613  HIT:      40613  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84467 instructions: 45747700 cycles: 24800000
cpu1_DTLB TOTAL     ACCESS:      29555  HIT:      29502  MISS:         53
cpu1_DTLB LOAD      ACCESS:      15774  HIT:      15726  MISS:         48
cpu1_DTLB RFO       ACCESS:      13781  HIT:      13776  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13985  HIT:      13984  MISS:          1
cpu1_ITLB LOAD      ACCESS:      13985  HIT:      13984  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5499  HIT:       5494  MISS:          5
cpu1_L1I LOAD      ACCESS:       5499  HIT:       5494  MISS:          5
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         54  HIT:         50  MISS:          4
cpu1_STLB LOAD      ACCESS:         49  HIT:         45  MISS:          4
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      58358  HIT:      58331  MISS:         27
cpu1_L1D LOAD      ACCESS:      20326  HIT:      20299  MISS:         27
cpu1_L1D RFO       ACCESS:      38028  HIT:      38028  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         34  HIT:         12  MISS:         22
cpu1_L2C LOAD      ACCESS:         32  HIT:         10  MISS:         22
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
LLC TOTAL     ACCESS:         22  HIT:          0  MISS:         22
LLC LOAD      ACCESS:         22  HIT:          0  MISS:         22
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84153 instructions: 45669844 cycles: 24800000
cpu0_DTLB TOTAL     ACCESS:      33154  HIT:      33129  MISS:         25
cpu0_DTLB LOAD      ACCESS:      18051  HIT:      18031  MISS:         20
cpu0_DTLB RFO       ACCESS:      15103  HIT:      15098  MISS:          5
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.56 cycles
cpu0_ITLB TOTAL     ACCESS:      14691  HIT:      14691  MISS:          0
cpu0_ITLB LOAD      ACCESS:      14691  HIT:      14691  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6981  HIT:       6981  MISS:          0
cpu0_L1I LOAD      ACCESS:       6981  HIT:       6981  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      62134  HIT:      62132  MISS:          2
cpu0_L1D LOAD      ACCESS:      21521  HIT:      21519  MISS:          2
cpu0_L1D RFO       ACCESS:      40613  HIT:      40613  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84467 instructions: 45747700 cycles: 24800000
cpu1_DTLB TOTAL     ACCESS:      29555  HIT:      29502  MISS:         53
cpu1_DTLB LOAD      ACCESS:      15774  HIT:      15726  MISS:         48
cpu1_DTLB RFO       ACCESS:      13781  HIT:      13776  MISS:          5
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 24.6226 cycles
cpu1_ITLB TOTAL     ACCESS:      13985  HIT:      13984  MISS:          1
cpu1_ITLB LOAD      ACCESS:      13985  HIT:      13984  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       5499  HIT:       5494  MISS:          5
cpu1_L1I LOAD      ACCESS:       5499  HIT:       5494  MISS:          5
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.2 cycles
cpu1_STLB TOTAL     ACCESS:         54  HIT:         50  MISS:          4
cpu1_STLB LOAD      ACCESS:         49  HIT:         45  MISS:          4
cpu1_STLB RFO       ACCESS:          5  HIT:          5  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.75 cycles
cpu1_L1D TOTAL     ACCESS:      58358  HIT:      58331  MISS:         27
cpu1_L1D LOAD      ACCESS:      20326  HIT:      20299  MISS:         27
cpu1_L1D RFO       ACCESS:      38028  HIT:      38028  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          4  HIT:          4  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 164.963 cycles
cpu1_L2C TOTAL     ACCESS:         34  HIT:         12  MISS:         22
cpu1_L2C LOAD      ACCESS:         32  HIT:         10  MISS:         22
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 188.545 cycles
LLC TOTAL     ACCESS:         22  HIT:          0  MISS:         22
LLC LOAD      ACCESS:         22  HIT:          0  MISS:         22
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 167.318 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         22
 DBUS AVG_CONGESTED_CYCLE:    3.82475
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0948% MPKI: 0.0111451 Average ROB Occupancy at Mispredict: 199.711
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0111452
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9422% MPKI: 0.0114104 Average ROB Occupancy at Mispredict: 191.437
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0114104
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 54 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84036 instructions: 45824849 cycles: 24900000
cpu0_DTLB TOTAL     ACCESS:      27619  HIT:      27399  MISS:        220
cpu0_DTLB LOAD      ACCESS:      15434  HIT:      15243  MISS:        191
cpu0_DTLB RFO       ACCESS:      12185  HIT:      12156  MISS:         29
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12660  HIT:      12655  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12660  HIT:      12655  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4732  HIT:       4708  MISS:         24
cpu0_L1I LOAD      ACCESS:       4732  HIT:       4708  MISS:         24
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        225  HIT:        209  MISS:         16
cpu0_STLB LOAD      ACCESS:        196  HIT:        181  MISS:         15
cpu0_STLB RFO       ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      50512  HIT:      50395  MISS:        117
cpu0_L1D LOAD      ACCESS:      18158  HIT:      18051  MISS:        107
cpu0_L1D RFO       ACCESS:      32338  HIT:      32328  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        151  HIT:         50  MISS:        101
cpu0_L2C LOAD      ACCESS:        131  HIT:         39  MISS:         92
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:        102  HIT:          1  MISS:        101
LLC LOAD      ACCESS:         92  HIT:          0  MISS:         92
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.84421 instructions: 45920767 cycles: 24900000
cpu1_DTLB TOTAL     ACCESS:      29943  HIT:      29760  MISS:        183
cpu1_DTLB LOAD      ACCESS:      17071  HIT:      16915  MISS:        156
cpu1_DTLB RFO       ACCESS:      12872  HIT:      12845  MISS:         27
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      13768  HIT:      13764  MISS:          4
cpu1_ITLB LOAD      ACCESS:      13768  HIT:      13764  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4296  HIT:       4277  MISS:         19
cpu1_L1I LOAD      ACCESS:       4296  HIT:       4277  MISS:         19
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        187  HIT:        175  MISS:         12
cpu1_STLB LOAD      ACCESS:        160  HIT:        149  MISS:         11
cpu1_STLB RFO       ACCESS:         27  HIT:         26  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      56728  HIT:      56634  MISS:         94
cpu1_L1D LOAD      ACCESS:      20335  HIT:      20251  MISS:         84
cpu1_L1D RFO       ACCESS:      36381  HIT:      36371  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        122  HIT:         41  MISS:         81
cpu1_L2C LOAD      ACCESS:        103  HIT:         31  MISS:         72
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84036 instructions: 45824849 cycles: 24900000
cpu0_DTLB TOTAL     ACCESS:      27619  HIT:      27399  MISS:        220
cpu0_DTLB LOAD      ACCESS:      15434  HIT:      15243  MISS:        191
cpu0_DTLB RFO       ACCESS:      12185  HIT:      12156  MISS:         29
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 23.8409 cycles
cpu0_ITLB TOTAL     ACCESS:      12660  HIT:      12655  MISS:          5
cpu0_ITLB LOAD      ACCESS:      12660  HIT:      12655  MISS:          5
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_L1I TOTAL     ACCESS:       4732  HIT:       4708  MISS:         24
cpu0_L1I LOAD      ACCESS:       4732  HIT:       4708  MISS:         24
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.625 cycles
cpu0_STLB TOTAL     ACCESS:        225  HIT:        209  MISS:         16
cpu0_STLB LOAD      ACCESS:        196  HIT:        181  MISS:         15
cpu0_STLB RFO       ACCESS:         29  HIT:         28  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      50512  HIT:      50395  MISS:        117
cpu0_L1D LOAD      ACCESS:      18158  HIT:      18051  MISS:        107
cpu0_L1D RFO       ACCESS:      32338  HIT:      32328  MISS:         10
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         16  HIT:         16  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 167.222 cycles
cpu0_L2C TOTAL     ACCESS:        151  HIT:         50  MISS:        101
cpu0_L2C LOAD      ACCESS:        131  HIT:         39  MISS:         92
cpu0_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.416 cycles
LLC TOTAL     ACCESS:        102  HIT:          1  MISS:        101
LLC LOAD      ACCESS:         92  HIT:          0  MISS:         92
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 285.436 cycles

CPU 1 cumulative IPC: 1.84421 instructions: 45920767 cycles: 24900000
cpu1_DTLB TOTAL     ACCESS:      29943  HIT:      29760  MISS:        183
cpu1_DTLB LOAD      ACCESS:      17071  HIT:      16915  MISS:        156
cpu1_DTLB RFO       ACCESS:      12872  HIT:      12845  MISS:         27
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 22.5137 cycles
cpu1_ITLB TOTAL     ACCESS:      13768  HIT:      13764  MISS:          4
cpu1_ITLB LOAD      ACCESS:      13768  HIT:      13764  MISS:          4
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu1_L1I TOTAL     ACCESS:       4296  HIT:       4277  MISS:         19
cpu1_L1I LOAD      ACCESS:       4296  HIT:       4277  MISS:         19
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.6842 cycles
cpu1_STLB TOTAL     ACCESS:        187  HIT:        175  MISS:         12
cpu1_STLB LOAD      ACCESS:        160  HIT:        149  MISS:         11
cpu1_STLB RFO       ACCESS:         27  HIT:         26  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 207.5 cycles
cpu1_L1D TOTAL     ACCESS:      56728  HIT:      56634  MISS:         94
cpu1_L1D LOAD      ACCESS:      20335  HIT:      20251  MISS:         84
cpu1_L1D RFO       ACCESS:      36381  HIT:      36371  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 165.053 cycles
cpu1_L2C TOTAL     ACCESS:        122  HIT:         41  MISS:         81
cpu1_L2C LOAD      ACCESS:        103  HIT:         31  MISS:         72
cpu1_L2C RFO       ACCESS:         10  HIT:          1  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 178.37 cycles
LLC TOTAL     ACCESS:         81  HIT:          0  MISS:         81
LLC LOAD      ACCESS:         72  HIT:          0  MISS:         72
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 355.914 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         16  ROW_BUFFER_MISS:        166
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7371% MPKI: 0.0112165 Average ROB Occupancy at Mispredict: 183.827
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 4.36444e-05
BRANCH_CONDITIONAL: 0.011173
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8944% MPKI: 0.0118247 Average ROB Occupancy at Mispredict: 186.657
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 4.35533e-05
BRANCH_CONDITIONAL: 0.0117812
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 55 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84114 instructions: 46028494 cycles: 25000000
cpu0_DTLB TOTAL     ACCESS:      35525  HIT:      35512  MISS:         13
cpu0_DTLB LOAD      ACCESS:      19334  HIT:      19322  MISS:         12
cpu0_DTLB RFO       ACCESS:      16191  HIT:      16190  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16167  HIT:      16166  MISS:          1
cpu0_ITLB LOAD      ACCESS:      16167  HIT:      16166  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4878  HIT:       4863  MISS:         15
cpu0_L1I LOAD      ACCESS:       4878  HIT:       4863  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB LOAD      ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67370  HIT:      67361  MISS:          9
cpu0_L1D LOAD      ACCESS:      24169  HIT:      24160  MISS:          9
cpu0_L1D RFO       ACCESS:      43200  HIT:      43200  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         25  HIT:         16  MISS:          9
cpu0_L2C LOAD      ACCESS:         24  HIT:         15  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84502 instructions: 46125559 cycles: 25000000
cpu1_DTLB TOTAL     ACCESS:      34872  HIT:      34849  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19730  HIT:      19709  MISS:         21
cpu1_DTLB RFO       ACCESS:      15142  HIT:      15140  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16156  HIT:      16155  MISS:          1
cpu1_ITLB LOAD      ACCESS:      16156  HIT:      16155  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4845  HIT:       4830  MISS:         15
cpu1_L1I LOAD      ACCESS:       4845  HIT:       4830  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         24  HIT:         23  MISS:          1
cpu1_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67316  HIT:      67310  MISS:          6
cpu1_L1D LOAD      ACCESS:      23852  HIT:      23846  MISS:          6
cpu1_L1D RFO       ACCESS:      43463  HIT:      43463  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:         21  HIT:         14  MISS:          7
cpu1_L2C LOAD      ACCESS:         21  HIT:         14  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84114 instructions: 46028494 cycles: 25000000
cpu0_DTLB TOTAL     ACCESS:      35525  HIT:      35512  MISS:         13
cpu0_DTLB LOAD      ACCESS:      19334  HIT:      19322  MISS:         12
cpu0_DTLB RFO       ACCESS:      16191  HIT:      16190  MISS:          1
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.8462 cycles
cpu0_ITLB TOTAL     ACCESS:      16167  HIT:      16166  MISS:          1
cpu0_ITLB LOAD      ACCESS:      16167  HIT:      16166  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       4878  HIT:       4863  MISS:         15
cpu0_L1I LOAD      ACCESS:       4878  HIT:       4863  MISS:         15
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.4667 cycles
cpu0_STLB TOTAL     ACCESS:         14  HIT:         13  MISS:          1
cpu0_STLB LOAD      ACCESS:         13  HIT:         12  MISS:          1
cpu0_STLB RFO       ACCESS:          1  HIT:          1  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      67370  HIT:      67361  MISS:          9
cpu0_L1D LOAD      ACCESS:      24169  HIT:      24160  MISS:          9
cpu0_L1D RFO       ACCESS:      43200  HIT:      43200  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 133.333 cycles
cpu0_L2C TOTAL     ACCESS:         25  HIT:         16  MISS:          9
cpu0_L2C LOAD      ACCESS:         24  HIT:         15  MISS:          9
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.222 cycles
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 288.111 cycles

CPU 1 cumulative IPC: 1.84502 instructions: 46125559 cycles: 25000000
cpu1_DTLB TOTAL     ACCESS:      34872  HIT:      34849  MISS:         23
cpu1_DTLB LOAD      ACCESS:      19730  HIT:      19709  MISS:         21
cpu1_DTLB RFO       ACCESS:      15142  HIT:      15140  MISS:          2
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 17.9565 cycles
cpu1_ITLB TOTAL     ACCESS:      16156  HIT:      16155  MISS:          1
cpu1_ITLB LOAD      ACCESS:      16156  HIT:      16155  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu1_L1I TOTAL     ACCESS:       4845  HIT:       4830  MISS:         15
cpu1_L1I LOAD      ACCESS:       4845  HIT:       4830  MISS:         15
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 47.2667 cycles
cpu1_STLB TOTAL     ACCESS:         24  HIT:         23  MISS:          1
cpu1_STLB LOAD      ACCESS:         22  HIT:         21  MISS:          1
cpu1_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209 cycles
cpu1_L1D TOTAL     ACCESS:      67316  HIT:      67310  MISS:          6
cpu1_L1D LOAD      ACCESS:      23852  HIT:      23846  MISS:          6
cpu1_L1D RFO       ACCESS:      43463  HIT:      43463  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 133 cycles
cpu1_L2C TOTAL     ACCESS:         21  HIT:         14  MISS:          7
cpu1_L2C LOAD      ACCESS:         21  HIT:         14  MISS:          7
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          7  HIT:          0  MISS:          7
LLC LOAD      ACCESS:          7  HIT:          0  MISS:          7
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 370.429 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:         16
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9725% MPKI: 0.0132091 Average ROB Occupancy at Mispredict: 188.658
Branch type MPKI
BRANCH_DIRECT_JUMP: 2.17257e-05
BRANCH_INDIRECT: 4.34513e-05
BRANCH_CONDITIONAL: 0.013144
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.997% MPKI: 0.0131164 Average ROB Occupancy at Mispredict: 190.136
Branch type MPKI
BRANCH_DIRECT_JUMP: 2.168e-05
BRANCH_INDIRECT: 4.33599e-05
BRANCH_CONDITIONAL: 0.0130513
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 57 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84202 instructions: 46234622 cycles: 25100000
cpu0_DTLB TOTAL     ACCESS:      36017  HIT:      35999  MISS:         18
cpu0_DTLB LOAD      ACCESS:      19571  HIT:      19555  MISS:         16
cpu0_DTLB RFO       ACCESS:      16446  HIT:      16444  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16282  HIT:      16282  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16282  HIT:      16282  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5293  HIT:       5293  MISS:          0
cpu0_L1I LOAD      ACCESS:       5293  HIT:       5293  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68389  HIT:      68386  MISS:          3
cpu0_L1D LOAD      ACCESS:      24605  HIT:      24602  MISS:          3
cpu0_L1D RFO       ACCESS:      43784  HIT:      43784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84582 instructions: 46330132 cycles: 25100000
cpu1_DTLB TOTAL     ACCESS:      34962  HIT:      34866  MISS:         96
cpu1_DTLB LOAD      ACCESS:      19748  HIT:      19675  MISS:         73
cpu1_DTLB RFO       ACCESS:      15214  HIT:      15191  MISS:         23
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16256  HIT:      16256  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16256  HIT:      16256  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4806  HIT:       4806  MISS:          0
cpu1_L1I LOAD      ACCESS:       4806  HIT:       4806  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         96  HIT:         96  MISS:          0
cpu1_STLB LOAD      ACCESS:         73  HIT:         73  MISS:          0
cpu1_STLB RFO       ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67442  HIT:      67438  MISS:          4
cpu1_L1D LOAD      ACCESS:      23901  HIT:      23897  MISS:          4
cpu1_L1D RFO       ACCESS:      43541  HIT:      43541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84202 instructions: 46234622 cycles: 25100000
cpu0_DTLB TOTAL     ACCESS:      36017  HIT:      35999  MISS:         18
cpu0_DTLB LOAD      ACCESS:      19571  HIT:      19555  MISS:         16
cpu0_DTLB RFO       ACCESS:      16446  HIT:      16444  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.44444 cycles
cpu0_ITLB TOTAL     ACCESS:      16282  HIT:      16282  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16282  HIT:      16282  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5293  HIT:       5293  MISS:          0
cpu0_L1I LOAD      ACCESS:       5293  HIT:       5293  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         18  HIT:         18  MISS:          0
cpu0_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68389  HIT:      68386  MISS:          3
cpu0_L1D LOAD      ACCESS:      24605  HIT:      24602  MISS:          3
cpu0_L1D RFO       ACCESS:      43784  HIT:      43784  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84582 instructions: 46330132 cycles: 25100000
cpu1_DTLB TOTAL     ACCESS:      34962  HIT:      34866  MISS:         96
cpu1_DTLB LOAD      ACCESS:      19748  HIT:      19675  MISS:         73
cpu1_DTLB RFO       ACCESS:      15214  HIT:      15191  MISS:         23
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84375 cycles
cpu1_ITLB TOTAL     ACCESS:      16256  HIT:      16256  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16256  HIT:      16256  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4806  HIT:       4806  MISS:          0
cpu1_L1I LOAD      ACCESS:       4806  HIT:       4806  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         96  HIT:         96  MISS:          0
cpu1_STLB LOAD      ACCESS:         73  HIT:         73  MISS:          0
cpu1_STLB RFO       ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67442  HIT:      67438  MISS:          4
cpu1_L1D LOAD      ACCESS:      23901  HIT:      23897  MISS:          4
cpu1_L1D RFO       ACCESS:      43541  HIT:      43541  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0104% MPKI: 0.0130853 Average ROB Occupancy at Mispredict: 189.177
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0130854
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9683% MPKI: 0.0132527 Average ROB Occupancy at Mispredict: 187.964
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0132527
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 58 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84266 instructions: 46435123 cycles: 25200000
cpu0_DTLB TOTAL     ACCESS:      35306  HIT:      35143  MISS:        163
cpu0_DTLB LOAD      ACCESS:      19450  HIT:      19327  MISS:        123
cpu0_DTLB RFO       ACCESS:      15856  HIT:      15816  MISS:         40
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16151  HIT:      16151  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16151  HIT:      16151  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4968  HIT:       4968  MISS:          0
cpu0_L1I LOAD      ACCESS:       4968  HIT:       4968  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        163  HIT:        163  MISS:          0
cpu0_STLB LOAD      ACCESS:        123  HIT:        123  MISS:          0
cpu0_STLB RFO       ACCESS:         40  HIT:         40  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66406  HIT:      66404  MISS:          2
cpu0_L1D LOAD      ACCESS:      23946  HIT:      23944  MISS:          2
cpu0_L1D RFO       ACCESS:      42460  HIT:      42460  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84632 instructions: 46527345 cycles: 25200000
cpu1_DTLB TOTAL     ACCESS:      34097  HIT:      33989  MISS:        108
cpu1_DTLB LOAD      ACCESS:      19435  HIT:      19350  MISS:         85
cpu1_DTLB RFO       ACCESS:      14662  HIT:      14639  MISS:         23
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16014  HIT:      16014  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16014  HIT:      16014  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4598  HIT:       4595  MISS:          3
cpu1_L1I LOAD      ACCESS:       4598  HIT:       4595  MISS:          3
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        108  HIT:        108  MISS:          0
cpu1_STLB LOAD      ACCESS:         85  HIT:         85  MISS:          0
cpu1_STLB RFO       ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      64906  HIT:      64902  MISS:          4
cpu1_L1D LOAD      ACCESS:      23293  HIT:      23289  MISS:          4
cpu1_L1D RFO       ACCESS:      41613  HIT:      41613  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84266 instructions: 46435123 cycles: 25200000
cpu0_DTLB TOTAL     ACCESS:      35306  HIT:      35143  MISS:        163
cpu0_DTLB LOAD      ACCESS:      19450  HIT:      19327  MISS:        123
cpu0_DTLB RFO       ACCESS:      15856  HIT:      15816  MISS:         40
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.54601 cycles
cpu0_ITLB TOTAL     ACCESS:      16151  HIT:      16151  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16151  HIT:      16151  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4968  HIT:       4968  MISS:          0
cpu0_L1I LOAD      ACCESS:       4968  HIT:       4968  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        163  HIT:        163  MISS:          0
cpu0_STLB LOAD      ACCESS:        123  HIT:        123  MISS:          0
cpu0_STLB RFO       ACCESS:         40  HIT:         40  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66406  HIT:      66404  MISS:          2
cpu0_L1D LOAD      ACCESS:      23946  HIT:      23944  MISS:          2
cpu0_L1D RFO       ACCESS:      42460  HIT:      42460  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84632 instructions: 46527345 cycles: 25200000
cpu1_DTLB TOTAL     ACCESS:      34097  HIT:      33989  MISS:        108
cpu1_DTLB LOAD      ACCESS:      19435  HIT:      19350  MISS:         85
cpu1_DTLB RFO       ACCESS:      14662  HIT:      14639  MISS:         23
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.81481 cycles
cpu1_ITLB TOTAL     ACCESS:      16014  HIT:      16014  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16014  HIT:      16014  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4598  HIT:       4595  MISS:          3
cpu1_L1I LOAD      ACCESS:       4598  HIT:       4595  MISS:          3
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_STLB TOTAL     ACCESS:        108  HIT:        108  MISS:          0
cpu1_STLB LOAD      ACCESS:         85  HIT:         85  MISS:          0
cpu1_STLB RFO       ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      64906  HIT:      64902  MISS:          4
cpu1_L1D LOAD      ACCESS:      23293  HIT:      23289  MISS:          4
cpu1_L1D RFO       ACCESS:      41613  HIT:      41613  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9047% MPKI: 0.013438 Average ROB Occupancy at Mispredict: 185.003
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134381
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.7667% MPKI: 0.0141207 Average ROB Occupancy at Mispredict: 177.545
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 4.29855e-05
BRANCH_CONDITIONAL: 0.0140777
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 4 min 59 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84316 instructions: 46631973 cycles: 25300000
cpu0_DTLB TOTAL     ACCESS:      34821  HIT:      34775  MISS:         46
cpu0_DTLB LOAD      ACCESS:      19175  HIT:      19136  MISS:         39
cpu0_DTLB RFO       ACCESS:      15646  HIT:      15639  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16501  HIT:      16501  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16501  HIT:      16501  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4150  HIT:       4147  MISS:          3
cpu0_L1I LOAD      ACCESS:       4150  HIT:       4147  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      65277  HIT:      65272  MISS:          5
cpu0_L1D LOAD      ACCESS:      23670  HIT:      23665  MISS:          5
cpu0_L1D RFO       ACCESS:      41607  HIT:      41607  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.84701 instructions: 46729269 cycles: 25300000
cpu1_DTLB TOTAL     ACCESS:      34552  HIT:      34527  MISS:         25
cpu1_DTLB LOAD      ACCESS:      19566  HIT:      19545  MISS:         21
cpu1_DTLB RFO       ACCESS:      14986  HIT:      14982  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16104  HIT:      16104  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16104  HIT:      16104  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4436  HIT:       4436  MISS:          0
cpu1_L1I LOAD      ACCESS:       4436  HIT:       4436  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66474  HIT:      66470  MISS:          4
cpu1_L1D LOAD      ACCESS:      23713  HIT:      23709  MISS:          4
cpu1_L1D RFO       ACCESS:      42761  HIT:      42761  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84316 instructions: 46631973 cycles: 25300000
cpu0_DTLB TOTAL     ACCESS:      34821  HIT:      34775  MISS:         46
cpu0_DTLB LOAD      ACCESS:      19175  HIT:      19136  MISS:         39
cpu0_DTLB RFO       ACCESS:      15646  HIT:      15639  MISS:          7
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.52174 cycles
cpu0_ITLB TOTAL     ACCESS:      16501  HIT:      16501  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16501  HIT:      16501  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4150  HIT:       4147  MISS:          3
cpu0_L1I LOAD      ACCESS:       4150  HIT:       4147  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_STLB TOTAL     ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB LOAD      ACCESS:         39  HIT:         39  MISS:          0
cpu0_STLB RFO       ACCESS:          7  HIT:          7  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      65277  HIT:      65272  MISS:          5
cpu0_L1D LOAD      ACCESS:      23670  HIT:      23665  MISS:          5
cpu0_L1D RFO       ACCESS:      41607  HIT:      41607  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.4 cycles
cpu0_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84701 instructions: 46729269 cycles: 25300000
cpu1_DTLB TOTAL     ACCESS:      34552  HIT:      34527  MISS:         25
cpu1_DTLB LOAD      ACCESS:      19566  HIT:      19545  MISS:         21
cpu1_DTLB RFO       ACCESS:      14986  HIT:      14982  MISS:          4
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96 cycles
cpu1_ITLB TOTAL     ACCESS:      16104  HIT:      16104  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16104  HIT:      16104  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4436  HIT:       4436  MISS:          0
cpu1_L1I LOAD      ACCESS:       4436  HIT:       4436  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu1_STLB RFO       ACCESS:          4  HIT:          4  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66474  HIT:      66470  MISS:          4
cpu1_L1D LOAD      ACCESS:      23713  HIT:      23709  MISS:          4
cpu1_L1D RFO       ACCESS:      42761  HIT:      42761  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.7029% MPKI: 0.014432 Average ROB Occupancy at Mispredict: 179.193
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.43335e-05
BRANCH_CONDITIONAL: 0.0143678
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8522% MPKI: 0.0137173 Average ROB Occupancy at Mispredict: 181.335
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 2.13999e-05
BRANCH_CONDITIONAL: 0.0136959
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 1 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84384 instructions: 46833463 cycles: 25400000
cpu0_DTLB TOTAL     ACCESS:      35218  HIT:      34758  MISS:        460
cpu0_DTLB LOAD      ACCESS:      19284  HIT:      18951  MISS:        333
cpu0_DTLB RFO       ACCESS:      15934  HIT:      15807  MISS:        127
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15261  HIT:      15261  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15261  HIT:      15261  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6117  HIT:       6117  MISS:          0
cpu0_L1I LOAD      ACCESS:       6117  HIT:       6117  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        460  HIT:        460  MISS:          0
cpu0_STLB LOAD      ACCESS:        333  HIT:        333  MISS:          0
cpu0_STLB RFO       ACCESS:        127  HIT:        127  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66973  HIT:      66969  MISS:          4
cpu0_L1D LOAD      ACCESS:      24216  HIT:      24212  MISS:          4
cpu0_L1D RFO       ACCESS:      42757  HIT:      42757  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

CPU 1 cumulative IPC: 1.84763 instructions: 46929710 cycles: 25400000
cpu1_DTLB TOTAL     ACCESS:      34320  HIT:      33862  MISS:        458
cpu1_DTLB LOAD      ACCESS:      19526  HIT:      19194  MISS:        332
cpu1_DTLB RFO       ACCESS:      14794  HIT:      14668  MISS:        126
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15924  HIT:      15924  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15924  HIT:      15924  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4931  HIT:       4931  MISS:          0
cpu1_L1I LOAD      ACCESS:       4931  HIT:       4931  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        458  HIT:        458  MISS:          0
cpu1_STLB LOAD      ACCESS:        332  HIT:        332  MISS:          0
cpu1_STLB RFO       ACCESS:        126  HIT:        126  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66037  HIT:      66034  MISS:          3
cpu1_L1D LOAD      ACCESS:      23528  HIT:      23525  MISS:          3
cpu1_L1D RFO       ACCESS:      42509  HIT:      42509  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84384 instructions: 46833463 cycles: 25400000
cpu0_DTLB TOTAL     ACCESS:      35218  HIT:      34758  MISS:        460
cpu0_DTLB LOAD      ACCESS:      19284  HIT:      18951  MISS:        333
cpu0_DTLB RFO       ACCESS:      15934  HIT:      15807  MISS:        127
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.49565 cycles
cpu0_ITLB TOTAL     ACCESS:      15261  HIT:      15261  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15261  HIT:      15261  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6117  HIT:       6117  MISS:          0
cpu0_L1I LOAD      ACCESS:       6117  HIT:       6117  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        460  HIT:        460  MISS:          0
cpu0_STLB LOAD      ACCESS:        333  HIT:        333  MISS:          0
cpu0_STLB RFO       ACCESS:        127  HIT:        127  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66973  HIT:      66969  MISS:          4
cpu0_L1D LOAD      ACCESS:      24216  HIT:      24212  MISS:          4
cpu0_L1D RFO       ACCESS:      42757  HIT:      42757  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84763 instructions: 46929710 cycles: 25400000
cpu1_DTLB TOTAL     ACCESS:      34320  HIT:      33862  MISS:        458
cpu1_DTLB LOAD      ACCESS:      19526  HIT:      19194  MISS:        332
cpu1_DTLB RFO       ACCESS:      14794  HIT:      14668  MISS:        126
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.79913 cycles
cpu1_ITLB TOTAL     ACCESS:      15924  HIT:      15924  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15924  HIT:      15924  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4931  HIT:       4931  MISS:          0
cpu1_L1I LOAD      ACCESS:       4931  HIT:       4931  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        458  HIT:        458  MISS:          0
cpu1_STLB LOAD      ACCESS:        332  HIT:        332  MISS:          0
cpu1_STLB RFO       ACCESS:        126  HIT:        126  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66037  HIT:      66034  MISS:          3
cpu1_L1D LOAD      ACCESS:      23528  HIT:      23525  MISS:          3
cpu1_L1D RFO       ACCESS:      42509  HIT:      42509  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.987% MPKI: 0.0128326 Average ROB Occupancy at Mispredict: 177.296
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0128327
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9233% MPKI: 0.0131899 Average ROB Occupancy at Mispredict: 183.913
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0131899
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 2 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84454 instructions: 47035763 cycles: 25500000
cpu0_DTLB TOTAL     ACCESS:      35452  HIT:      35305  MISS:        147
cpu0_DTLB LOAD      ACCESS:      19409  HIT:      19296  MISS:        113
cpu0_DTLB RFO       ACCESS:      16043  HIT:      16009  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16229  HIT:      16229  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16229  HIT:      16229  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4865  HIT:       4865  MISS:          0
cpu0_L1I LOAD      ACCESS:       4865  HIT:       4865  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        147  HIT:        147  MISS:          0
cpu0_STLB LOAD      ACCESS:        113  HIT:        113  MISS:          0
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66997  HIT:      66994  MISS:          3
cpu0_L1D LOAD      ACCESS:      24117  HIT:      24114  MISS:          3
cpu0_L1D RFO       ACCESS:      42880  HIT:      42880  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84827 instructions: 47130900 cycles: 25500000
cpu1_DTLB TOTAL     ACCESS:      34433  HIT:      34270  MISS:        163
cpu1_DTLB LOAD      ACCESS:      19584  HIT:      19458  MISS:        126
cpu1_DTLB RFO       ACCESS:      14849  HIT:      14812  MISS:         37
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16356  HIT:      16356  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16356  HIT:      16356  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4347  HIT:       4347  MISS:          0
cpu1_L1I LOAD      ACCESS:       4347  HIT:       4347  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        163  HIT:        163  MISS:          0
cpu1_STLB LOAD      ACCESS:        126  HIT:        126  MISS:          0
cpu1_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65825  HIT:      65819  MISS:          6
cpu1_L1D LOAD      ACCESS:      23431  HIT:      23425  MISS:          6
cpu1_L1D RFO       ACCESS:      42394  HIT:      42394  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84454 instructions: 47035763 cycles: 25500000
cpu0_DTLB TOTAL     ACCESS:      35452  HIT:      35305  MISS:        147
cpu0_DTLB LOAD      ACCESS:      19409  HIT:      19296  MISS:        113
cpu0_DTLB RFO       ACCESS:      16043  HIT:      16009  MISS:         34
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.59864 cycles
cpu0_ITLB TOTAL     ACCESS:      16229  HIT:      16229  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16229  HIT:      16229  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4865  HIT:       4865  MISS:          0
cpu0_L1I LOAD      ACCESS:       4865  HIT:       4865  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:        147  HIT:        147  MISS:          0
cpu0_STLB LOAD      ACCESS:        113  HIT:        113  MISS:          0
cpu0_STLB RFO       ACCESS:         34  HIT:         34  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66997  HIT:      66994  MISS:          3
cpu0_L1D LOAD      ACCESS:      24117  HIT:      24114  MISS:          3
cpu0_L1D RFO       ACCESS:      42880  HIT:      42880  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84827 instructions: 47130900 cycles: 25500000
cpu1_DTLB TOTAL     ACCESS:      34433  HIT:      34270  MISS:        163
cpu1_DTLB LOAD      ACCESS:      19584  HIT:      19458  MISS:        126
cpu1_DTLB RFO       ACCESS:      14849  HIT:      14812  MISS:         37
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.88957 cycles
cpu1_ITLB TOTAL     ACCESS:      16356  HIT:      16356  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16356  HIT:      16356  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4347  HIT:       4347  MISS:          0
cpu1_L1I LOAD      ACCESS:       4347  HIT:       4347  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        163  HIT:        163  MISS:          0
cpu1_STLB LOAD      ACCESS:        126  HIT:        126  MISS:          0
cpu1_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65825  HIT:      65819  MISS:          6
cpu1_L1D LOAD      ACCESS:      23431  HIT:      23425  MISS:          6
cpu1_L1D RFO       ACCESS:      42394  HIT:      42394  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9431% MPKI: 0.0130963 Average ROB Occupancy at Mispredict: 186.388
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0130964
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8744% MPKI: 0.0134519 Average ROB Occupancy at Mispredict: 189.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134519
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 3 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84521 instructions: 47237501 cycles: 25600000
cpu0_DTLB TOTAL     ACCESS:      35680  HIT:      35633  MISS:         47
cpu0_DTLB LOAD      ACCESS:      19908  HIT:      19867  MISS:         41
cpu0_DTLB RFO       ACCESS:      15772  HIT:      15766  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16982  HIT:      16982  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16982  HIT:      16982  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3951  HIT:       3951  MISS:          0
cpu0_L1I LOAD      ACCESS:       3951  HIT:       3951  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu0_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66157  HIT:      66151  MISS:          6
cpu0_L1D LOAD      ACCESS:      23675  HIT:      23669  MISS:          6
cpu0_L1D RFO       ACCESS:      42482  HIT:      42482  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84912 instructions: 47337518 cycles: 25600000
cpu1_DTLB TOTAL     ACCESS:      35351  HIT:      35325  MISS:         26
cpu1_DTLB LOAD      ACCESS:      19950  HIT:      19927  MISS:         23
cpu1_DTLB RFO       ACCESS:      15401  HIT:      15398  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16823  HIT:      16823  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16823  HIT:      16823  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4511  HIT:       4511  MISS:          0
cpu1_L1I LOAD      ACCESS:       4511  HIT:       4511  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67598  HIT:      67593  MISS:          5
cpu1_L1D LOAD      ACCESS:      23612  HIT:      23607  MISS:          5
cpu1_L1D RFO       ACCESS:      43986  HIT:      43986  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84521 instructions: 47237501 cycles: 25600000
cpu0_DTLB TOTAL     ACCESS:      35680  HIT:      35633  MISS:         47
cpu0_DTLB LOAD      ACCESS:      19908  HIT:      19867  MISS:         41
cpu0_DTLB RFO       ACCESS:      15772  HIT:      15766  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.53191 cycles
cpu0_ITLB TOTAL     ACCESS:      16982  HIT:      16982  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16982  HIT:      16982  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3951  HIT:       3951  MISS:          0
cpu0_L1I LOAD      ACCESS:       3951  HIT:       3951  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         47  HIT:         47  MISS:          0
cpu0_STLB LOAD      ACCESS:         41  HIT:         41  MISS:          0
cpu0_STLB RFO       ACCESS:          6  HIT:          6  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66157  HIT:      66151  MISS:          6
cpu0_L1D LOAD      ACCESS:      23675  HIT:      23669  MISS:          6
cpu0_L1D RFO       ACCESS:      42482  HIT:      42482  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu0_L2C TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84912 instructions: 47337518 cycles: 25600000
cpu1_DTLB TOTAL     ACCESS:      35351  HIT:      35325  MISS:         26
cpu1_DTLB LOAD      ACCESS:      19950  HIT:      19927  MISS:         23
cpu1_DTLB RFO       ACCESS:      15401  HIT:      15398  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.96154 cycles
cpu1_ITLB TOTAL     ACCESS:      16823  HIT:      16823  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16823  HIT:      16823  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4511  HIT:       4511  MISS:          0
cpu1_L1I LOAD      ACCESS:       4511  HIT:       4511  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67598  HIT:      67593  MISS:          5
cpu1_L1D LOAD      ACCESS:      23612  HIT:      23607  MISS:          5
cpu1_L1D RFO       ACCESS:      43986  HIT:      43986  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8706% MPKI: 0.0134849 Average ROB Occupancy at Mispredict: 200.206
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.013485
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0463% MPKI: 0.0125482 Average ROB Occupancy at Mispredict: 207.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0125482
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 5 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84613 instructions: 47445542 cycles: 25700000
cpu0_DTLB TOTAL     ACCESS:      36564  HIT:      36547  MISS:         17
cpu0_DTLB LOAD      ACCESS:      20262  HIT:      20248  MISS:         14
cpu0_DTLB RFO       ACCESS:      16302  HIT:      16299  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16633  HIT:      16633  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16633  HIT:      16633  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5040  HIT:       5040  MISS:          0
cpu0_L1I LOAD      ACCESS:       5040  HIT:       5040  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68321  HIT:      68317  MISS:          4
cpu0_L1D LOAD      ACCESS:      23992  HIT:      23988  MISS:          4
cpu0_L1D RFO       ACCESS:      44329  HIT:      44329  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84999 instructions: 47544778 cycles: 25700000
cpu1_DTLB TOTAL     ACCESS:      35419  HIT:      35400  MISS:         19
cpu1_DTLB LOAD      ACCESS:      20041  HIT:      20025  MISS:         16
cpu1_DTLB RFO       ACCESS:      15378  HIT:      15375  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16861  HIT:      16861  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16861  HIT:      16861  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4470  HIT:       4470  MISS:          0
cpu1_L1I LOAD      ACCESS:       4470  HIT:       4470  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67534  HIT:      67533  MISS:          1
cpu1_L1D LOAD      ACCESS:      23620  HIT:      23619  MISS:          1
cpu1_L1D RFO       ACCESS:      43914  HIT:      43914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84613 instructions: 47445542 cycles: 25700000
cpu0_DTLB TOTAL     ACCESS:      36564  HIT:      36547  MISS:         17
cpu0_DTLB LOAD      ACCESS:      20262  HIT:      20248  MISS:         14
cpu0_DTLB RFO       ACCESS:      16302  HIT:      16299  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47059 cycles
cpu0_ITLB TOTAL     ACCESS:      16633  HIT:      16633  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16633  HIT:      16633  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5040  HIT:       5040  MISS:          0
cpu0_L1I LOAD      ACCESS:       5040  HIT:       5040  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         17  HIT:         17  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68321  HIT:      68317  MISS:          4
cpu0_L1D LOAD      ACCESS:      23992  HIT:      23988  MISS:          4
cpu0_L1D RFO       ACCESS:      44329  HIT:      44329  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.25 cycles
cpu0_L2C TOTAL     ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C LOAD      ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84999 instructions: 47544778 cycles: 25700000
cpu1_DTLB TOTAL     ACCESS:      35419  HIT:      35400  MISS:         19
cpu1_DTLB LOAD      ACCESS:      20041  HIT:      20025  MISS:         16
cpu1_DTLB RFO       ACCESS:      15378  HIT:      15375  MISS:          3
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 9 cycles
cpu1_ITLB TOTAL     ACCESS:      16861  HIT:      16861  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16861  HIT:      16861  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4470  HIT:       4470  MISS:          0
cpu1_L1I LOAD      ACCESS:       4470  HIT:       4470  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         19  HIT:         19  MISS:          0
cpu1_STLB LOAD      ACCESS:         16  HIT:         16  MISS:          0
cpu1_STLB RFO       ACCESS:          3  HIT:          3  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67534  HIT:      67533  MISS:          1
cpu1_L1D LOAD      ACCESS:      23620  HIT:      23619  MISS:          1
cpu1_L1D RFO       ACCESS:      43914  HIT:      43914  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1059% MPKI: 0.0122034 Average ROB Occupancy at Mispredict: 204.551
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0122035
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0964% MPKI: 0.012199 Average ROB Occupancy at Mispredict: 211.574
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.012199
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 6 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84703 instructions: 47653416 cycles: 25800000
cpu0_DTLB TOTAL     ACCESS:      36494  HIT:      36478  MISS:         16
cpu0_DTLB LOAD      ACCESS:      20301  HIT:      20287  MISS:         14
cpu0_DTLB RFO       ACCESS:      16193  HIT:      16191  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17028  HIT:      17028  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17028  HIT:      17028  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4425  HIT:       4425  MISS:          0
cpu0_L1I LOAD      ACCESS:       4425  HIT:       4425  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67985  HIT:      67982  MISS:          3
cpu0_L1D LOAD      ACCESS:      24012  HIT:      24009  MISS:          3
cpu0_L1D RFO       ACCESS:      43973  HIT:      43973  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.85077 instructions: 47749878 cycles: 25800000
cpu1_DTLB TOTAL     ACCESS:      35083  HIT:      34902  MISS:        181
cpu1_DTLB LOAD      ACCESS:      19907  HIT:      19770  MISS:        137
cpu1_DTLB RFO       ACCESS:      15176  HIT:      15132  MISS:         44
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16661  HIT:      16661  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16661  HIT:      16661  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4610  HIT:       4610  MISS:          0
cpu1_L1I LOAD      ACCESS:       4610  HIT:       4610  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        181  HIT:        181  MISS:          0
cpu1_STLB LOAD      ACCESS:        137  HIT:        137  MISS:          0
cpu1_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66811  HIT:      66803  MISS:          8
cpu1_L1D LOAD      ACCESS:      23449  HIT:      23441  MISS:          8
cpu1_L1D RFO       ACCESS:      43362  HIT:      43362  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84703 instructions: 47653416 cycles: 25800000
cpu0_DTLB TOTAL     ACCESS:      36494  HIT:      36478  MISS:         16
cpu0_DTLB LOAD      ACCESS:      20301  HIT:      20287  MISS:         14
cpu0_DTLB RFO       ACCESS:      16193  HIT:      16191  MISS:          2
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.5625 cycles
cpu0_ITLB TOTAL     ACCESS:      17028  HIT:      17028  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17028  HIT:      17028  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       4425  HIT:       4425  MISS:          0
cpu0_L1I LOAD      ACCESS:       4425  HIT:       4425  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         16  HIT:         16  MISS:          0
cpu0_STLB LOAD      ACCESS:         14  HIT:         14  MISS:          0
cpu0_STLB RFO       ACCESS:          2  HIT:          2  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67985  HIT:      67982  MISS:          3
cpu0_L1D LOAD      ACCESS:      24012  HIT:      24009  MISS:          3
cpu0_L1D RFO       ACCESS:      43973  HIT:      43973  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.85077 instructions: 47749878 cycles: 25800000
cpu1_DTLB TOTAL     ACCESS:      35083  HIT:      34902  MISS:        181
cpu1_DTLB LOAD      ACCESS:      19907  HIT:      19770  MISS:        137
cpu1_DTLB RFO       ACCESS:      15176  HIT:      15132  MISS:         44
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8453 cycles
cpu1_ITLB TOTAL     ACCESS:      16661  HIT:      16661  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16661  HIT:      16661  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       4610  HIT:       4610  MISS:          0
cpu1_L1I LOAD      ACCESS:       4610  HIT:       4610  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:        181  HIT:        181  MISS:          0
cpu1_STLB LOAD      ACCESS:        137  HIT:        137  MISS:          0
cpu1_STLB RFO       ACCESS:         44  HIT:         44  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66811  HIT:      66803  MISS:          8
cpu1_L1D LOAD      ACCESS:      23449  HIT:      23441  MISS:          8
cpu1_L1D RFO       ACCESS:      43362  HIT:      43362  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu1_L2C LOAD      ACCESS:          8  HIT:          8  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.82822
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0933% MPKI: 0.0122131 Average ROB Occupancy at Mispredict: 212.667
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0122132
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0703% MPKI: 0.0122095 Average ROB Occupancy at Mispredict: 208.852
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0122095
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 7 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84735 instructions: 47846481 cycles: 25900000
cpu0_DTLB TOTAL     ACCESS:      34176  HIT:      33955  MISS:        221
cpu0_DTLB LOAD      ACCESS:      19117  HIT:      18942  MISS:        175
cpu0_DTLB RFO       ACCESS:      15059  HIT:      15013  MISS:         46
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15782  HIT:      15780  MISS:          2
cpu0_ITLB LOAD      ACCESS:      15782  HIT:      15780  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       4596  HIT:       4574  MISS:         22
cpu0_L1I LOAD      ACCESS:       4596  HIT:       4574  MISS:         22
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        223  HIT:        220  MISS:          3
cpu0_STLB LOAD      ACCESS:        177  HIT:        174  MISS:          3
cpu0_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      63397  HIT:      63372  MISS:         25
cpu0_L1D LOAD      ACCESS:      22760  HIT:      22735  MISS:         25
cpu0_L1D RFO       ACCESS:      40634  HIT:      40634  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         52  HIT:         37  MISS:         15
cpu0_L2C LOAD      ACCESS:         47  HIT:         32  MISS:         15
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC TOTAL     ACCESS:         15  HIT:          0  MISS:         15
LLC LOAD      ACCESS:         15  HIT:          0  MISS:         15
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84877 instructions: 47883174 cycles: 25900000
cpu1_DTLB TOTAL     ACCESS:      25686  HIT:      25366  MISS:        320
cpu1_DTLB LOAD      ACCESS:      15951  HIT:      15639  MISS:        312
cpu1_DTLB RFO       ACCESS:       9735  HIT:       9727  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10244  HIT:      10238  MISS:          6
cpu1_ITLB LOAD      ACCESS:      10244  HIT:      10238  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6300  HIT:       6240  MISS:         60
cpu1_L1I LOAD      ACCESS:       6300  HIT:       6240  MISS:         60
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        326  HIT:        317  MISS:          9
cpu1_STLB LOAD      ACCESS:        318  HIT:        310  MISS:          8
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      43110  HIT:      43015  MISS:         95
cpu1_L1D LOAD      ACCESS:      17637  HIT:      17550  MISS:         87
cpu1_L1D RFO       ACCESS:      25464  HIT:      25457  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        165  HIT:         90  MISS:         75
cpu1_L2C LOAD      ACCESS:        147  HIT:         79  MISS:         68
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
LLC TOTAL     ACCESS:         75  HIT:          1  MISS:         74
LLC LOAD      ACCESS:         68  HIT:          1  MISS:         67
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84735 instructions: 47846481 cycles: 25900000
cpu0_DTLB TOTAL     ACCESS:      34176  HIT:      33955  MISS:        221
cpu0_DTLB LOAD      ACCESS:      19117  HIT:      18942  MISS:        175
cpu0_DTLB RFO       ACCESS:      15059  HIT:      15013  MISS:         46
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.3756 cycles
cpu0_ITLB TOTAL     ACCESS:      15782  HIT:      15780  MISS:          2
cpu0_ITLB LOAD      ACCESS:      15782  HIT:      15780  MISS:          2
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu0_L1I TOTAL     ACCESS:       4596  HIT:       4574  MISS:         22
cpu0_L1I LOAD      ACCESS:       4596  HIT:       4574  MISS:         22
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6364 cycles
cpu0_STLB TOTAL     ACCESS:        223  HIT:        220  MISS:          3
cpu0_STLB LOAD      ACCESS:        177  HIT:        174  MISS:          3
cpu0_STLB RFO       ACCESS:         46  HIT:         46  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      63397  HIT:      63372  MISS:         25
cpu0_L1D LOAD      ACCESS:      22760  HIT:      22735  MISS:         25
cpu0_L1D RFO       ACCESS:      40634  HIT:      40634  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          3  HIT:          3  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 121.12 cycles
cpu0_L2C TOTAL     ACCESS:         52  HIT:         37  MISS:         15
cpu0_L2C LOAD      ACCESS:         47  HIT:         32  MISS:         15
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.133 cycles
LLC TOTAL     ACCESS:         15  HIT:          0  MISS:         15
LLC LOAD      ACCESS:         15  HIT:          0  MISS:         15
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 926.333 cycles

CPU 1 cumulative IPC: 1.84877 instructions: 47883174 cycles: 25900000
cpu1_DTLB TOTAL     ACCESS:      25686  HIT:      25366  MISS:        320
cpu1_DTLB LOAD      ACCESS:      15951  HIT:      15639  MISS:        312
cpu1_DTLB RFO       ACCESS:       9735  HIT:       9727  MISS:          8
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 14.8469 cycles
cpu1_ITLB TOTAL     ACCESS:      10244  HIT:      10238  MISS:          6
cpu1_ITLB LOAD      ACCESS:      10244  HIT:      10238  MISS:          6
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_L1I TOTAL     ACCESS:       6300  HIT:       6240  MISS:         60
cpu1_L1I LOAD      ACCESS:       6300  HIT:       6240  MISS:         60
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.65 cycles
cpu1_STLB TOTAL     ACCESS:        326  HIT:        317  MISS:          9
cpu1_STLB LOAD      ACCESS:        318  HIT:        310  MISS:          8
cpu1_STLB RFO       ACCESS:          8  HIT:          7  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 208.889 cycles
cpu1_L1D TOTAL     ACCESS:      43110  HIT:      43015  MISS:         95
cpu1_L1D LOAD      ACCESS:      17637  HIT:      17550  MISS:         87
cpu1_L1D RFO       ACCESS:      25464  HIT:      25457  MISS:          7
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          9  HIT:          8  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 148.537 cycles
cpu1_L2C TOTAL     ACCESS:        165  HIT:         90  MISS:         75
cpu1_L2C LOAD      ACCESS:        147  HIT:         79  MISS:         68
cpu1_L2C RFO       ACCESS:          7  HIT:          0  MISS:          7
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         10  HIT:         10  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 173.96 cycles
LLC TOTAL     ACCESS:         75  HIT:          1  MISS:         74
LLC LOAD      ACCESS:         68  HIT:          1  MISS:         67
LLC RFO       ACCESS:          7  HIT:          0  MISS:          7
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.77 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          9  ROW_BUFFER_MISS:         80
 DBUS AVG_CONGESTED_CYCLE:    3.82677
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8977% MPKI: 0.0126445 Average ROB Occupancy at Mispredict: 191.988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0126446
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.5817% MPKI: 0.0115281 Average ROB Occupancy at Mispredict: 149.025
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0115281
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 8 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84358 instructions: 47933049 cycles: 26000000
cpu0_DTLB TOTAL     ACCESS:      17382  HIT:      16920  MISS:        462
cpu0_DTLB LOAD      ACCESS:      13107  HIT:      12671  MISS:        436
cpu0_DTLB RFO       ACCESS:       4275  HIT:       4249  MISS:         26
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:       7088  HIT:       7084  MISS:          4
cpu0_ITLB LOAD      ACCESS:       7088  HIT:       7084  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6720  HIT:       6658  MISS:         62
cpu0_L1I LOAD      ACCESS:       6720  HIT:       6658  MISS:         62
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        466  HIT:        455  MISS:         11
cpu0_STLB LOAD      ACCESS:        440  HIT:        431  MISS:          9
cpu0_STLB RFO       ACCESS:         26  HIT:         24  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20909  HIT:      20754  MISS:        155
cpu0_L1D LOAD      ACCESS:      12460  HIT:      12324  MISS:        136
cpu0_L1D RFO       ACCESS:       8438  HIT:       8421  MISS:         17
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        233  HIT:        104  MISS:        129
cpu0_L2C LOAD      ACCESS:        198  HIT:         84  MISS:        114
cpu0_L2C RFO       ACCESS:         17  HIT:          2  MISS:         15
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
LLC TOTAL     ACCESS:        129  HIT:          0  MISS:        129
LLC LOAD      ACCESS:        114  HIT:          0  MISS:        114
LLC RFO       ACCESS:         15  HIT:          0  MISS:         15
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84581 instructions: 47991058 cycles: 26000000
cpu1_DTLB TOTAL     ACCESS:      17854  HIT:      17531  MISS:        323
cpu1_DTLB LOAD      ACCESS:      14397  HIT:      14112  MISS:        285
cpu1_DTLB RFO       ACCESS:       3457  HIT:       3419  MISS:         38
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      10105  HIT:      10105  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10105  HIT:      10105  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5559  HIT:       5535  MISS:         24
cpu1_L1I LOAD      ACCESS:       5559  HIT:       5535  MISS:         24
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        323  HIT:        318  MISS:          5
cpu1_STLB LOAD      ACCESS:        285  HIT:        281  MISS:          4
cpu1_STLB RFO       ACCESS:         38  HIT:         37  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      19420  HIT:      19337  MISS:         83
cpu1_L1D LOAD      ACCESS:      12889  HIT:      12817  MISS:         72
cpu1_L1D RFO       ACCESS:       6526  HIT:       6516  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        119  HIT:         49  MISS:         70
cpu1_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84358 instructions: 47933049 cycles: 26000000
cpu0_DTLB TOTAL     ACCESS:      17382  HIT:      16920  MISS:        462
cpu0_DTLB LOAD      ACCESS:      13107  HIT:      12671  MISS:        436
cpu0_DTLB RFO       ACCESS:       4275  HIT:       4249  MISS:         26
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.6147 cycles
cpu0_ITLB TOTAL     ACCESS:       7088  HIT:       7084  MISS:          4
cpu0_ITLB LOAD      ACCESS:       7088  HIT:       7084  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.5 cycles
cpu0_L1I TOTAL     ACCESS:       6720  HIT:       6658  MISS:         62
cpu0_L1I LOAD      ACCESS:       6720  HIT:       6658  MISS:         62
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6452 cycles
cpu0_STLB TOTAL     ACCESS:        466  HIT:        455  MISS:         11
cpu0_STLB LOAD      ACCESS:        440  HIT:        431  MISS:          9
cpu0_STLB RFO       ACCESS:         26  HIT:         24  MISS:          2
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.727 cycles
cpu0_L1D TOTAL     ACCESS:      20909  HIT:      20754  MISS:        155
cpu0_L1D LOAD      ACCESS:      12460  HIT:      12324  MISS:        136
cpu0_L1D RFO       ACCESS:       8438  HIT:       8421  MISS:         17
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         11  HIT:          9  MISS:          2
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 167.116 cycles
cpu0_L2C TOTAL     ACCESS:        233  HIT:        104  MISS:        129
cpu0_L2C LOAD      ACCESS:        198  HIT:         84  MISS:        114
cpu0_L2C RFO       ACCESS:         17  HIT:          2  MISS:         15
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         16  HIT:         16  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 187.054 cycles
LLC TOTAL     ACCESS:        129  HIT:          0  MISS:        129
LLC LOAD      ACCESS:        114  HIT:          0  MISS:        114
LLC RFO       ACCESS:         15  HIT:          0  MISS:         15
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 257.651 cycles

CPU 1 cumulative IPC: 1.84581 instructions: 47991058 cycles: 26000000
cpu1_DTLB TOTAL     ACCESS:      17854  HIT:      17531  MISS:        323
cpu1_DTLB LOAD      ACCESS:      14397  HIT:      14112  MISS:        285
cpu1_DTLB RFO       ACCESS:       3457  HIT:       3419  MISS:         38
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 12.2446 cycles
cpu1_ITLB TOTAL     ACCESS:      10105  HIT:      10105  MISS:          0
cpu1_ITLB LOAD      ACCESS:      10105  HIT:      10105  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5559  HIT:       5535  MISS:         24
cpu1_L1I LOAD      ACCESS:       5559  HIT:       5535  MISS:         24
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.7083 cycles
cpu1_STLB TOTAL     ACCESS:        323  HIT:        318  MISS:          5
cpu1_STLB LOAD      ACCESS:        285  HIT:        281  MISS:          4
cpu1_STLB RFO       ACCESS:         38  HIT:         37  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 210.2 cycles
cpu1_L1D TOTAL     ACCESS:      19420  HIT:      19337  MISS:         83
cpu1_L1D LOAD      ACCESS:      12889  HIT:      12817  MISS:         72
cpu1_L1D RFO       ACCESS:       6526  HIT:       6516  MISS:         10
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          5  HIT:          4  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 171.687 cycles
cpu1_L2C TOTAL     ACCESS:        119  HIT:         49  MISS:         70
cpu1_L2C LOAD      ACCESS:         96  HIT:         34  MISS:         62
cpu1_L2C RFO       ACCESS:         10  HIT:          2  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 190.157 cycles
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70
LLC LOAD      ACCESS:         62  HIT:          0  MISS:         62
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 474.814 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         13  ROW_BUFFER_MISS:        186
 DBUS AVG_CONGESTED_CYCLE:    3.82826
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.6522% MPKI: 0.0215924 Average ROB Occupancy at Mispredict: 45.9391
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0215926
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 94.8203% MPKI: 0.0369652 Average ROB Occupancy at Mispredict: 31.6099
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0369652
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84074 instructions: 48043366 cycles: 26100000
cpu0_DTLB TOTAL     ACCESS:      17995  HIT:      17714  MISS:        281
cpu0_DTLB LOAD      ACCESS:      14564  HIT:      14320  MISS:        244
cpu0_DTLB RFO       ACCESS:       3431  HIT:       3394  MISS:         37
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      10851  HIT:      10851  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10851  HIT:      10851  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5352  HIT:       5345  MISS:          7
cpu0_L1I LOAD      ACCESS:       5352  HIT:       5345  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        281  HIT:        275  MISS:          6
cpu0_STLB LOAD      ACCESS:        244  HIT:        238  MISS:          6
cpu0_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      19585  HIT:      19506  MISS:         79
cpu0_L1D LOAD      ACCESS:      13274  HIT:      13204  MISS:         70
cpu0_L1D RFO       ACCESS:       6305  HIT:       6297  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        103  HIT:         34  MISS:         69
cpu0_L2C LOAD      ACCESS:         77  HIT:         16  MISS:         61
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
LLC TOTAL     ACCESS:         69  HIT:          0  MISS:         69
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84343 instructions: 48113467 cycles: 26100000
cpu1_DTLB TOTAL     ACCESS:      18546  HIT:      18275  MISS:        271
cpu1_DTLB LOAD      ACCESS:      14952  HIT:      14724  MISS:        228
cpu1_DTLB RFO       ACCESS:       3594  HIT:       3551  MISS:         43
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11332  HIT:      11332  MISS:          0
cpu1_ITLB LOAD      ACCESS:      11332  HIT:      11332  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5671  HIT:       5664  MISS:          7
cpu1_L1I LOAD      ACCESS:       5671  HIT:       5664  MISS:          7
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        271  HIT:        265  MISS:          6
cpu1_STLB LOAD      ACCESS:        228  HIT:        222  MISS:          6
cpu1_STLB RFO       ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      19924  HIT:      19843  MISS:         81
cpu1_L1D LOAD      ACCESS:      13025  HIT:      12953  MISS:         72
cpu1_L1D RFO       ACCESS:       6893  HIT:       6885  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        103  HIT:         34  MISS:         69
cpu1_L2C LOAD      ACCESS:         79  HIT:         18  MISS:         61
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
LLC TOTAL     ACCESS:         69  HIT:          0  MISS:         69
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84074 instructions: 48043366 cycles: 26100000
cpu0_DTLB TOTAL     ACCESS:      17995  HIT:      17714  MISS:        281
cpu0_DTLB LOAD      ACCESS:      14564  HIT:      14320  MISS:        244
cpu0_DTLB RFO       ACCESS:       3431  HIT:       3394  MISS:         37
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.1068 cycles
cpu0_ITLB TOTAL     ACCESS:      10851  HIT:      10851  MISS:          0
cpu0_ITLB LOAD      ACCESS:      10851  HIT:      10851  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5352  HIT:       5345  MISS:          7
cpu0_L1I LOAD      ACCESS:       5352  HIT:       5345  MISS:          7
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.4286 cycles
cpu0_STLB TOTAL     ACCESS:        281  HIT:        275  MISS:          6
cpu0_STLB LOAD      ACCESS:        244  HIT:        238  MISS:          6
cpu0_STLB RFO       ACCESS:         37  HIT:         37  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.667 cycles
cpu0_L1D TOTAL     ACCESS:      19585  HIT:      19506  MISS:         79
cpu0_L1D LOAD      ACCESS:      13274  HIT:      13204  MISS:         70
cpu0_L1D RFO       ACCESS:       6305  HIT:       6297  MISS:          8
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          6  HIT:          5  MISS:          1
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 166.823 cycles
cpu0_L2C TOTAL     ACCESS:        103  HIT:         34  MISS:         69
cpu0_L2C LOAD      ACCESS:         77  HIT:         16  MISS:         61
cpu0_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         17  HIT:         17  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 177.971 cycles
LLC TOTAL     ACCESS:         69  HIT:          0  MISS:         69
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 313.493 cycles

CPU 1 cumulative IPC: 1.84343 instructions: 48113467 cycles: 26100000
cpu1_DTLB TOTAL     ACCESS:      18546  HIT:      18275  MISS:        271
cpu1_DTLB LOAD      ACCESS:      14952  HIT:      14724  MISS:        228
cpu1_DTLB RFO       ACCESS:       3594  HIT:       3551  MISS:         43
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 13.5535 cycles
cpu1_ITLB TOTAL     ACCESS:      11332  HIT:      11332  MISS:          0
cpu1_ITLB LOAD      ACCESS:      11332  HIT:      11332  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5671  HIT:       5664  MISS:          7
cpu1_L1I LOAD      ACCESS:       5671  HIT:       5664  MISS:          7
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.4286 cycles
cpu1_STLB TOTAL     ACCESS:        271  HIT:        265  MISS:          6
cpu1_STLB LOAD      ACCESS:        228  HIT:        222  MISS:          6
cpu1_STLB RFO       ACCESS:         43  HIT:         43  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 209.833 cycles
cpu1_L1D TOTAL     ACCESS:      19924  HIT:      19843  MISS:         81
cpu1_L1D LOAD      ACCESS:      13025  HIT:      12953  MISS:         72
cpu1_L1D RFO       ACCESS:       6893  HIT:       6885  MISS:          8
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          6  HIT:          5  MISS:          1
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 162.901 cycles
cpu1_L2C TOTAL     ACCESS:        103  HIT:         34  MISS:         69
cpu1_L2C LOAD      ACCESS:         79  HIT:         18  MISS:         61
cpu1_L2C RFO       ACCESS:          8  HIT:          0  MISS:          8
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         15  HIT:         15  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 177.957 cycles
LLC TOTAL     ACCESS:         69  HIT:          0  MISS:         69
LLC LOAD      ACCESS:         61  HIT:          0  MISS:         61
LLC RFO       ACCESS:          8  HIT:          0  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 313.493 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         12  ROW_BUFFER_MISS:        126
 DBUS AVG_CONGESTED_CYCLE:    3.82927
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.093% MPKI: 0.0363627 Average ROB Occupancy at Mispredict: 32.1299
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.036363
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 96.5134% MPKI: 0.0287653 Average ROB Occupancy at Mispredict: 43.8764
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0287446
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 2.07842e-05
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 9 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83902 instructions: 48182324 cycles: 26200000
cpu0_DTLB TOTAL     ACCESS:      19252  HIT:      19036  MISS:        216
cpu0_DTLB LOAD      ACCESS:      15541  HIT:      15357  MISS:        184
cpu0_DTLB RFO       ACCESS:       3711  HIT:       3679  MISS:         32
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      12761  HIT:      12761  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12761  HIT:      12761  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5733  HIT:       5730  MISS:          3
cpu0_L1I LOAD      ACCESS:       5733  HIT:       5730  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        216  HIT:        211  MISS:          5
cpu0_STLB LOAD      ACCESS:        184  HIT:        179  MISS:          5
cpu0_STLB RFO       ACCESS:         32  HIT:         32  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      20806  HIT:      20773  MISS:         33
cpu0_L1D LOAD      ACCESS:      13305  HIT:      13272  MISS:         33
cpu0_L1D RFO       ACCESS:       7496  HIT:       7496  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:         40  HIT:         19  MISS:         21
cpu0_L2C LOAD      ACCESS:         36  HIT:         15  MISS:         21
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
LLC TOTAL     ACCESS:         21  HIT:          0  MISS:         21
LLC LOAD      ACCESS:         21  HIT:          0  MISS:         21
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84158 instructions: 48249454 cycles: 26200000
cpu1_DTLB TOTAL     ACCESS:      21994  HIT:      21794  MISS:        200
cpu1_DTLB LOAD      ACCESS:      15057  HIT:      14872  MISS:        185
cpu1_DTLB RFO       ACCESS:       6937  HIT:       6922  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      11935  HIT:      11934  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11935  HIT:      11934  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       4676  HIT:       4659  MISS:         17
cpu1_L1I LOAD      ACCESS:       4676  HIT:       4659  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:        201  HIT:        189  MISS:         12
cpu1_STLB LOAD      ACCESS:        186  HIT:        175  MISS:         11
cpu1_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      32455  HIT:      32341  MISS:        114
cpu1_L1D LOAD      ACCESS:      14948  HIT:      14847  MISS:        101
cpu1_L1D RFO       ACCESS:      17495  HIT:      17482  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:        149  HIT:         54  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         32  MISS:         86
cpu1_L2C RFO       ACCESS:         13  HIT:          4  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         86  HIT:          0  MISS:         86
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83902 instructions: 48182324 cycles: 26200000
cpu0_DTLB TOTAL     ACCESS:      19252  HIT:      19036  MISS:        216
cpu0_DTLB LOAD      ACCESS:      15541  HIT:      15357  MISS:        184
cpu0_DTLB RFO       ACCESS:       3711  HIT:       3679  MISS:         32
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.6435 cycles
cpu0_ITLB TOTAL     ACCESS:      12761  HIT:      12761  MISS:          0
cpu0_ITLB LOAD      ACCESS:      12761  HIT:      12761  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5733  HIT:       5730  MISS:          3
cpu0_L1I LOAD      ACCESS:       5733  HIT:       5730  MISS:          3
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_STLB TOTAL     ACCESS:        216  HIT:        211  MISS:          5
cpu0_STLB LOAD      ACCESS:        184  HIT:        179  MISS:          5
cpu0_STLB RFO       ACCESS:         32  HIT:         32  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.8 cycles
cpu0_L1D TOTAL     ACCESS:      20806  HIT:      20773  MISS:         33
cpu0_L1D LOAD      ACCESS:      13305  HIT:      13272  MISS:         33
cpu0_L1D RFO       ACCESS:       7496  HIT:       7496  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 127.879 cycles
cpu0_L2C TOTAL     ACCESS:         40  HIT:         19  MISS:         21
cpu0_L2C LOAD      ACCESS:         36  HIT:         15  MISS:         21
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          4  HIT:          4  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.286 cycles
LLC TOTAL     ACCESS:         21  HIT:          0  MISS:         21
LLC LOAD      ACCESS:         21  HIT:          0  MISS:         21
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 858.619 cycles

CPU 1 cumulative IPC: 1.84158 instructions: 48249454 cycles: 26200000
cpu1_DTLB TOTAL     ACCESS:      21994  HIT:      21794  MISS:        200
cpu1_DTLB LOAD      ACCESS:      15057  HIT:      14872  MISS:        185
cpu1_DTLB RFO       ACCESS:       6937  HIT:       6922  MISS:         15
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 20.51 cycles
cpu1_ITLB TOTAL     ACCESS:      11935  HIT:      11934  MISS:          1
cpu1_ITLB LOAD      ACCESS:      11935  HIT:      11934  MISS:          1
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: 9 cycles
cpu1_L1I TOTAL     ACCESS:       4676  HIT:       4659  MISS:         17
cpu1_L1I LOAD      ACCESS:       4676  HIT:       4659  MISS:         17
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: 10.5294 cycles
cpu1_STLB TOTAL     ACCESS:        201  HIT:        189  MISS:         12
cpu1_STLB LOAD      ACCESS:        186  HIT:        175  MISS:         11
cpu1_STLB RFO       ACCESS:         15  HIT:         14  MISS:          1
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: 193.333 cycles
cpu1_L1D TOTAL     ACCESS:      32455  HIT:      32341  MISS:        114
cpu1_L1D LOAD      ACCESS:      14948  HIT:      14847  MISS:        101
cpu1_L1D RFO       ACCESS:      17495  HIT:      17482  MISS:         13
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:         12  HIT:         12  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 157.211 cycles
cpu1_L2C TOTAL     ACCESS:        149  HIT:         54  MISS:         95
cpu1_L2C LOAD      ACCESS:        118  HIT:         32  MISS:         86
cpu1_L2C RFO       ACCESS:         13  HIT:          4  MISS:          9
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:         18  HIT:         18  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 175.126 cycles
LLC TOTAL     ACCESS:         95  HIT:          0  MISS:         95
LLC LOAD      ACCESS:         86  HIT:          0  MISS:         86
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 189.8 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         13  ROW_BUFFER_MISS:        103
 DBUS AVG_CONGESTED_CYCLE:    3.83089
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.2648% MPKI: 0.0257561 Average ROB Occupancy at Mispredict: 51.5794
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0257356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 2.07545e-05
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.2874% MPKI: 0.0184665 Average ROB Occupancy at Mispredict: 84.8036
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0184665
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 10 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83885 instructions: 48361714 cycles: 26300000
cpu0_DTLB TOTAL     ACCESS:      32169  HIT:      32065  MISS:        104
cpu0_DTLB LOAD      ACCESS:      17872  HIT:      17774  MISS:         98
cpu0_DTLB RFO       ACCESS:      14297  HIT:      14291  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      14148  HIT:      14147  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14148  HIT:      14147  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5092  HIT:       5078  MISS:         14
cpu0_L1I LOAD      ACCESS:       5092  HIT:       5078  MISS:         14
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:        105  HIT:         98  MISS:          7
cpu0_STLB LOAD      ACCESS:         99  HIT:         93  MISS:          6
cpu0_STLB RFO       ACCESS:          6  HIT:          5  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      59235  HIT:      59149  MISS:         86
cpu0_L1D LOAD      ACCESS:      21714  HIT:      21641  MISS:         73
cpu0_L1D RFO       ACCESS:      37514  HIT:      37501  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:        112  HIT:         38  MISS:         74
cpu0_L2C LOAD      ACCESS:         87  HIT:         22  MISS:         65
cpu0_L2C RFO       ACCESS:         13  HIT:          4  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         65  HIT:          0  MISS:         65
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.8426 instructions: 48460456 cycles: 26300000
cpu1_DTLB TOTAL     ACCESS:      35689  HIT:      35683  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20309  HIT:      20303  MISS:          6
cpu1_DTLB RFO       ACCESS:      15380  HIT:      15380  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15969  HIT:      15969  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15969  HIT:      15969  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5776  HIT:       5776  MISS:          0
cpu1_L1I LOAD      ACCESS:       5776  HIT:       5776  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68964  HIT:      68964  MISS:          0
cpu1_L1D LOAD      ACCESS:      24433  HIT:      24433  MISS:          0
cpu1_L1D RFO       ACCESS:      44531  HIT:      44531  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83885 instructions: 48361714 cycles: 26300000
cpu0_DTLB TOTAL     ACCESS:      32169  HIT:      32065  MISS:        104
cpu0_DTLB LOAD      ACCESS:      17872  HIT:      17774  MISS:         98
cpu0_DTLB RFO       ACCESS:      14297  HIT:      14291  MISS:          6
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.8077 cycles
cpu0_ITLB TOTAL     ACCESS:      14148  HIT:      14147  MISS:          1
cpu0_ITLB LOAD      ACCESS:      14148  HIT:      14147  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8 cycles
cpu0_L1I TOTAL     ACCESS:       5092  HIT:       5078  MISS:         14
cpu0_L1I LOAD      ACCESS:       5092  HIT:       5078  MISS:         14
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 10.7143 cycles
cpu0_STLB TOTAL     ACCESS:        105  HIT:         98  MISS:          7
cpu0_STLB LOAD      ACCESS:         99  HIT:         93  MISS:          6
cpu0_STLB RFO       ACCESS:          6  HIT:          5  MISS:          1
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209 cycles
cpu0_L1D TOTAL     ACCESS:      59235  HIT:      59149  MISS:         86
cpu0_L1D LOAD      ACCESS:      21714  HIT:      21641  MISS:         73
cpu0_L1D RFO       ACCESS:      37514  HIT:      37501  MISS:         13
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 160.186 cycles
cpu0_L2C TOTAL     ACCESS:        112  HIT:         38  MISS:         74
cpu0_L2C LOAD      ACCESS:         87  HIT:         22  MISS:         65
cpu0_L2C RFO       ACCESS:         13  HIT:          4  MISS:          9
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:         12  HIT:         12  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 172.878 cycles
LLC TOTAL     ACCESS:         74  HIT:          0  MISS:         74
LLC LOAD      ACCESS:         65  HIT:          0  MISS:         65
LLC RFO       ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 151.689 cycles

CPU 1 cumulative IPC: 1.8426 instructions: 48460456 cycles: 26300000
cpu1_DTLB TOTAL     ACCESS:      35689  HIT:      35683  MISS:          6
cpu1_DTLB LOAD      ACCESS:      20309  HIT:      20303  MISS:          6
cpu1_DTLB RFO       ACCESS:      15380  HIT:      15380  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.83333 cycles
cpu1_ITLB TOTAL     ACCESS:      15969  HIT:      15969  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15969  HIT:      15969  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5776  HIT:       5776  MISS:          0
cpu1_L1I LOAD      ACCESS:       5776  HIT:       5776  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB LOAD      ACCESS:          6  HIT:          6  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68964  HIT:      68964  MISS:          0
cpu1_L1D LOAD      ACCESS:      24433  HIT:      24433  MISS:          0
cpu1_L1D RFO       ACCESS:      44531  HIT:      44531  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         13  ROW_BUFFER_MISS:         61
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8729% MPKI: 0.0118481 Average ROB Occupancy at Mispredict: 179.11
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118482
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.0948% MPKI: 0.0122781 Average ROB Occupancy at Mispredict: 187.393
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0122781
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 11 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.83986 instructions: 48572420 cycles: 26400000
cpu0_DTLB TOTAL     ACCESS:      36940  HIT:      36931  MISS:          9
cpu0_DTLB LOAD      ACCESS:      20157  HIT:      20148  MISS:          9
cpu0_DTLB RFO       ACCESS:      16783  HIT:      16783  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15489  HIT:      15489  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15489  HIT:      15489  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6995  HIT:       6995  MISS:          0
cpu0_L1I LOAD      ACCESS:       6995  HIT:       6995  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      69736  HIT:      69736  MISS:          0
cpu0_L1D LOAD      ACCESS:      25217  HIT:      25217  MISS:          0
cpu0_L1D RFO       ACCESS:      44519  HIT:      44519  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84368 instructions: 48673229 cycles: 26400000
cpu1_DTLB TOTAL     ACCESS:      35944  HIT:      35937  MISS:          7
cpu1_DTLB LOAD      ACCESS:      20450  HIT:      20443  MISS:          7
cpu1_DTLB RFO       ACCESS:      15494  HIT:      15494  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15465  HIT:      15465  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15465  HIT:      15465  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6875  HIT:       6875  MISS:          0
cpu1_L1I LOAD      ACCESS:       6875  HIT:       6875  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      69618  HIT:      69617  MISS:          1
cpu1_L1D LOAD      ACCESS:      24662  HIT:      24661  MISS:          1
cpu1_L1D RFO       ACCESS:      44956  HIT:      44956  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.83986 instructions: 48572420 cycles: 26400000
cpu0_DTLB TOTAL     ACCESS:      36940  HIT:      36931  MISS:          9
cpu0_DTLB LOAD      ACCESS:      20157  HIT:      20148  MISS:          9
cpu0_DTLB RFO       ACCESS:      16783  HIT:      16783  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.55556 cycles
cpu0_ITLB TOTAL     ACCESS:      15489  HIT:      15489  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15489  HIT:      15489  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6995  HIT:       6995  MISS:          0
cpu0_L1I LOAD      ACCESS:       6995  HIT:       6995  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB LOAD      ACCESS:          9  HIT:          9  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      69736  HIT:      69736  MISS:          0
cpu0_L1D LOAD      ACCESS:      25217  HIT:      25217  MISS:          0
cpu0_L1D RFO       ACCESS:      44519  HIT:      44519  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84368 instructions: 48673229 cycles: 26400000
cpu1_DTLB TOTAL     ACCESS:      35944  HIT:      35937  MISS:          7
cpu1_DTLB LOAD      ACCESS:      20450  HIT:      20443  MISS:          7
cpu1_DTLB RFO       ACCESS:      15494  HIT:      15494  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu1_ITLB TOTAL     ACCESS:      15465  HIT:      15465  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15465  HIT:      15465  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6875  HIT:       6875  MISS:          0
cpu1_L1I LOAD      ACCESS:       6875  HIT:       6875  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      69618  HIT:      69617  MISS:          1
cpu1_L1D LOAD      ACCESS:      24662  HIT:      24661  MISS:          1
cpu1_L1D RFO       ACCESS:      44956  HIT:      44956  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 194 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu1_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1959% MPKI: 0.0115908 Average ROB Occupancy at Mispredict: 187.664
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0115909
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.201% MPKI: 0.0116697 Average ROB Occupancy at Mispredict: 185.007
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0116697
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 13 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84063 instructions: 48776642 cycles: 26500000
cpu0_DTLB TOTAL     ACCESS:      36204  HIT:      36182  MISS:         22
cpu0_DTLB LOAD      ACCESS:      19935  HIT:      19913  MISS:         22
cpu0_DTLB RFO       ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15586  HIT:      15586  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15586  HIT:      15586  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6352  HIT:       6352  MISS:          0
cpu0_L1I LOAD      ACCESS:       6352  HIT:       6352  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67684  HIT:      67683  MISS:          1
cpu0_L1D LOAD      ACCESS:      24667  HIT:      24666  MISS:          1
cpu0_L1D RFO       ACCESS:      43017  HIT:      43017  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84444 instructions: 48877573 cycles: 26500000
cpu1_DTLB TOTAL     ACCESS:      35008  HIT:      34982  MISS:         26
cpu1_DTLB LOAD      ACCESS:      20068  HIT:      20042  MISS:         26
cpu1_DTLB RFO       ACCESS:      14940  HIT:      14940  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15646  HIT:      15646  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15646  HIT:      15646  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5797  MISS:          0
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5797  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66819  HIT:      66818  MISS:          1
cpu1_L1D LOAD      ACCESS:      24024  HIT:      24023  MISS:          1
cpu1_L1D RFO       ACCESS:      42795  HIT:      42795  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84063 instructions: 48776642 cycles: 26500000
cpu0_DTLB TOTAL     ACCESS:      36204  HIT:      36182  MISS:         22
cpu0_DTLB LOAD      ACCESS:      19935  HIT:      19913  MISS:         22
cpu0_DTLB RFO       ACCESS:      16269  HIT:      16269  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.59091 cycles
cpu0_ITLB TOTAL     ACCESS:      15586  HIT:      15586  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15586  HIT:      15586  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6352  HIT:       6352  MISS:          0
cpu0_L1I LOAD      ACCESS:       6352  HIT:       6352  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67684  HIT:      67683  MISS:          1
cpu0_L1D LOAD      ACCESS:      24667  HIT:      24666  MISS:          1
cpu0_L1D RFO       ACCESS:      43017  HIT:      43017  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          1  MISS:          1
cpu0_L2C LOAD      ACCESS:          1  HIT:          0  MISS:          1
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183 cycles
LLC TOTAL     ACCESS:          1  HIT:          0  MISS:          1
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162 cycles

CPU 1 cumulative IPC: 1.84444 instructions: 48877573 cycles: 26500000
cpu1_DTLB TOTAL     ACCESS:      35008  HIT:      34982  MISS:         26
cpu1_DTLB LOAD      ACCESS:      20068  HIT:      20042  MISS:         26
cpu1_DTLB RFO       ACCESS:      14940  HIT:      14940  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu1_ITLB TOTAL     ACCESS:      15646  HIT:      15646  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15646  HIT:      15646  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5797  HIT:       5797  MISS:          0
cpu1_L1I LOAD      ACCESS:       5797  HIT:       5797  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66819  HIT:      66818  MISS:          1
cpu1_L1D LOAD      ACCESS:      24024  HIT:      24023  MISS:          1
cpu1_L1D RFO       ACCESS:      42795  HIT:      42795  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          1
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0409% MPKI: 0.0122804 Average ROB Occupancy at Mispredict: 179.651
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0122805
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9584% MPKI: 0.0128075 Average ROB Occupancy at Mispredict: 176.661
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0128075
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 14 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84134 instructions: 48979539 cycles: 26600000
cpu0_DTLB TOTAL     ACCESS:      36045  HIT:      36023  MISS:         22
cpu0_DTLB LOAD      ACCESS:      19932  HIT:      19910  MISS:         22
cpu0_DTLB RFO       ACCESS:      16113  HIT:      16113  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15667  HIT:      15667  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15667  HIT:      15667  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6124  HIT:       6124  MISS:          0
cpu0_L1I LOAD      ACCESS:       6124  HIT:       6124  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67098  HIT:      67095  MISS:          3
cpu0_L1D LOAD      ACCESS:      24529  HIT:      24526  MISS:          3
cpu0_L1D RFO       ACCESS:      42569  HIT:      42569  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84516 instructions: 49081337 cycles: 26600000
cpu1_DTLB TOTAL     ACCESS:      34930  HIT:      34905  MISS:         25
cpu1_DTLB LOAD      ACCESS:      19974  HIT:      19949  MISS:         25
cpu1_DTLB RFO       ACCESS:      14956  HIT:      14956  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       5664  HIT:       5664  MISS:          0
cpu1_L1I LOAD      ACCESS:       5664  HIT:       5664  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66766  HIT:      66761  MISS:          5
cpu1_L1D LOAD      ACCESS:      23948  HIT:      23943  MISS:          5
cpu1_L1D RFO       ACCESS:      42818  HIT:      42818  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84134 instructions: 48979539 cycles: 26600000
cpu0_DTLB TOTAL     ACCESS:      36045  HIT:      36023  MISS:         22
cpu0_DTLB LOAD      ACCESS:      19932  HIT:      19910  MISS:         22
cpu0_DTLB RFO       ACCESS:      16113  HIT:      16113  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.59091 cycles
cpu0_ITLB TOTAL     ACCESS:      15667  HIT:      15667  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15667  HIT:      15667  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6124  HIT:       6124  MISS:          0
cpu0_L1I LOAD      ACCESS:       6124  HIT:       6124  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB LOAD      ACCESS:         22  HIT:         22  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67098  HIT:      67095  MISS:          3
cpu0_L1D LOAD      ACCESS:      24529  HIT:      24526  MISS:          3
cpu0_L1D RFO       ACCESS:      42569  HIT:      42569  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84516 instructions: 49081337 cycles: 26600000
cpu1_DTLB TOTAL     ACCESS:      34930  HIT:      34905  MISS:         25
cpu1_DTLB LOAD      ACCESS:      19974  HIT:      19949  MISS:         25
cpu1_DTLB RFO       ACCESS:      14956  HIT:      14956  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.8 cycles
cpu1_ITLB TOTAL     ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15704  HIT:      15704  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       5664  HIT:       5664  MISS:          0
cpu1_L1I LOAD      ACCESS:       5664  HIT:       5664  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB LOAD      ACCESS:         25  HIT:         25  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66766  HIT:      66761  MISS:          5
cpu1_L1D LOAD      ACCESS:      23948  HIT:      23943  MISS:          5
cpu1_L1D RFO       ACCESS:      42818  HIT:      42818  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.2 cycles
cpu1_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9527% MPKI: 0.0126991 Average ROB Occupancy at Mispredict: 177.619
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0126992
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.9675% MPKI: 0.0126321 Average ROB Occupancy at Mispredict: 179.506
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0126321
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 15 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84222 instructions: 49187251 cycles: 26700000
cpu0_DTLB TOTAL     ACCESS:      36541  HIT:      36520  MISS:         21
cpu0_DTLB LOAD      ACCESS:      20019  HIT:      19998  MISS:         21
cpu0_DTLB RFO       ACCESS:      16522  HIT:      16522  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15485  HIT:      15485  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15485  HIT:      15485  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6818  HIT:       6818  MISS:          0
cpu0_L1I LOAD      ACCESS:       6818  HIT:       6818  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      68695  HIT:      68690  MISS:          5
cpu0_L1D LOAD      ACCESS:      25034  HIT:      25029  MISS:          5
cpu0_L1D RFO       ACCESS:      43661  HIT:      43661  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.846 instructions: 49288096 cycles: 26700000
cpu1_DTLB TOTAL     ACCESS:      35319  HIT:      35290  MISS:         29
cpu1_DTLB LOAD      ACCESS:      20172  HIT:      20143  MISS:         29
cpu1_DTLB RFO       ACCESS:      15147  HIT:      15147  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15185  HIT:      15185  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15185  HIT:      15185  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6826  HIT:       6826  MISS:          0
cpu1_L1I LOAD      ACCESS:       6826  HIT:       6826  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      67875  HIT:      67872  MISS:          3
cpu1_L1D LOAD      ACCESS:      24264  HIT:      24261  MISS:          3
cpu1_L1D RFO       ACCESS:      43611  HIT:      43611  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84222 instructions: 49187251 cycles: 26700000
cpu0_DTLB TOTAL     ACCESS:      36541  HIT:      36520  MISS:         21
cpu0_DTLB LOAD      ACCESS:      20019  HIT:      19998  MISS:         21
cpu0_DTLB RFO       ACCESS:      16522  HIT:      16522  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.38095 cycles
cpu0_ITLB TOTAL     ACCESS:      15485  HIT:      15485  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15485  HIT:      15485  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6818  HIT:       6818  MISS:          0
cpu0_L1I LOAD      ACCESS:       6818  HIT:       6818  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB LOAD      ACCESS:         21  HIT:         21  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      68695  HIT:      68690  MISS:          5
cpu0_L1D LOAD      ACCESS:      25034  HIT:      25029  MISS:          5
cpu0_L1D RFO       ACCESS:      43661  HIT:      43661  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6 cycles
cpu0_L2C TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.846 instructions: 49288096 cycles: 26700000
cpu1_DTLB TOTAL     ACCESS:      35319  HIT:      35290  MISS:         29
cpu1_DTLB LOAD      ACCESS:      20172  HIT:      20143  MISS:         29
cpu1_DTLB RFO       ACCESS:      15147  HIT:      15147  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.75862 cycles
cpu1_ITLB TOTAL     ACCESS:      15185  HIT:      15185  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15185  HIT:      15185  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6826  HIT:       6826  MISS:          0
cpu1_L1I LOAD      ACCESS:       6826  HIT:       6826  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB LOAD      ACCESS:         29  HIT:         29  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      67875  HIT:      67872  MISS:          3
cpu1_L1D LOAD      ACCESS:      24264  HIT:      24261  MISS:          3
cpu1_L1D RFO       ACCESS:      43611  HIT:      43611  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.3333 cycles
cpu1_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.1272% MPKI: 0.0117916 Average ROB Occupancy at Mispredict: 182.653
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0117917
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1258% MPKI: 0.0117473 Average ROB Occupancy at Mispredict: 180.651
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0117473
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 17 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84293 instructions: 49390561 cycles: 26800000
cpu0_DTLB TOTAL     ACCESS:      36039  HIT:      36016  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19805  HIT:      19782  MISS:         23
cpu0_DTLB RFO       ACCESS:      16234  HIT:      16234  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      15253  HIT:      15253  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15253  HIT:      15253  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       6558  HIT:       6558  MISS:          0
cpu0_L1I LOAD      ACCESS:       6558  HIT:       6558  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67457  HIT:      67455  MISS:          2
cpu0_L1D LOAD      ACCESS:      24581  HIT:      24579  MISS:          2
cpu0_L1D RFO       ACCESS:      42876  HIT:      42876  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84688 instructions: 49496514 cycles: 26800000
cpu1_DTLB TOTAL     ACCESS:      35419  HIT:      35406  MISS:         13
cpu1_DTLB LOAD      ACCESS:      20205  HIT:      20192  MISS:         13
cpu1_DTLB RFO       ACCESS:      15214  HIT:      15214  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      15572  HIT:      15572  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15572  HIT:      15572  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       6187  HIT:       6187  MISS:          0
cpu1_L1I LOAD      ACCESS:       6187  HIT:       6187  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      68135  HIT:      68133  MISS:          2
cpu1_L1D LOAD      ACCESS:      24285  HIT:      24283  MISS:          2
cpu1_L1D RFO       ACCESS:      43850  HIT:      43850  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84293 instructions: 49390561 cycles: 26800000
cpu0_DTLB TOTAL     ACCESS:      36039  HIT:      36016  MISS:         23
cpu0_DTLB LOAD      ACCESS:      19805  HIT:      19782  MISS:         23
cpu0_DTLB RFO       ACCESS:      16234  HIT:      16234  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.47826 cycles
cpu0_ITLB TOTAL     ACCESS:      15253  HIT:      15253  MISS:          0
cpu0_ITLB LOAD      ACCESS:      15253  HIT:      15253  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       6558  HIT:       6558  MISS:          0
cpu0_L1I LOAD      ACCESS:       6558  HIT:       6558  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67457  HIT:      67455  MISS:          2
cpu0_L1D LOAD      ACCESS:      24581  HIT:      24579  MISS:          2
cpu0_L1D RFO       ACCESS:      42876  HIT:      42876  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10 cycles
cpu0_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84688 instructions: 49496514 cycles: 26800000
cpu1_DTLB TOTAL     ACCESS:      35419  HIT:      35406  MISS:         13
cpu1_DTLB LOAD      ACCESS:      20205  HIT:      20192  MISS:         13
cpu1_DTLB RFO       ACCESS:      15214  HIT:      15214  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.76923 cycles
cpu1_ITLB TOTAL     ACCESS:      15572  HIT:      15572  MISS:          0
cpu1_ITLB LOAD      ACCESS:      15572  HIT:      15572  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       6187  HIT:       6187  MISS:          0
cpu1_L1I LOAD      ACCESS:       6187  HIT:       6187  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB LOAD      ACCESS:         13  HIT:         13  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      68135  HIT:      68133  MISS:          2
cpu1_L1D LOAD      ACCESS:      24285  HIT:      24283  MISS:          2
cpu1_L1D RFO       ACCESS:      43850  HIT:      43850  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10.5 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.0691% MPKI: 0.0118645 Average ROB Occupancy at Mispredict: 181.235
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118646
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 98.1006% MPKI: 0.0118998 Average ROB Occupancy at Mispredict: 184.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0118998
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 18 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84357 instructions: 49592119 cycles: 26900000
cpu0_DTLB TOTAL     ACCESS:      35886  HIT:      35863  MISS:         23
cpu0_DTLB LOAD      ACCESS:      20013  HIT:      19990  MISS:         23
cpu0_DTLB RFO       ACCESS:      15873  HIT:      15873  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      16313  HIT:      16313  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16313  HIT:      16313  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       5036  HIT:       5036  MISS:          0
cpu0_L1I LOAD      ACCESS:       5036  HIT:       5036  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66324  HIT:      66321  MISS:          3
cpu0_L1D LOAD      ACCESS:      24160  HIT:      24157  MISS:          3
cpu0_L1D RFO       ACCESS:      42164  HIT:      42164  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84743 instructions: 49695793 cycles: 26900000
cpu1_DTLB TOTAL     ACCESS:      34482  HIT:      34456  MISS:         26
cpu1_DTLB LOAD      ACCESS:      19697  HIT:      19671  MISS:         26
cpu1_DTLB RFO       ACCESS:      14785  HIT:      14785  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17074  HIT:      17074  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17074  HIT:      17074  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3495  HIT:       3495  MISS:          0
cpu1_L1I LOAD      ACCESS:       3495  HIT:       3495  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      65036  HIT:      65034  MISS:          2
cpu1_L1D LOAD      ACCESS:      23321  HIT:      23319  MISS:          2
cpu1_L1D RFO       ACCESS:      41715  HIT:      41715  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84357 instructions: 49592119 cycles: 26900000
cpu0_DTLB TOTAL     ACCESS:      35886  HIT:      35863  MISS:         23
cpu0_DTLB LOAD      ACCESS:      20013  HIT:      19990  MISS:         23
cpu0_DTLB RFO       ACCESS:      15873  HIT:      15873  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.43478 cycles
cpu0_ITLB TOTAL     ACCESS:      16313  HIT:      16313  MISS:          0
cpu0_ITLB LOAD      ACCESS:      16313  HIT:      16313  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       5036  HIT:       5036  MISS:          0
cpu0_L1I LOAD      ACCESS:       5036  HIT:       5036  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB LOAD      ACCESS:         23  HIT:         23  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66324  HIT:      66321  MISS:          3
cpu0_L1D LOAD      ACCESS:      24160  HIT:      24157  MISS:          3
cpu0_L1D RFO       ACCESS:      42164  HIT:      42164  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 10.6667 cycles
cpu0_L2C TOTAL     ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C LOAD      ACCESS:          3  HIT:          3  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84743 instructions: 49695793 cycles: 26900000
cpu1_DTLB TOTAL     ACCESS:      34482  HIT:      34456  MISS:         26
cpu1_DTLB LOAD      ACCESS:      19697  HIT:      19671  MISS:         26
cpu1_DTLB RFO       ACCESS:      14785  HIT:      14785  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.84615 cycles
cpu1_ITLB TOTAL     ACCESS:      17074  HIT:      17074  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17074  HIT:      17074  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3495  HIT:       3495  MISS:          0
cpu1_L1I LOAD      ACCESS:       3495  HIT:       3495  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB LOAD      ACCESS:         26  HIT:         26  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      65036  HIT:      65034  MISS:          2
cpu1_L1D LOAD      ACCESS:      23321  HIT:      23319  MISS:          2
cpu1_L1D RFO       ACCESS:      41715  HIT:      41715  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C LOAD      ACCESS:          2  HIT:          2  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8831% MPKI: 0.0128648 Average ROB Occupancy at Mispredict: 186.654
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0128649
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.762% MPKI: 0.0134217 Average ROB Occupancy at Mispredict: 195.241
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0134217
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 20 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.84424 instructions: 49794573 cycles: 27000000
cpu0_DTLB TOTAL     ACCESS:      36104  HIT:      36084  MISS:         20
cpu0_DTLB LOAD      ACCESS:      20185  HIT:      20165  MISS:         20
cpu0_DTLB RFO       ACCESS:      15919  HIT:      15919  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17109  HIT:      17109  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17109  HIT:      17109  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3924  HIT:       3924  MISS:          0
cpu0_L1I LOAD      ACCESS:       3924  HIT:       3924  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      66578  HIT:      66578  MISS:          0
cpu0_L1D LOAD      ACCESS:      23861  HIT:      23861  MISS:          0
cpu0_L1D RFO       ACCESS:      42717  HIT:      42717  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84812 instructions: 49899163 cycles: 27000000
cpu1_DTLB TOTAL     ACCESS:      35007  HIT:      34996  MISS:         11
cpu1_DTLB LOAD      ACCESS:      19947  HIT:      19936  MISS:         11
cpu1_DTLB RFO       ACCESS:      15060  HIT:      15060  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      16877  HIT:      16877  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16877  HIT:      16877  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3860  HIT:       3860  MISS:          0
cpu1_L1I LOAD      ACCESS:       3860  HIT:       3860  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66518  HIT:      66517  MISS:          1
cpu1_L1D LOAD      ACCESS:      23615  HIT:      23614  MISS:          1
cpu1_L1D RFO       ACCESS:      42903  HIT:      42903  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.84424 instructions: 49794573 cycles: 27000000
cpu0_DTLB TOTAL     ACCESS:      36104  HIT:      36084  MISS:         20
cpu0_DTLB LOAD      ACCESS:      20185  HIT:      20165  MISS:         20
cpu0_DTLB RFO       ACCESS:      15919  HIT:      15919  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.6 cycles
cpu0_ITLB TOTAL     ACCESS:      17109  HIT:      17109  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17109  HIT:      17109  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3924  HIT:       3924  MISS:          0
cpu0_L1I LOAD      ACCESS:       3924  HIT:       3924  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB LOAD      ACCESS:         20  HIT:         20  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      66578  HIT:      66578  MISS:          0
cpu0_L1D LOAD      ACCESS:      23861  HIT:      23861  MISS:          0
cpu0_L1D RFO       ACCESS:      42717  HIT:      42717  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84812 instructions: 49899163 cycles: 27000000
cpu1_DTLB TOTAL     ACCESS:      35007  HIT:      34996  MISS:         11
cpu1_DTLB LOAD      ACCESS:      19947  HIT:      19936  MISS:         11
cpu1_DTLB RFO       ACCESS:      15060  HIT:      15060  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.72727 cycles
cpu1_ITLB TOTAL     ACCESS:      16877  HIT:      16877  MISS:          0
cpu1_ITLB LOAD      ACCESS:      16877  HIT:      16877  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3860  HIT:       3860  MISS:          0
cpu1_L1I LOAD      ACCESS:       3860  HIT:       3860  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB LOAD      ACCESS:         11  HIT:         11  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66518  HIT:      66517  MISS:          1
cpu1_L1D LOAD      ACCESS:      23615  HIT:      23614  MISS:          1
cpu1_L1D RFO       ACCESS:      42903  HIT:      42903  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: 10 cycles
cpu1_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu1_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L2C AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.8486% MPKI: 0.0129933 Average ROB Occupancy at Mispredict: 194.167
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129934
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.8623% MPKI: 0.0129461 Average ROB Occupancy at Mispredict: 192.215
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0129461
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 21 sec) 
Finished CPU 1 instructions: 50000001 cycles: 27048908 cumulative IPC: 1.8485 (Simulation time: 0 hr 5 min 22 sec) 


ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 1.845 instructions: 49999605 cycles: 27100000
cpu0_DTLB TOTAL     ACCESS:      36430  HIT:      36425  MISS:          5
cpu0_DTLB LOAD      ACCESS:      20373  HIT:      20368  MISS:          5
cpu0_DTLB RFO       ACCESS:      16057  HIT:      16057  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TOTAL     ACCESS:      17335  HIT:      17335  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17335  HIT:      17335  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TOTAL     ACCESS:       3740  HIT:       3740  MISS:          0
cpu0_L1I LOAD      ACCESS:       3740  HIT:       3740  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TOTAL     ACCESS:      67125  HIT:      67124  MISS:          1
cpu0_L1D LOAD      ACCESS:      24074  HIT:      24073  MISS:          1
cpu0_L1D RFO       ACCESS:      43051  HIT:      43051  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 1.84884 instructions: 50103437 cycles: 27100000
cpu1_DTLB TOTAL     ACCESS:      34998  HIT:      34991  MISS:          7
cpu1_DTLB LOAD      ACCESS:      19976  HIT:      19969  MISS:          7
cpu1_DTLB RFO       ACCESS:      15022  HIT:      15022  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TOTAL     ACCESS:      17339  HIT:      17339  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17339  HIT:      17339  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TOTAL     ACCESS:       3363  HIT:       3363  MISS:          0
cpu1_L1I LOAD      ACCESS:       3363  HIT:       3363  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TOTAL     ACCESS:      66434  HIT:      66434  MISS:          0
cpu1_L1D LOAD      ACCESS:      23690  HIT:      23690  MISS:          0
cpu1_L1D RFO       ACCESS:      42744  HIT:      42744  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 1.845 instructions: 49999605 cycles: 27100000
cpu0_DTLB TOTAL     ACCESS:      36430  HIT:      36425  MISS:          5
cpu0_DTLB LOAD      ACCESS:      20373  HIT:      20368  MISS:          5
cpu0_DTLB RFO       ACCESS:      16057  HIT:      16057  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.4 cycles
cpu0_ITLB TOTAL     ACCESS:      17335  HIT:      17335  MISS:          0
cpu0_ITLB LOAD      ACCESS:      17335  HIT:      17335  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:       3740  HIT:       3740  MISS:          0
cpu0_L1I LOAD      ACCESS:       3740  HIT:       3740  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB LOAD      ACCESS:          5  HIT:          5  MISS:          0
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL     ACCESS:      67125  HIT:      67124  MISS:          1
cpu0_L1D LOAD      ACCESS:      24074  HIT:      24073  MISS:          1
cpu0_L1D RFO       ACCESS:      43051  HIT:      43051  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11 cycles
cpu0_L2C TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: -nan cycles

CPU 1 cumulative IPC: 1.84884 instructions: 50103437 cycles: 27100000
cpu1_DTLB TOTAL     ACCESS:      34998  HIT:      34991  MISS:          7
cpu1_DTLB LOAD      ACCESS:      19976  HIT:      19969  MISS:          7
cpu1_DTLB RFO       ACCESS:      15022  HIT:      15022  MISS:          0
cpu1_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_DTLB AVERAGE MISS LATENCY: 8.71429 cycles
cpu1_ITLB TOTAL     ACCESS:      17339  HIT:      17339  MISS:          0
cpu1_ITLB LOAD      ACCESS:      17339  HIT:      17339  MISS:          0
cpu1_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1I TOTAL     ACCESS:       3363  HIT:       3363  MISS:          0
cpu1_L1I LOAD      ACCESS:       3363  HIT:       3363  MISS:          0
cpu1_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1I AVERAGE MISS LATENCY: -nan cycles
cpu1_STLB TOTAL     ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB LOAD      ACCESS:          7  HIT:          7  MISS:          0
cpu1_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_STLB AVERAGE MISS LATENCY: -nan cycles
cpu1_L1D TOTAL     ACCESS:      66434  HIT:      66434  MISS:          0
cpu1_L1D LOAD      ACCESS:      23690  HIT:      23690  MISS:          0
cpu1_L1D RFO       ACCESS:      42744  HIT:      42744  MISS:          0
cpu1_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu1_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu1_L1D AVERAGE MISS LATENCY: -nan cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS AVG_CONGESTED_CYCLE:    3.83149
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.9116% MPKI: 0.01274 Average ROB Occupancy at Mispredict: 198.349
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0127401
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 Branch Prediction Accuracy: 97.897% MPKI: 0.0127736 Average ROB Occupancy at Mispredict: 201.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0127736
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

(Simulation time: 0 hr 5 min 22 sec) 
Finished CPU 0 instructions: 50000000 cycles: 27100156 cumulative IPC: 1.84501 (Simulation time: 0 hr 5 min 22 sec) 
