# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../project_1/project_1.srcs/sources_1/new/control_tower.v" \
"../../../../08.LED_BTN_TEST.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
