module divideby3FSM(input logic clk, reset, output logic y);
endmodule