Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
Hussein Al-Zoubi , Aleksandar Milenkovic , Milena Milenkovic, Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite, Proceedings of the 42nd annual Southeast regional conference, April 02-03, 2004, Huntsville, Alabama[doi>10.1145/986537.986601]
Frances E. Allen, Control flow analysis, Proceedings of a symposium on Compiler optimization, p.1-19, July 27-28, 1970, Urbana-Champaign, Illinois[doi>10.1145/800028.808479]
Sebastian Altmeyer , Claire Maiza , Jan Reineke, Resilience analysis: tightening the CRPD bound for set-associative caches, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755911]
R. Arnold, F. Mueller, D. B. Whalley, and M. G. Harmon. 1994. Bounding worst-case instruction cache performance. In Proceedings of RTSS.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Clément Ballabriga , Hugues Casse, Improving the First-Miss Computation in Set-Associative Instruction Caches, Proceedings of the 2008 Euromicro Conference on Real-Time Systems, p.341-350, July 02-04, 2008[doi>10.1109/ECRTS.2008.34]
M. Berkelaar. lp&lowbar;solve: (Mixed Integer) linear programming problem solver. ftp://ftp.es.ele.tue.nl/pub/lp_solve.
Sudipta Chattopadhyay , Abhik Roychoudhury , Tulika Mitra, Modeling shared cache and bus in multi-cores for timing analysis, Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, June 28-29, 2010, St. Goar, Germany[doi>10.1145/1811212.1811220]
Christoph Cullmann, Cache persistence analysis: a novel approachtheory and practice, Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems, April 11-14, 2011, Chicago, IL, USA[doi>10.1145/1967677.1967695]
David Eklov , Nikos Nikoleris , David Black-Schaffer , Erik Hagersten, Cache Pirating: Measuring the Curse of the Shared Cache, Proceedings of the 2011 International Conference on Parallel Processing, p.165-175, September 13-16, 2011[doi>10.1109/ICPP.2011.15]
C. Ferdinand. 1997. Cache behavior prediction for real-time systems. Ph.D. Thesis, Universitat des Saarlandes.
Christian Ferdinand , Reinhard Wilhelm, On Predicting Data Cache Behavior for Real-Time Systems, Proceedings of the  ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems, p.16-30, June 01, 1998
Daniel Grund , Jan Reineke, Abstract Interpretation of FIFO Replacement, Proceedings of the 16th International Symposium on Static Analysis, August 09-11, 2009, Los Angeles, CA[doi>10.1007/978-3-642-03237-0_10]
Daniel Grund , Jan Reineke, Precise and Efficient FIFO-Replacement Analysis Based on Static Phase Detection, Proceedings of the 2010 22nd Euromicro Conference on Real-Time Systems, p.155-164, July 06-09, 2010[doi>10.1109/ECRTS.2010.8]
Daniel Grund and Jan Reineke. 2010b. Toward precise PLRU cache analysis. In Proceedings of 10th International Workshop on Worst-Case Execution Time (WCET) Analysis. B. Lisper, Ed., 28--39.
Nan Guan , Mingsong Lv , Wang Yi , Ge Yu, WCET Analysis with MRU Caches: Challenging LRU for Predictability, Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, p.55-64, April 16-19, 2012[doi>10.1109/RTAS.2012.31]
Jan Gustafsson, Adam Betts, Andreas Ermedahl, and Björn Lisper. 2010. The mälardalen WCET benchmarks: Past, present and future. In Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis (WCET'10). B. Lisper, Ed., OASICS Series, vol. 15, Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany, 136--146.
Damien Hardy , Isabelle Puaut, WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches, Proceedings of the 2008 Real-Time Systems Symposium, p.456-466, November 30-December 03, 2008[doi>10.1109/RTSS.2008.10]
Reinhold Heckmann, Marc Langenbach, Stephan Thesing, and Reinhard Wilhelm. 2003. The influence of processor architecture on the design and the results of WCET tools. Proc. IEEE 91, 7, 1038--1054.
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Bach Khoa Huynh , Lei Ju , Abhik Roychoudhury, Scope-Aware Data Cache Analysis for WCET Estimation, Proceedings of the 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium, p.203-212, April 11-14, 2011[doi>10.1109/RTAS.2011.27]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Xianfeng Li , Yun Liang , Tulika Mitra , Abhik Roychoudhury, Chronos: A timing analyzer for embedded software, Science of Computer Programming, v.69 n.1-3, p.56-67, December, 2007[doi>10.1016/j.scico.2007.01.014]
Y.-T. S. Li , S. Malik , A. Wolfe, Cache modeling for real-time software: beyond direct mapped instruction caches, Proceedings of the 17th IEEE Real-Time Systems Symposium, p.254, December 04-06, 1996
Yau-Tsun Steven Li , Sharad Malik, Performance analysis of embedded software using implicit path enumeration, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.456-461, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217570]
Yun Liang , Huping Ding , Tulika Mitra , Abhik Roychoudhury , Yan Li , Vivy Suhendra, Timing analysis of concurrent programs running on shared cache multi-cores, Real-Time Systems, v.48 n.6, p.638-680, November  2012[doi>10.1007/s11241-012-9160-2]
M. Lv. 2012. CATE: A simulator for Cache Analysis Technique Evaluation in WCET estimation. http://faculty.neu.edu.cn/ise/lvmingsong/cate/.
A. Malamy, R. Patel, and N. Hayes. 1994. Methods and apparatus for implementing a pseudo-LRU cache memory replacement scheme with a locking feature. United States Patent 5029072.
Frank Mueller, Static cache simulation and its applications, Florida State University, Tallahassee, FL, 1995
Frank Mueller, Timing Analysis for Instruction Caches, Real-Time Systems, v.18 n.2/3, p.217-247, May 2000[doi>10.1023/A:1008145215849]
Peter Puschner , Alan Burns, Guest Editorial: A Review of Worst-Case Execution-TimeAnalysis, Real-Time Systems, v.18 n.2/3, p.115-128, May 2000[doi>10.1023/A:1008119029962]
J. Reineke. 2008. Caches in WCET analysis - predictability, competitiveness, sensitivity. In Ph.D. thesis, Saarland University.
Jan Reineke , Daniel Grund, Relative competitive analysis of cache replacement policies, Proceedings of the 2008 ACM SIGPLAN-SIGBED conference on Languages, compilers, and tools for embedded systems, June 12-13, 2008, Tucson, AZ, USA[doi>10.1145/1375657.1375665]
Jan Reineke , Daniel Grund, Sensitivity of cache replacement policies, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.1s, March 2013[doi>10.1145/2435227.2435238]
Jan Reineke , Daniel Grund , Christoph Berg , Reinhard Wilhelm, Timing predictability of cache replacement policies, Real-Time Systems, v.37 n.2, p.99-122, November  2007[doi>10.1007/s11241-007-9032-3]
Rathijit Sen , Y. N. Srikant, WCET estimation for executables in the presence of data caches, Proceedings of the 7th ACM & IEEE international conference on Embedded software, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289927.1289960]
Tyler Sondag , Hridesh Rajan, A More Precise Abstract Domain for Multi-level Caches for Tighter WCET Analysis, Proceedings of the 2010 31st IEEE Real-Time Systems Symposium, p.395-404, November 30-December 03, 2010[doi>10.1109/RTSS.2010.8]
Jan Staschulat , Rolf Ernst, Scalable precision cache analysis for real-time software, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.25-es, September 2007[doi>10.1145/1274858.1274863]
Andrew S. Tanenbaum, Modern Operating Systems, Prentice Hall Press, Upper Saddle River, NJ, 2007
Henrik Theiling , Christian Ferdinand , Reinhard Wilhelm, Fast and Precise WCET Prediction by Separated Cache andPath Analyses, Real-Time Systems, v.18 n.2/3, p.157-179, May 2000[doi>10.1023/A:1008141130870]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Reinhard Wilhelm , Daniel Grund , Jan Reineke , Marc Schlickling , Markus Pister , Christian Ferdinand, Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.966-978, July 2009[doi>10.1109/TCAD.2009.2013287]
