ARM GAS  /tmp/ccsnVBtl.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_GPIO_Init
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_GPIO_Init:
  25              	.LFB327:
  26              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccsnVBtl.s 			page 2


  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c ****      PA2   ------> USART2_TX
  37:Core/Src/gpio.c ****      PA3   ------> USART2_RX
  38:Core/Src/gpio.c **** */
  39:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  40:Core/Src/gpio.c **** {
  27              		.loc 1 40 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 70B5     		push	{r4, r5, r6, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 48
  41:Core/Src/gpio.c **** 
  42:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 42 3 view .LVU1
  42              		.loc 1 42 20 is_stmt 0 view .LVU2
  43 0004 1422     		movs	r2, #20
  44 0006 0021     		movs	r1, #0
  45 0008 03A8     		add	r0, sp, #12
  46 000a FFF7FEFF 		bl	memset
  47              	.LVL0:
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 45 3 is_stmt 1 view .LVU3
  49              	.LBB2:
  50              		.loc 1 45 3 view .LVU4
  51              		.loc 1 45 3 view .LVU5
  52 000e 1B4B     		ldr	r3, .L2
  53 0010 596B     		ldr	r1, [r3, #52]
  54 0012 0422     		movs	r2, #4
  55 0014 1143     		orrs	r1, r2
  56 0016 5963     		str	r1, [r3, #52]
  57              		.loc 1 45 3 view .LVU6
  58 0018 596B     		ldr	r1, [r3, #52]
  59 001a 0A40     		ands	r2, r1
  60 001c 0092     		str	r2, [sp]
  61              		.loc 1 45 3 view .LVU7
  62 001e 009A     		ldr	r2, [sp]
  63              	.LBE2:
  64              		.loc 1 45 3 view .LVU8
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  65              		.loc 1 46 3 view .LVU9
  66              	.LBB3:
  67              		.loc 1 46 3 view .LVU10
  68              		.loc 1 46 3 view .LVU11
  69 0020 5A6B     		ldr	r2, [r3, #52]
ARM GAS  /tmp/ccsnVBtl.s 			page 3


  70 0022 0125     		movs	r5, #1
  71 0024 2A43     		orrs	r2, r5
  72 0026 5A63     		str	r2, [r3, #52]
  73              		.loc 1 46 3 view .LVU12
  74 0028 5A6B     		ldr	r2, [r3, #52]
  75 002a 2A40     		ands	r2, r5
  76 002c 0192     		str	r2, [sp, #4]
  77              		.loc 1 46 3 view .LVU13
  78 002e 019A     		ldr	r2, [sp, #4]
  79              	.LBE3:
  80              		.loc 1 46 3 view .LVU14
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  81              		.loc 1 47 3 view .LVU15
  82              	.LBB4:
  83              		.loc 1 47 3 view .LVU16
  84              		.loc 1 47 3 view .LVU17
  85 0030 5A6B     		ldr	r2, [r3, #52]
  86 0032 0224     		movs	r4, #2
  87 0034 2243     		orrs	r2, r4
  88 0036 5A63     		str	r2, [r3, #52]
  89              		.loc 1 47 3 view .LVU18
  90 0038 5B6B     		ldr	r3, [r3, #52]
  91 003a 2340     		ands	r3, r4
  92 003c 0293     		str	r3, [sp, #8]
  93              		.loc 1 47 3 view .LVU19
  94 003e 029B     		ldr	r3, [sp, #8]
  95              	.LBE4:
  96              		.loc 1 47 3 view .LVU20
  48:Core/Src/gpio.c **** 
  49:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  50:Core/Src/gpio.c ****   HAL_GPIO_WritePin(TRIG_PIN_GPIO_Port, TRIG_PIN_Pin, GPIO_PIN_RESET);
  97              		.loc 1 50 3 view .LVU21
  98 0040 0F4E     		ldr	r6, .L2+4
  99 0042 0022     		movs	r2, #0
 100 0044 1021     		movs	r1, #16
 101 0046 3000     		movs	r0, r6
 102 0048 FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL1:
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pins : PA2 PA3 */
  53:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 104              		.loc 1 53 3 view .LVU22
 105              		.loc 1 53 23 is_stmt 0 view .LVU23
 106 004c 0C23     		movs	r3, #12
 107 004e 0393     		str	r3, [sp, #12]
  54:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108              		.loc 1 54 3 is_stmt 1 view .LVU24
 109              		.loc 1 54 24 is_stmt 0 view .LVU25
 110 0050 0494     		str	r4, [sp, #16]
  55:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 111              		.loc 1 55 3 is_stmt 1 view .LVU26
 112              		.loc 1 55 24 is_stmt 0 view .LVU27
 113 0052 0024     		movs	r4, #0
 114 0054 0594     		str	r4, [sp, #20]
  56:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 115              		.loc 1 56 3 is_stmt 1 view .LVU28
 116              		.loc 1 56 25 is_stmt 0 view .LVU29
ARM GAS  /tmp/ccsnVBtl.s 			page 4


 117 0056 0694     		str	r4, [sp, #24]
  57:Core/Src/gpio.c ****   GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 118              		.loc 1 57 3 is_stmt 1 view .LVU30
 119              		.loc 1 57 29 is_stmt 0 view .LVU31
 120 0058 0795     		str	r5, [sp, #28]
  58:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121              		.loc 1 58 3 is_stmt 1 view .LVU32
 122 005a A020     		movs	r0, #160
 123 005c 03A9     		add	r1, sp, #12
 124 005e C005     		lsls	r0, r0, #23
 125 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 126              	.LVL2:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = TRIG_PIN_Pin;
 127              		.loc 1 61 3 view .LVU33
 128              		.loc 1 61 23 is_stmt 0 view .LVU34
 129 0064 1023     		movs	r3, #16
 130 0066 0393     		str	r3, [sp, #12]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 131              		.loc 1 62 3 is_stmt 1 view .LVU35
 132              		.loc 1 62 24 is_stmt 0 view .LVU36
 133 0068 0495     		str	r5, [sp, #16]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 63 3 is_stmt 1 view .LVU37
 135              		.loc 1 63 24 is_stmt 0 view .LVU38
 136 006a 0594     		str	r4, [sp, #20]
  64:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 64 3 is_stmt 1 view .LVU39
 138              		.loc 1 64 25 is_stmt 0 view .LVU40
 139 006c 0694     		str	r4, [sp, #24]
  65:Core/Src/gpio.c ****   HAL_GPIO_Init(TRIG_PIN_GPIO_Port, &GPIO_InitStruct);
 140              		.loc 1 65 3 is_stmt 1 view .LVU41
 141 006e 03A9     		add	r1, sp, #12
 142 0070 3000     		movs	r0, r6
 143 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL3:
  66:Core/Src/gpio.c **** 
  67:Core/Src/gpio.c **** }
 145              		.loc 1 67 1 is_stmt 0 view .LVU42
 146 0076 08B0     		add	sp, sp, #32
 147              		@ sp needed
 148 0078 70BD     		pop	{r4, r5, r6, pc}
 149              	.L3:
 150 007a C046     		.align	2
 151              	.L2:
 152 007c 00100240 		.word	1073876992
 153 0080 00040050 		.word	1342178304
 154              		.cfi_endproc
 155              	.LFE327:
 157              		.text
 158              	.Letext0:
 159              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 160              		.file 3 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 161              		.file 4 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 162              		.file 5 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_ll_dma.h"
 163              		.file 6 "<built-in>"
ARM GAS  /tmp/ccsnVBtl.s 			page 5


ARM GAS  /tmp/ccsnVBtl.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccsnVBtl.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccsnVBtl.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccsnVBtl.s:152    .text.MX_GPIO_Init:000000000000007c $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
