
current_sensor_test_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd10  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0810cfb0  0810cfb0  0001cfb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810d49c  0810d49c  0001d49c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810d4a4  0810d4a4  0001d4a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0810d4a8  0810d4a8  0001d4a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e4  10000000  0810d4ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000174  100001e4  0810d690  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  10000358  0810d690  00020358  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bbbb  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002b82  00000000  00000000  0003bdcf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001568  00000000  00000000  0003e958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001460  00000000  00000000  0003fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d97d  00000000  00000000  00041320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019de8  00000000  00000000  0007ec9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0019f115  00000000  00000000  00098a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00237b9a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000072b4  00000000  00000000  00237bec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	100001e4 	.word	0x100001e4
 81002bc:	00000000 	.word	0x00000000
 81002c0:	0810cf98 	.word	0x0810cf98

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	100001e8 	.word	0x100001e8
 81002dc:	0810cf98 	.word	0x0810cf98

081002e0 <strlen>:
 81002e0:	4603      	mov	r3, r0
 81002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 81002e6:	2a00      	cmp	r2, #0
 81002e8:	d1fb      	bne.n	81002e2 <strlen+0x2>
 81002ea:	1a18      	subs	r0, r3, r0
 81002ec:	3801      	subs	r0, #1
 81002ee:	4770      	bx	lr

081002f0 <memchr>:
 81002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002f4:	2a10      	cmp	r2, #16
 81002f6:	db2b      	blt.n	8100350 <memchr+0x60>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	d008      	beq.n	8100310 <memchr+0x20>
 81002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100302:	3a01      	subs	r2, #1
 8100304:	428b      	cmp	r3, r1
 8100306:	d02d      	beq.n	8100364 <memchr+0x74>
 8100308:	f010 0f07 	tst.w	r0, #7
 810030c:	b342      	cbz	r2, 8100360 <memchr+0x70>
 810030e:	d1f6      	bne.n	81002fe <memchr+0xe>
 8100310:	b4f0      	push	{r4, r5, r6, r7}
 8100312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810031a:	f022 0407 	bic.w	r4, r2, #7
 810031e:	f07f 0700 	mvns.w	r7, #0
 8100322:	2300      	movs	r3, #0
 8100324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100328:	3c08      	subs	r4, #8
 810032a:	ea85 0501 	eor.w	r5, r5, r1
 810032e:	ea86 0601 	eor.w	r6, r6, r1
 8100332:	fa85 f547 	uadd8	r5, r5, r7
 8100336:	faa3 f587 	sel	r5, r3, r7
 810033a:	fa86 f647 	uadd8	r6, r6, r7
 810033e:	faa5 f687 	sel	r6, r5, r7
 8100342:	b98e      	cbnz	r6, 8100368 <memchr+0x78>
 8100344:	d1ee      	bne.n	8100324 <memchr+0x34>
 8100346:	bcf0      	pop	{r4, r5, r6, r7}
 8100348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810034c:	f002 0207 	and.w	r2, r2, #7
 8100350:	b132      	cbz	r2, 8100360 <memchr+0x70>
 8100352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100356:	3a01      	subs	r2, #1
 8100358:	ea83 0301 	eor.w	r3, r3, r1
 810035c:	b113      	cbz	r3, 8100364 <memchr+0x74>
 810035e:	d1f8      	bne.n	8100352 <memchr+0x62>
 8100360:	2000      	movs	r0, #0
 8100362:	4770      	bx	lr
 8100364:	3801      	subs	r0, #1
 8100366:	4770      	bx	lr
 8100368:	2d00      	cmp	r5, #0
 810036a:	bf06      	itte	eq
 810036c:	4635      	moveq	r5, r6
 810036e:	3803      	subeq	r0, #3
 8100370:	3807      	subne	r0, #7
 8100372:	f015 0f01 	tst.w	r5, #1
 8100376:	d107      	bne.n	8100388 <memchr+0x98>
 8100378:	3001      	adds	r0, #1
 810037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810037e:	bf02      	ittt	eq
 8100380:	3001      	addeq	r0, #1
 8100382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100386:	3001      	addeq	r0, #1
 8100388:	bcf0      	pop	{r4, r5, r6, r7}
 810038a:	3801      	subs	r0, #1
 810038c:	4770      	bx	lr
 810038e:	bf00      	nop

08100390 <__aeabi_drsub>:
 8100390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8100394:	e002      	b.n	810039c <__adddf3>
 8100396:	bf00      	nop

08100398 <__aeabi_dsub>:
 8100398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0810039c <__adddf3>:
 810039c:	b530      	push	{r4, r5, lr}
 810039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 81003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 81003a6:	ea94 0f05 	teq	r4, r5
 81003aa:	bf08      	it	eq
 81003ac:	ea90 0f02 	teqeq	r0, r2
 81003b0:	bf1f      	itttt	ne
 81003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 81003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 81003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 81003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 81003c2:	f000 80e2 	beq.w	810058a <__adddf3+0x1ee>
 81003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 81003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 81003ce:	bfb8      	it	lt
 81003d0:	426d      	neglt	r5, r5
 81003d2:	dd0c      	ble.n	81003ee <__adddf3+0x52>
 81003d4:	442c      	add	r4, r5
 81003d6:	ea80 0202 	eor.w	r2, r0, r2
 81003da:	ea81 0303 	eor.w	r3, r1, r3
 81003de:	ea82 0000 	eor.w	r0, r2, r0
 81003e2:	ea83 0101 	eor.w	r1, r3, r1
 81003e6:	ea80 0202 	eor.w	r2, r0, r2
 81003ea:	ea81 0303 	eor.w	r3, r1, r3
 81003ee:	2d36      	cmp	r5, #54	; 0x36
 81003f0:	bf88      	it	hi
 81003f2:	bd30      	pophi	{r4, r5, pc}
 81003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 81003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 81003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8100400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8100404:	d002      	beq.n	810040c <__adddf3+0x70>
 8100406:	4240      	negs	r0, r0
 8100408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 810040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8100410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8100418:	d002      	beq.n	8100420 <__adddf3+0x84>
 810041a:	4252      	negs	r2, r2
 810041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8100420:	ea94 0f05 	teq	r4, r5
 8100424:	f000 80a7 	beq.w	8100576 <__adddf3+0x1da>
 8100428:	f1a4 0401 	sub.w	r4, r4, #1
 810042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8100430:	db0d      	blt.n	810044e <__adddf3+0xb2>
 8100432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8100436:	fa22 f205 	lsr.w	r2, r2, r5
 810043a:	1880      	adds	r0, r0, r2
 810043c:	f141 0100 	adc.w	r1, r1, #0
 8100440:	fa03 f20e 	lsl.w	r2, r3, lr
 8100444:	1880      	adds	r0, r0, r2
 8100446:	fa43 f305 	asr.w	r3, r3, r5
 810044a:	4159      	adcs	r1, r3
 810044c:	e00e      	b.n	810046c <__adddf3+0xd0>
 810044e:	f1a5 0520 	sub.w	r5, r5, #32
 8100452:	f10e 0e20 	add.w	lr, lr, #32
 8100456:	2a01      	cmp	r2, #1
 8100458:	fa03 fc0e 	lsl.w	ip, r3, lr
 810045c:	bf28      	it	cs
 810045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8100462:	fa43 f305 	asr.w	r3, r3, r5
 8100466:	18c0      	adds	r0, r0, r3
 8100468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 810046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100470:	d507      	bpl.n	8100482 <__adddf3+0xe6>
 8100472:	f04f 0e00 	mov.w	lr, #0
 8100476:	f1dc 0c00 	rsbs	ip, ip, #0
 810047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 810047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8100482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8100486:	d31b      	bcc.n	81004c0 <__adddf3+0x124>
 8100488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 810048c:	d30c      	bcc.n	81004a8 <__adddf3+0x10c>
 810048e:	0849      	lsrs	r1, r1, #1
 8100490:	ea5f 0030 	movs.w	r0, r0, rrx
 8100494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8100498:	f104 0401 	add.w	r4, r4, #1
 810049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 81004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 81004a4:	f080 809a 	bcs.w	81005dc <__adddf3+0x240>
 81004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 81004ac:	bf08      	it	eq
 81004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 81004b2:	f150 0000 	adcs.w	r0, r0, #0
 81004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81004ba:	ea41 0105 	orr.w	r1, r1, r5
 81004be:	bd30      	pop	{r4, r5, pc}
 81004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 81004c4:	4140      	adcs	r0, r0
 81004c6:	eb41 0101 	adc.w	r1, r1, r1
 81004ca:	3c01      	subs	r4, #1
 81004cc:	bf28      	it	cs
 81004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 81004d2:	d2e9      	bcs.n	81004a8 <__adddf3+0x10c>
 81004d4:	f091 0f00 	teq	r1, #0
 81004d8:	bf04      	itt	eq
 81004da:	4601      	moveq	r1, r0
 81004dc:	2000      	moveq	r0, #0
 81004de:	fab1 f381 	clz	r3, r1
 81004e2:	bf08      	it	eq
 81004e4:	3320      	addeq	r3, #32
 81004e6:	f1a3 030b 	sub.w	r3, r3, #11
 81004ea:	f1b3 0220 	subs.w	r2, r3, #32
 81004ee:	da0c      	bge.n	810050a <__adddf3+0x16e>
 81004f0:	320c      	adds	r2, #12
 81004f2:	dd08      	ble.n	8100506 <__adddf3+0x16a>
 81004f4:	f102 0c14 	add.w	ip, r2, #20
 81004f8:	f1c2 020c 	rsb	r2, r2, #12
 81004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8100500:	fa21 f102 	lsr.w	r1, r1, r2
 8100504:	e00c      	b.n	8100520 <__adddf3+0x184>
 8100506:	f102 0214 	add.w	r2, r2, #20
 810050a:	bfd8      	it	le
 810050c:	f1c2 0c20 	rsble	ip, r2, #32
 8100510:	fa01 f102 	lsl.w	r1, r1, r2
 8100514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8100518:	bfdc      	itt	le
 810051a:	ea41 010c 	orrle.w	r1, r1, ip
 810051e:	4090      	lslle	r0, r2
 8100520:	1ae4      	subs	r4, r4, r3
 8100522:	bfa2      	ittt	ge
 8100524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8100528:	4329      	orrge	r1, r5
 810052a:	bd30      	popge	{r4, r5, pc}
 810052c:	ea6f 0404 	mvn.w	r4, r4
 8100530:	3c1f      	subs	r4, #31
 8100532:	da1c      	bge.n	810056e <__adddf3+0x1d2>
 8100534:	340c      	adds	r4, #12
 8100536:	dc0e      	bgt.n	8100556 <__adddf3+0x1ba>
 8100538:	f104 0414 	add.w	r4, r4, #20
 810053c:	f1c4 0220 	rsb	r2, r4, #32
 8100540:	fa20 f004 	lsr.w	r0, r0, r4
 8100544:	fa01 f302 	lsl.w	r3, r1, r2
 8100548:	ea40 0003 	orr.w	r0, r0, r3
 810054c:	fa21 f304 	lsr.w	r3, r1, r4
 8100550:	ea45 0103 	orr.w	r1, r5, r3
 8100554:	bd30      	pop	{r4, r5, pc}
 8100556:	f1c4 040c 	rsb	r4, r4, #12
 810055a:	f1c4 0220 	rsb	r2, r4, #32
 810055e:	fa20 f002 	lsr.w	r0, r0, r2
 8100562:	fa01 f304 	lsl.w	r3, r1, r4
 8100566:	ea40 0003 	orr.w	r0, r0, r3
 810056a:	4629      	mov	r1, r5
 810056c:	bd30      	pop	{r4, r5, pc}
 810056e:	fa21 f004 	lsr.w	r0, r1, r4
 8100572:	4629      	mov	r1, r5
 8100574:	bd30      	pop	{r4, r5, pc}
 8100576:	f094 0f00 	teq	r4, #0
 810057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 810057e:	bf06      	itte	eq
 8100580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8100584:	3401      	addeq	r4, #1
 8100586:	3d01      	subne	r5, #1
 8100588:	e74e      	b.n	8100428 <__adddf3+0x8c>
 810058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 810058e:	bf18      	it	ne
 8100590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8100594:	d029      	beq.n	81005ea <__adddf3+0x24e>
 8100596:	ea94 0f05 	teq	r4, r5
 810059a:	bf08      	it	eq
 810059c:	ea90 0f02 	teqeq	r0, r2
 81005a0:	d005      	beq.n	81005ae <__adddf3+0x212>
 81005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 81005a6:	bf04      	itt	eq
 81005a8:	4619      	moveq	r1, r3
 81005aa:	4610      	moveq	r0, r2
 81005ac:	bd30      	pop	{r4, r5, pc}
 81005ae:	ea91 0f03 	teq	r1, r3
 81005b2:	bf1e      	ittt	ne
 81005b4:	2100      	movne	r1, #0
 81005b6:	2000      	movne	r0, #0
 81005b8:	bd30      	popne	{r4, r5, pc}
 81005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 81005be:	d105      	bne.n	81005cc <__adddf3+0x230>
 81005c0:	0040      	lsls	r0, r0, #1
 81005c2:	4149      	adcs	r1, r1
 81005c4:	bf28      	it	cs
 81005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 81005ca:	bd30      	pop	{r4, r5, pc}
 81005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 81005d0:	bf3c      	itt	cc
 81005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 81005d6:	bd30      	popcc	{r4, r5, pc}
 81005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 81005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 81005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 81005e4:	f04f 0000 	mov.w	r0, #0
 81005e8:	bd30      	pop	{r4, r5, pc}
 81005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 81005ee:	bf1a      	itte	ne
 81005f0:	4619      	movne	r1, r3
 81005f2:	4610      	movne	r0, r2
 81005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 81005f8:	bf1c      	itt	ne
 81005fa:	460b      	movne	r3, r1
 81005fc:	4602      	movne	r2, r0
 81005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100602:	bf06      	itte	eq
 8100604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8100608:	ea91 0f03 	teqeq	r1, r3
 810060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8100610:	bd30      	pop	{r4, r5, pc}
 8100612:	bf00      	nop

08100614 <__aeabi_ui2d>:
 8100614:	f090 0f00 	teq	r0, #0
 8100618:	bf04      	itt	eq
 810061a:	2100      	moveq	r1, #0
 810061c:	4770      	bxeq	lr
 810061e:	b530      	push	{r4, r5, lr}
 8100620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100628:	f04f 0500 	mov.w	r5, #0
 810062c:	f04f 0100 	mov.w	r1, #0
 8100630:	e750      	b.n	81004d4 <__adddf3+0x138>
 8100632:	bf00      	nop

08100634 <__aeabi_i2d>:
 8100634:	f090 0f00 	teq	r0, #0
 8100638:	bf04      	itt	eq
 810063a:	2100      	moveq	r1, #0
 810063c:	4770      	bxeq	lr
 810063e:	b530      	push	{r4, r5, lr}
 8100640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8100644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8100648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 810064c:	bf48      	it	mi
 810064e:	4240      	negmi	r0, r0
 8100650:	f04f 0100 	mov.w	r1, #0
 8100654:	e73e      	b.n	81004d4 <__adddf3+0x138>
 8100656:	bf00      	nop

08100658 <__aeabi_f2d>:
 8100658:	0042      	lsls	r2, r0, #1
 810065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 810065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8100662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8100666:	bf1f      	itttt	ne
 8100668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 810066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8100670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8100674:	4770      	bxne	lr
 8100676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 810067a:	bf08      	it	eq
 810067c:	4770      	bxeq	lr
 810067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8100682:	bf04      	itt	eq
 8100684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8100688:	4770      	bxeq	lr
 810068a:	b530      	push	{r4, r5, lr}
 810068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8100690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8100694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100698:	e71c      	b.n	81004d4 <__adddf3+0x138>
 810069a:	bf00      	nop

0810069c <__aeabi_ul2d>:
 810069c:	ea50 0201 	orrs.w	r2, r0, r1
 81006a0:	bf08      	it	eq
 81006a2:	4770      	bxeq	lr
 81006a4:	b530      	push	{r4, r5, lr}
 81006a6:	f04f 0500 	mov.w	r5, #0
 81006aa:	e00a      	b.n	81006c2 <__aeabi_l2d+0x16>

081006ac <__aeabi_l2d>:
 81006ac:	ea50 0201 	orrs.w	r2, r0, r1
 81006b0:	bf08      	it	eq
 81006b2:	4770      	bxeq	lr
 81006b4:	b530      	push	{r4, r5, lr}
 81006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 81006ba:	d502      	bpl.n	81006c2 <__aeabi_l2d+0x16>
 81006bc:	4240      	negs	r0, r0
 81006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 81006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 81006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 81006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 81006ce:	f43f aed8 	beq.w	8100482 <__adddf3+0xe6>
 81006d2:	f04f 0203 	mov.w	r2, #3
 81006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006da:	bf18      	it	ne
 81006dc:	3203      	addne	r2, #3
 81006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 81006e2:	bf18      	it	ne
 81006e4:	3203      	addne	r2, #3
 81006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 81006ea:	f1c2 0320 	rsb	r3, r2, #32
 81006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 81006f2:	fa20 f002 	lsr.w	r0, r0, r2
 81006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 81006fa:	ea40 000e 	orr.w	r0, r0, lr
 81006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8100702:	4414      	add	r4, r2
 8100704:	e6bd      	b.n	8100482 <__adddf3+0xe6>
 8100706:	bf00      	nop

08100708 <__aeabi_dmul>:
 8100708:	b570      	push	{r4, r5, r6, lr}
 810070a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 810070e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8100716:	bf1d      	ittte	ne
 8100718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 810071c:	ea94 0f0c 	teqne	r4, ip
 8100720:	ea95 0f0c 	teqne	r5, ip
 8100724:	f000 f8de 	bleq	81008e4 <__aeabi_dmul+0x1dc>
 8100728:	442c      	add	r4, r5
 810072a:	ea81 0603 	eor.w	r6, r1, r3
 810072e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8100732:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8100736:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 810073a:	bf18      	it	ne
 810073c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8100740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8100748:	d038      	beq.n	81007bc <__aeabi_dmul+0xb4>
 810074a:	fba0 ce02 	umull	ip, lr, r0, r2
 810074e:	f04f 0500 	mov.w	r5, #0
 8100752:	fbe1 e502 	umlal	lr, r5, r1, r2
 8100756:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 810075a:	fbe0 e503 	umlal	lr, r5, r0, r3
 810075e:	f04f 0600 	mov.w	r6, #0
 8100762:	fbe1 5603 	umlal	r5, r6, r1, r3
 8100766:	f09c 0f00 	teq	ip, #0
 810076a:	bf18      	it	ne
 810076c:	f04e 0e01 	orrne.w	lr, lr, #1
 8100770:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8100774:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8100778:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 810077c:	d204      	bcs.n	8100788 <__aeabi_dmul+0x80>
 810077e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8100782:	416d      	adcs	r5, r5
 8100784:	eb46 0606 	adc.w	r6, r6, r6
 8100788:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 810078c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8100790:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8100794:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8100798:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 810079c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 81007a0:	bf88      	it	hi
 81007a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 81007a6:	d81e      	bhi.n	81007e6 <__aeabi_dmul+0xde>
 81007a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 81007ac:	bf08      	it	eq
 81007ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 81007b2:	f150 0000 	adcs.w	r0, r0, #0
 81007b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 81007ba:	bd70      	pop	{r4, r5, r6, pc}
 81007bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 81007c0:	ea46 0101 	orr.w	r1, r6, r1
 81007c4:	ea40 0002 	orr.w	r0, r0, r2
 81007c8:	ea81 0103 	eor.w	r1, r1, r3
 81007cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 81007d0:	bfc2      	ittt	gt
 81007d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 81007d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 81007da:	bd70      	popgt	{r4, r5, r6, pc}
 81007dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 81007e0:	f04f 0e00 	mov.w	lr, #0
 81007e4:	3c01      	subs	r4, #1
 81007e6:	f300 80ab 	bgt.w	8100940 <__aeabi_dmul+0x238>
 81007ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 81007ee:	bfde      	ittt	le
 81007f0:	2000      	movle	r0, #0
 81007f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 81007f6:	bd70      	pople	{r4, r5, r6, pc}
 81007f8:	f1c4 0400 	rsb	r4, r4, #0
 81007fc:	3c20      	subs	r4, #32
 81007fe:	da35      	bge.n	810086c <__aeabi_dmul+0x164>
 8100800:	340c      	adds	r4, #12
 8100802:	dc1b      	bgt.n	810083c <__aeabi_dmul+0x134>
 8100804:	f104 0414 	add.w	r4, r4, #20
 8100808:	f1c4 0520 	rsb	r5, r4, #32
 810080c:	fa00 f305 	lsl.w	r3, r0, r5
 8100810:	fa20 f004 	lsr.w	r0, r0, r4
 8100814:	fa01 f205 	lsl.w	r2, r1, r5
 8100818:	ea40 0002 	orr.w	r0, r0, r2
 810081c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8100820:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8100824:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8100828:	fa21 f604 	lsr.w	r6, r1, r4
 810082c:	eb42 0106 	adc.w	r1, r2, r6
 8100830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100834:	bf08      	it	eq
 8100836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810083a:	bd70      	pop	{r4, r5, r6, pc}
 810083c:	f1c4 040c 	rsb	r4, r4, #12
 8100840:	f1c4 0520 	rsb	r5, r4, #32
 8100844:	fa00 f304 	lsl.w	r3, r0, r4
 8100848:	fa20 f005 	lsr.w	r0, r0, r5
 810084c:	fa01 f204 	lsl.w	r2, r1, r4
 8100850:	ea40 0002 	orr.w	r0, r0, r2
 8100854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100858:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 810085c:	f141 0100 	adc.w	r1, r1, #0
 8100860:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8100864:	bf08      	it	eq
 8100866:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 810086a:	bd70      	pop	{r4, r5, r6, pc}
 810086c:	f1c4 0520 	rsb	r5, r4, #32
 8100870:	fa00 f205 	lsl.w	r2, r0, r5
 8100874:	ea4e 0e02 	orr.w	lr, lr, r2
 8100878:	fa20 f304 	lsr.w	r3, r0, r4
 810087c:	fa01 f205 	lsl.w	r2, r1, r5
 8100880:	ea43 0302 	orr.w	r3, r3, r2
 8100884:	fa21 f004 	lsr.w	r0, r1, r4
 8100888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 810088c:	fa21 f204 	lsr.w	r2, r1, r4
 8100890:	ea20 0002 	bic.w	r0, r0, r2
 8100894:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8100898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 810089c:	bf08      	it	eq
 810089e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 81008a2:	bd70      	pop	{r4, r5, r6, pc}
 81008a4:	f094 0f00 	teq	r4, #0
 81008a8:	d10f      	bne.n	81008ca <__aeabi_dmul+0x1c2>
 81008aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 81008ae:	0040      	lsls	r0, r0, #1
 81008b0:	eb41 0101 	adc.w	r1, r1, r1
 81008b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 81008b8:	bf08      	it	eq
 81008ba:	3c01      	subeq	r4, #1
 81008bc:	d0f7      	beq.n	81008ae <__aeabi_dmul+0x1a6>
 81008be:	ea41 0106 	orr.w	r1, r1, r6
 81008c2:	f095 0f00 	teq	r5, #0
 81008c6:	bf18      	it	ne
 81008c8:	4770      	bxne	lr
 81008ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 81008ce:	0052      	lsls	r2, r2, #1
 81008d0:	eb43 0303 	adc.w	r3, r3, r3
 81008d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 81008d8:	bf08      	it	eq
 81008da:	3d01      	subeq	r5, #1
 81008dc:	d0f7      	beq.n	81008ce <__aeabi_dmul+0x1c6>
 81008de:	ea43 0306 	orr.w	r3, r3, r6
 81008e2:	4770      	bx	lr
 81008e4:	ea94 0f0c 	teq	r4, ip
 81008e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 81008ec:	bf18      	it	ne
 81008ee:	ea95 0f0c 	teqne	r5, ip
 81008f2:	d00c      	beq.n	810090e <__aeabi_dmul+0x206>
 81008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 81008f8:	bf18      	it	ne
 81008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 81008fe:	d1d1      	bne.n	81008a4 <__aeabi_dmul+0x19c>
 8100900:	ea81 0103 	eor.w	r1, r1, r3
 8100904:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100908:	f04f 0000 	mov.w	r0, #0
 810090c:	bd70      	pop	{r4, r5, r6, pc}
 810090e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100912:	bf06      	itte	eq
 8100914:	4610      	moveq	r0, r2
 8100916:	4619      	moveq	r1, r3
 8100918:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 810091c:	d019      	beq.n	8100952 <__aeabi_dmul+0x24a>
 810091e:	ea94 0f0c 	teq	r4, ip
 8100922:	d102      	bne.n	810092a <__aeabi_dmul+0x222>
 8100924:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8100928:	d113      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810092a:	ea95 0f0c 	teq	r5, ip
 810092e:	d105      	bne.n	810093c <__aeabi_dmul+0x234>
 8100930:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8100934:	bf1c      	itt	ne
 8100936:	4610      	movne	r0, r2
 8100938:	4619      	movne	r1, r3
 810093a:	d10a      	bne.n	8100952 <__aeabi_dmul+0x24a>
 810093c:	ea81 0103 	eor.w	r1, r1, r3
 8100940:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8100944:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100948:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810094c:	f04f 0000 	mov.w	r0, #0
 8100950:	bd70      	pop	{r4, r5, r6, pc}
 8100952:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8100956:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 810095a:	bd70      	pop	{r4, r5, r6, pc}

0810095c <__aeabi_ddiv>:
 810095c:	b570      	push	{r4, r5, r6, lr}
 810095e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8100962:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8100966:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 810096a:	bf1d      	ittte	ne
 810096c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8100970:	ea94 0f0c 	teqne	r4, ip
 8100974:	ea95 0f0c 	teqne	r5, ip
 8100978:	f000 f8a7 	bleq	8100aca <__aeabi_ddiv+0x16e>
 810097c:	eba4 0405 	sub.w	r4, r4, r5
 8100980:	ea81 0e03 	eor.w	lr, r1, r3
 8100984:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100988:	ea4f 3101 	mov.w	r1, r1, lsl #12
 810098c:	f000 8088 	beq.w	8100aa0 <__aeabi_ddiv+0x144>
 8100990:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8100994:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8100998:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 810099c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 81009a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 81009a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 81009a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 81009ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 81009b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 81009b4:	429d      	cmp	r5, r3
 81009b6:	bf08      	it	eq
 81009b8:	4296      	cmpeq	r6, r2
 81009ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 81009be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 81009c2:	d202      	bcs.n	81009ca <__aeabi_ddiv+0x6e>
 81009c4:	085b      	lsrs	r3, r3, #1
 81009c6:	ea4f 0232 	mov.w	r2, r2, rrx
 81009ca:	1ab6      	subs	r6, r6, r2
 81009cc:	eb65 0503 	sbc.w	r5, r5, r3
 81009d0:	085b      	lsrs	r3, r3, #1
 81009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 81009da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 81009de:	ebb6 0e02 	subs.w	lr, r6, r2
 81009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009e6:	bf22      	ittt	cs
 81009e8:	1ab6      	subcs	r6, r6, r2
 81009ea:	4675      	movcs	r5, lr
 81009ec:	ea40 000c 	orrcs.w	r0, r0, ip
 81009f0:	085b      	lsrs	r3, r3, #1
 81009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 81009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 81009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 81009fe:	bf22      	ittt	cs
 8100a00:	1ab6      	subcs	r6, r6, r2
 8100a02:	4675      	movcs	r5, lr
 8100a04:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8100a08:	085b      	lsrs	r3, r3, #1
 8100a0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a0e:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a12:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a16:	bf22      	ittt	cs
 8100a18:	1ab6      	subcs	r6, r6, r2
 8100a1a:	4675      	movcs	r5, lr
 8100a1c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8100a20:	085b      	lsrs	r3, r3, #1
 8100a22:	ea4f 0232 	mov.w	r2, r2, rrx
 8100a26:	ebb6 0e02 	subs.w	lr, r6, r2
 8100a2a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8100a2e:	bf22      	ittt	cs
 8100a30:	1ab6      	subcs	r6, r6, r2
 8100a32:	4675      	movcs	r5, lr
 8100a34:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8100a38:	ea55 0e06 	orrs.w	lr, r5, r6
 8100a3c:	d018      	beq.n	8100a70 <__aeabi_ddiv+0x114>
 8100a3e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8100a42:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8100a46:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8100a4a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8100a4e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8100a52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8100a56:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8100a5a:	d1c0      	bne.n	81009de <__aeabi_ddiv+0x82>
 8100a5c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a60:	d10b      	bne.n	8100a7a <__aeabi_ddiv+0x11e>
 8100a62:	ea41 0100 	orr.w	r1, r1, r0
 8100a66:	f04f 0000 	mov.w	r0, #0
 8100a6a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8100a6e:	e7b6      	b.n	81009de <__aeabi_ddiv+0x82>
 8100a70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8100a74:	bf04      	itt	eq
 8100a76:	4301      	orreq	r1, r0
 8100a78:	2000      	moveq	r0, #0
 8100a7a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8100a7e:	bf88      	it	hi
 8100a80:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8100a84:	f63f aeaf 	bhi.w	81007e6 <__aeabi_dmul+0xde>
 8100a88:	ebb5 0c03 	subs.w	ip, r5, r3
 8100a8c:	bf04      	itt	eq
 8100a8e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8100a92:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8100a96:	f150 0000 	adcs.w	r0, r0, #0
 8100a9a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8100a9e:	bd70      	pop	{r4, r5, r6, pc}
 8100aa0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8100aa4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8100aa8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8100aac:	bfc2      	ittt	gt
 8100aae:	ebd4 050c 	rsbsgt	r5, r4, ip
 8100ab2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8100ab6:	bd70      	popgt	{r4, r5, r6, pc}
 8100ab8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100abc:	f04f 0e00 	mov.w	lr, #0
 8100ac0:	3c01      	subs	r4, #1
 8100ac2:	e690      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100ac4:	ea45 0e06 	orr.w	lr, r5, r6
 8100ac8:	e68d      	b.n	81007e6 <__aeabi_dmul+0xde>
 8100aca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8100ace:	ea94 0f0c 	teq	r4, ip
 8100ad2:	bf08      	it	eq
 8100ad4:	ea95 0f0c 	teqeq	r5, ip
 8100ad8:	f43f af3b 	beq.w	8100952 <__aeabi_dmul+0x24a>
 8100adc:	ea94 0f0c 	teq	r4, ip
 8100ae0:	d10a      	bne.n	8100af8 <__aeabi_ddiv+0x19c>
 8100ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8100ae6:	f47f af34 	bne.w	8100952 <__aeabi_dmul+0x24a>
 8100aea:	ea95 0f0c 	teq	r5, ip
 8100aee:	f47f af25 	bne.w	810093c <__aeabi_dmul+0x234>
 8100af2:	4610      	mov	r0, r2
 8100af4:	4619      	mov	r1, r3
 8100af6:	e72c      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100af8:	ea95 0f0c 	teq	r5, ip
 8100afc:	d106      	bne.n	8100b0c <__aeabi_ddiv+0x1b0>
 8100afe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8100b02:	f43f aefd 	beq.w	8100900 <__aeabi_dmul+0x1f8>
 8100b06:	4610      	mov	r0, r2
 8100b08:	4619      	mov	r1, r3
 8100b0a:	e722      	b.n	8100952 <__aeabi_dmul+0x24a>
 8100b0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8100b10:	bf18      	it	ne
 8100b12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8100b16:	f47f aec5 	bne.w	81008a4 <__aeabi_dmul+0x19c>
 8100b1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8100b1e:	f47f af0d 	bne.w	810093c <__aeabi_dmul+0x234>
 8100b22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8100b26:	f47f aeeb 	bne.w	8100900 <__aeabi_dmul+0x1f8>
 8100b2a:	e712      	b.n	8100952 <__aeabi_dmul+0x24a>

08100b2c <__gedf2>:
 8100b2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8100b30:	e006      	b.n	8100b40 <__cmpdf2+0x4>
 8100b32:	bf00      	nop

08100b34 <__ledf2>:
 8100b34:	f04f 0c01 	mov.w	ip, #1
 8100b38:	e002      	b.n	8100b40 <__cmpdf2+0x4>
 8100b3a:	bf00      	nop

08100b3c <__cmpdf2>:
 8100b3c:	f04f 0c01 	mov.w	ip, #1
 8100b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8100b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100b50:	bf18      	it	ne
 8100b52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8100b56:	d01b      	beq.n	8100b90 <__cmpdf2+0x54>
 8100b58:	b001      	add	sp, #4
 8100b5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8100b5e:	bf0c      	ite	eq
 8100b60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8100b64:	ea91 0f03 	teqne	r1, r3
 8100b68:	bf02      	ittt	eq
 8100b6a:	ea90 0f02 	teqeq	r0, r2
 8100b6e:	2000      	moveq	r0, #0
 8100b70:	4770      	bxeq	lr
 8100b72:	f110 0f00 	cmn.w	r0, #0
 8100b76:	ea91 0f03 	teq	r1, r3
 8100b7a:	bf58      	it	pl
 8100b7c:	4299      	cmppl	r1, r3
 8100b7e:	bf08      	it	eq
 8100b80:	4290      	cmpeq	r0, r2
 8100b82:	bf2c      	ite	cs
 8100b84:	17d8      	asrcs	r0, r3, #31
 8100b86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8100b8a:	f040 0001 	orr.w	r0, r0, #1
 8100b8e:	4770      	bx	lr
 8100b90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100b94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100b98:	d102      	bne.n	8100ba0 <__cmpdf2+0x64>
 8100b9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100b9e:	d107      	bne.n	8100bb0 <__cmpdf2+0x74>
 8100ba0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100ba8:	d1d6      	bne.n	8100b58 <__cmpdf2+0x1c>
 8100baa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100bae:	d0d3      	beq.n	8100b58 <__cmpdf2+0x1c>
 8100bb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8100bb4:	4770      	bx	lr
 8100bb6:	bf00      	nop

08100bb8 <__aeabi_cdrcmple>:
 8100bb8:	4684      	mov	ip, r0
 8100bba:	4610      	mov	r0, r2
 8100bbc:	4662      	mov	r2, ip
 8100bbe:	468c      	mov	ip, r1
 8100bc0:	4619      	mov	r1, r3
 8100bc2:	4663      	mov	r3, ip
 8100bc4:	e000      	b.n	8100bc8 <__aeabi_cdcmpeq>
 8100bc6:	bf00      	nop

08100bc8 <__aeabi_cdcmpeq>:
 8100bc8:	b501      	push	{r0, lr}
 8100bca:	f7ff ffb7 	bl	8100b3c <__cmpdf2>
 8100bce:	2800      	cmp	r0, #0
 8100bd0:	bf48      	it	mi
 8100bd2:	f110 0f00 	cmnmi.w	r0, #0
 8100bd6:	bd01      	pop	{r0, pc}

08100bd8 <__aeabi_dcmpeq>:
 8100bd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bdc:	f7ff fff4 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100be0:	bf0c      	ite	eq
 8100be2:	2001      	moveq	r0, #1
 8100be4:	2000      	movne	r0, #0
 8100be6:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bea:	bf00      	nop

08100bec <__aeabi_dcmplt>:
 8100bec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100bf0:	f7ff ffea 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100bf4:	bf34      	ite	cc
 8100bf6:	2001      	movcc	r0, #1
 8100bf8:	2000      	movcs	r0, #0
 8100bfa:	f85d fb08 	ldr.w	pc, [sp], #8
 8100bfe:	bf00      	nop

08100c00 <__aeabi_dcmple>:
 8100c00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c04:	f7ff ffe0 	bl	8100bc8 <__aeabi_cdcmpeq>
 8100c08:	bf94      	ite	ls
 8100c0a:	2001      	movls	r0, #1
 8100c0c:	2000      	movhi	r0, #0
 8100c0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c12:	bf00      	nop

08100c14 <__aeabi_dcmpge>:
 8100c14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c18:	f7ff ffce 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c1c:	bf94      	ite	ls
 8100c1e:	2001      	movls	r0, #1
 8100c20:	2000      	movhi	r0, #0
 8100c22:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c26:	bf00      	nop

08100c28 <__aeabi_dcmpgt>:
 8100c28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8100c2c:	f7ff ffc4 	bl	8100bb8 <__aeabi_cdrcmple>
 8100c30:	bf34      	ite	cc
 8100c32:	2001      	movcc	r0, #1
 8100c34:	2000      	movcs	r0, #0
 8100c36:	f85d fb08 	ldr.w	pc, [sp], #8
 8100c3a:	bf00      	nop

08100c3c <__aeabi_dcmpun>:
 8100c3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8100c40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c44:	d102      	bne.n	8100c4c <__aeabi_dcmpun+0x10>
 8100c46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8100c4a:	d10a      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8100c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8100c54:	d102      	bne.n	8100c5c <__aeabi_dcmpun+0x20>
 8100c56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8100c5a:	d102      	bne.n	8100c62 <__aeabi_dcmpun+0x26>
 8100c5c:	f04f 0000 	mov.w	r0, #0
 8100c60:	4770      	bx	lr
 8100c62:	f04f 0001 	mov.w	r0, #1
 8100c66:	4770      	bx	lr

08100c68 <__aeabi_d2iz>:
 8100c68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100c6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100c70:	d215      	bcs.n	8100c9e <__aeabi_d2iz+0x36>
 8100c72:	d511      	bpl.n	8100c98 <__aeabi_d2iz+0x30>
 8100c74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100c78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100c7c:	d912      	bls.n	8100ca4 <__aeabi_d2iz+0x3c>
 8100c7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100c82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100c86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100c8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8100c8e:	fa23 f002 	lsr.w	r0, r3, r2
 8100c92:	bf18      	it	ne
 8100c94:	4240      	negne	r0, r0
 8100c96:	4770      	bx	lr
 8100c98:	f04f 0000 	mov.w	r0, #0
 8100c9c:	4770      	bx	lr
 8100c9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100ca2:	d105      	bne.n	8100cb0 <__aeabi_d2iz+0x48>
 8100ca4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8100ca8:	bf08      	it	eq
 8100caa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8100cae:	4770      	bx	lr
 8100cb0:	f04f 0000 	mov.w	r0, #0
 8100cb4:	4770      	bx	lr
 8100cb6:	bf00      	nop

08100cb8 <__aeabi_d2uiz>:
 8100cb8:	004a      	lsls	r2, r1, #1
 8100cba:	d211      	bcs.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8100cc0:	d211      	bcs.n	8100ce6 <__aeabi_d2uiz+0x2e>
 8100cc2:	d50d      	bpl.n	8100ce0 <__aeabi_d2uiz+0x28>
 8100cc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8100cc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8100ccc:	d40e      	bmi.n	8100cec <__aeabi_d2uiz+0x34>
 8100cce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100cd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8100cd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8100cda:	fa23 f002 	lsr.w	r0, r3, r2
 8100cde:	4770      	bx	lr
 8100ce0:	f04f 0000 	mov.w	r0, #0
 8100ce4:	4770      	bx	lr
 8100ce6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8100cea:	d102      	bne.n	8100cf2 <__aeabi_d2uiz+0x3a>
 8100cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8100cf0:	4770      	bx	lr
 8100cf2:	f04f 0000 	mov.w	r0, #0
 8100cf6:	4770      	bx	lr

08100cf8 <__aeabi_d2f>:
 8100cf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8100cfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8100d00:	bf24      	itt	cs
 8100d02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8100d06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8100d0a:	d90d      	bls.n	8100d28 <__aeabi_d2f+0x30>
 8100d0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8100d10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8100d14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8100d18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8100d1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8100d20:	bf08      	it	eq
 8100d22:	f020 0001 	biceq.w	r0, r0, #1
 8100d26:	4770      	bx	lr
 8100d28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8100d2c:	d121      	bne.n	8100d72 <__aeabi_d2f+0x7a>
 8100d2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8100d32:	bfbc      	itt	lt
 8100d34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8100d38:	4770      	bxlt	lr
 8100d3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8100d3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8100d42:	f1c2 0218 	rsb	r2, r2, #24
 8100d46:	f1c2 0c20 	rsb	ip, r2, #32
 8100d4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8100d4e:	fa20 f002 	lsr.w	r0, r0, r2
 8100d52:	bf18      	it	ne
 8100d54:	f040 0001 	orrne.w	r0, r0, #1
 8100d58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8100d5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8100d60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8100d64:	ea40 000c 	orr.w	r0, r0, ip
 8100d68:	fa23 f302 	lsr.w	r3, r3, r2
 8100d6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8100d70:	e7cc      	b.n	8100d0c <__aeabi_d2f+0x14>
 8100d72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8100d76:	d107      	bne.n	8100d88 <__aeabi_d2f+0x90>
 8100d78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8100d7c:	bf1e      	ittt	ne
 8100d7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8100d82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8100d86:	4770      	bxne	lr
 8100d88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8100d8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8100d90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8100d94:	4770      	bx	lr
 8100d96:	bf00      	nop

08100d98 <__aeabi_uldivmod>:
 8100d98:	b953      	cbnz	r3, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9a:	b94a      	cbnz	r2, 8100db0 <__aeabi_uldivmod+0x18>
 8100d9c:	2900      	cmp	r1, #0
 8100d9e:	bf08      	it	eq
 8100da0:	2800      	cmpeq	r0, #0
 8100da2:	bf1c      	itt	ne
 8100da4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8100da8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8100dac:	f000 b9aa 	b.w	8101104 <__aeabi_idiv0>
 8100db0:	f1ad 0c08 	sub.w	ip, sp, #8
 8100db4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8100db8:	f000 f83c 	bl	8100e34 <__udivmoddi4>
 8100dbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100dc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100dc4:	b004      	add	sp, #16
 8100dc6:	4770      	bx	lr

08100dc8 <__aeabi_d2lz>:
 8100dc8:	b538      	push	{r3, r4, r5, lr}
 8100dca:	2200      	movs	r2, #0
 8100dcc:	2300      	movs	r3, #0
 8100dce:	4604      	mov	r4, r0
 8100dd0:	460d      	mov	r5, r1
 8100dd2:	f7ff ff0b 	bl	8100bec <__aeabi_dcmplt>
 8100dd6:	b928      	cbnz	r0, 8100de4 <__aeabi_d2lz+0x1c>
 8100dd8:	4620      	mov	r0, r4
 8100dda:	4629      	mov	r1, r5
 8100ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8100de0:	f000 b80a 	b.w	8100df8 <__aeabi_d2ulz>
 8100de4:	4620      	mov	r0, r4
 8100de6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8100dea:	f000 f805 	bl	8100df8 <__aeabi_d2ulz>
 8100dee:	4240      	negs	r0, r0
 8100df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8100df4:	bd38      	pop	{r3, r4, r5, pc}
 8100df6:	bf00      	nop

08100df8 <__aeabi_d2ulz>:
 8100df8:	b5d0      	push	{r4, r6, r7, lr}
 8100dfa:	4b0c      	ldr	r3, [pc, #48]	; (8100e2c <__aeabi_d2ulz+0x34>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	4606      	mov	r6, r0
 8100e00:	460f      	mov	r7, r1
 8100e02:	f7ff fc81 	bl	8100708 <__aeabi_dmul>
 8100e06:	f7ff ff57 	bl	8100cb8 <__aeabi_d2uiz>
 8100e0a:	4604      	mov	r4, r0
 8100e0c:	f7ff fc02 	bl	8100614 <__aeabi_ui2d>
 8100e10:	4b07      	ldr	r3, [pc, #28]	; (8100e30 <__aeabi_d2ulz+0x38>)
 8100e12:	2200      	movs	r2, #0
 8100e14:	f7ff fc78 	bl	8100708 <__aeabi_dmul>
 8100e18:	4602      	mov	r2, r0
 8100e1a:	460b      	mov	r3, r1
 8100e1c:	4630      	mov	r0, r6
 8100e1e:	4639      	mov	r1, r7
 8100e20:	f7ff faba 	bl	8100398 <__aeabi_dsub>
 8100e24:	f7ff ff48 	bl	8100cb8 <__aeabi_d2uiz>
 8100e28:	4621      	mov	r1, r4
 8100e2a:	bdd0      	pop	{r4, r6, r7, pc}
 8100e2c:	3df00000 	.word	0x3df00000
 8100e30:	41f00000 	.word	0x41f00000

08100e34 <__udivmoddi4>:
 8100e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8100e38:	9d08      	ldr	r5, [sp, #32]
 8100e3a:	4604      	mov	r4, r0
 8100e3c:	468e      	mov	lr, r1
 8100e3e:	2b00      	cmp	r3, #0
 8100e40:	d14d      	bne.n	8100ede <__udivmoddi4+0xaa>
 8100e42:	428a      	cmp	r2, r1
 8100e44:	4694      	mov	ip, r2
 8100e46:	d969      	bls.n	8100f1c <__udivmoddi4+0xe8>
 8100e48:	fab2 f282 	clz	r2, r2
 8100e4c:	b152      	cbz	r2, 8100e64 <__udivmoddi4+0x30>
 8100e4e:	fa01 f302 	lsl.w	r3, r1, r2
 8100e52:	f1c2 0120 	rsb	r1, r2, #32
 8100e56:	fa20 f101 	lsr.w	r1, r0, r1
 8100e5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8100e5e:	ea41 0e03 	orr.w	lr, r1, r3
 8100e62:	4094      	lsls	r4, r2
 8100e64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8100e68:	0c21      	lsrs	r1, r4, #16
 8100e6a:	fbbe f6f8 	udiv	r6, lr, r8
 8100e6e:	fa1f f78c 	uxth.w	r7, ip
 8100e72:	fb08 e316 	mls	r3, r8, r6, lr
 8100e76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8100e7a:	fb06 f107 	mul.w	r1, r6, r7
 8100e7e:	4299      	cmp	r1, r3
 8100e80:	d90a      	bls.n	8100e98 <__udivmoddi4+0x64>
 8100e82:	eb1c 0303 	adds.w	r3, ip, r3
 8100e86:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8100e8a:	f080 811f 	bcs.w	81010cc <__udivmoddi4+0x298>
 8100e8e:	4299      	cmp	r1, r3
 8100e90:	f240 811c 	bls.w	81010cc <__udivmoddi4+0x298>
 8100e94:	3e02      	subs	r6, #2
 8100e96:	4463      	add	r3, ip
 8100e98:	1a5b      	subs	r3, r3, r1
 8100e9a:	b2a4      	uxth	r4, r4
 8100e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8100ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8100ea4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100ea8:	fb00 f707 	mul.w	r7, r0, r7
 8100eac:	42a7      	cmp	r7, r4
 8100eae:	d90a      	bls.n	8100ec6 <__udivmoddi4+0x92>
 8100eb0:	eb1c 0404 	adds.w	r4, ip, r4
 8100eb4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8100eb8:	f080 810a 	bcs.w	81010d0 <__udivmoddi4+0x29c>
 8100ebc:	42a7      	cmp	r7, r4
 8100ebe:	f240 8107 	bls.w	81010d0 <__udivmoddi4+0x29c>
 8100ec2:	4464      	add	r4, ip
 8100ec4:	3802      	subs	r0, #2
 8100ec6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100eca:	1be4      	subs	r4, r4, r7
 8100ecc:	2600      	movs	r6, #0
 8100ece:	b11d      	cbz	r5, 8100ed8 <__udivmoddi4+0xa4>
 8100ed0:	40d4      	lsrs	r4, r2
 8100ed2:	2300      	movs	r3, #0
 8100ed4:	e9c5 4300 	strd	r4, r3, [r5]
 8100ed8:	4631      	mov	r1, r6
 8100eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ede:	428b      	cmp	r3, r1
 8100ee0:	d909      	bls.n	8100ef6 <__udivmoddi4+0xc2>
 8100ee2:	2d00      	cmp	r5, #0
 8100ee4:	f000 80ef 	beq.w	81010c6 <__udivmoddi4+0x292>
 8100ee8:	2600      	movs	r6, #0
 8100eea:	e9c5 0100 	strd	r0, r1, [r5]
 8100eee:	4630      	mov	r0, r6
 8100ef0:	4631      	mov	r1, r6
 8100ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100ef6:	fab3 f683 	clz	r6, r3
 8100efa:	2e00      	cmp	r6, #0
 8100efc:	d14a      	bne.n	8100f94 <__udivmoddi4+0x160>
 8100efe:	428b      	cmp	r3, r1
 8100f00:	d302      	bcc.n	8100f08 <__udivmoddi4+0xd4>
 8100f02:	4282      	cmp	r2, r0
 8100f04:	f200 80f9 	bhi.w	81010fa <__udivmoddi4+0x2c6>
 8100f08:	1a84      	subs	r4, r0, r2
 8100f0a:	eb61 0303 	sbc.w	r3, r1, r3
 8100f0e:	2001      	movs	r0, #1
 8100f10:	469e      	mov	lr, r3
 8100f12:	2d00      	cmp	r5, #0
 8100f14:	d0e0      	beq.n	8100ed8 <__udivmoddi4+0xa4>
 8100f16:	e9c5 4e00 	strd	r4, lr, [r5]
 8100f1a:	e7dd      	b.n	8100ed8 <__udivmoddi4+0xa4>
 8100f1c:	b902      	cbnz	r2, 8100f20 <__udivmoddi4+0xec>
 8100f1e:	deff      	udf	#255	; 0xff
 8100f20:	fab2 f282 	clz	r2, r2
 8100f24:	2a00      	cmp	r2, #0
 8100f26:	f040 8092 	bne.w	810104e <__udivmoddi4+0x21a>
 8100f2a:	eba1 010c 	sub.w	r1, r1, ip
 8100f2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100f32:	fa1f fe8c 	uxth.w	lr, ip
 8100f36:	2601      	movs	r6, #1
 8100f38:	0c20      	lsrs	r0, r4, #16
 8100f3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8100f3e:	fb07 1113 	mls	r1, r7, r3, r1
 8100f42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100f46:	fb0e f003 	mul.w	r0, lr, r3
 8100f4a:	4288      	cmp	r0, r1
 8100f4c:	d908      	bls.n	8100f60 <__udivmoddi4+0x12c>
 8100f4e:	eb1c 0101 	adds.w	r1, ip, r1
 8100f52:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8100f56:	d202      	bcs.n	8100f5e <__udivmoddi4+0x12a>
 8100f58:	4288      	cmp	r0, r1
 8100f5a:	f200 80cb 	bhi.w	81010f4 <__udivmoddi4+0x2c0>
 8100f5e:	4643      	mov	r3, r8
 8100f60:	1a09      	subs	r1, r1, r0
 8100f62:	b2a4      	uxth	r4, r4
 8100f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8100f68:	fb07 1110 	mls	r1, r7, r0, r1
 8100f6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100f70:	fb0e fe00 	mul.w	lr, lr, r0
 8100f74:	45a6      	cmp	lr, r4
 8100f76:	d908      	bls.n	8100f8a <__udivmoddi4+0x156>
 8100f78:	eb1c 0404 	adds.w	r4, ip, r4
 8100f7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8100f80:	d202      	bcs.n	8100f88 <__udivmoddi4+0x154>
 8100f82:	45a6      	cmp	lr, r4
 8100f84:	f200 80bb 	bhi.w	81010fe <__udivmoddi4+0x2ca>
 8100f88:	4608      	mov	r0, r1
 8100f8a:	eba4 040e 	sub.w	r4, r4, lr
 8100f8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100f92:	e79c      	b.n	8100ece <__udivmoddi4+0x9a>
 8100f94:	f1c6 0720 	rsb	r7, r6, #32
 8100f98:	40b3      	lsls	r3, r6
 8100f9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8100f9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8100fa2:	fa20 f407 	lsr.w	r4, r0, r7
 8100fa6:	fa01 f306 	lsl.w	r3, r1, r6
 8100faa:	431c      	orrs	r4, r3
 8100fac:	40f9      	lsrs	r1, r7
 8100fae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100fb2:	fa00 f306 	lsl.w	r3, r0, r6
 8100fb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8100fba:	0c20      	lsrs	r0, r4, #16
 8100fbc:	fa1f fe8c 	uxth.w	lr, ip
 8100fc0:	fb09 1118 	mls	r1, r9, r8, r1
 8100fc4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100fc8:	fb08 f00e 	mul.w	r0, r8, lr
 8100fcc:	4288      	cmp	r0, r1
 8100fce:	fa02 f206 	lsl.w	r2, r2, r6
 8100fd2:	d90b      	bls.n	8100fec <__udivmoddi4+0x1b8>
 8100fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8100fd8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8100fdc:	f080 8088 	bcs.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe0:	4288      	cmp	r0, r1
 8100fe2:	f240 8085 	bls.w	81010f0 <__udivmoddi4+0x2bc>
 8100fe6:	f1a8 0802 	sub.w	r8, r8, #2
 8100fea:	4461      	add	r1, ip
 8100fec:	1a09      	subs	r1, r1, r0
 8100fee:	b2a4      	uxth	r4, r4
 8100ff0:	fbb1 f0f9 	udiv	r0, r1, r9
 8100ff4:	fb09 1110 	mls	r1, r9, r0, r1
 8100ff8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100ffc:	fb00 fe0e 	mul.w	lr, r0, lr
 8101000:	458e      	cmp	lr, r1
 8101002:	d908      	bls.n	8101016 <__udivmoddi4+0x1e2>
 8101004:	eb1c 0101 	adds.w	r1, ip, r1
 8101008:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 810100c:	d26c      	bcs.n	81010e8 <__udivmoddi4+0x2b4>
 810100e:	458e      	cmp	lr, r1
 8101010:	d96a      	bls.n	81010e8 <__udivmoddi4+0x2b4>
 8101012:	3802      	subs	r0, #2
 8101014:	4461      	add	r1, ip
 8101016:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 810101a:	fba0 9402 	umull	r9, r4, r0, r2
 810101e:	eba1 010e 	sub.w	r1, r1, lr
 8101022:	42a1      	cmp	r1, r4
 8101024:	46c8      	mov	r8, r9
 8101026:	46a6      	mov	lr, r4
 8101028:	d356      	bcc.n	81010d8 <__udivmoddi4+0x2a4>
 810102a:	d053      	beq.n	81010d4 <__udivmoddi4+0x2a0>
 810102c:	b15d      	cbz	r5, 8101046 <__udivmoddi4+0x212>
 810102e:	ebb3 0208 	subs.w	r2, r3, r8
 8101032:	eb61 010e 	sbc.w	r1, r1, lr
 8101036:	fa01 f707 	lsl.w	r7, r1, r7
 810103a:	fa22 f306 	lsr.w	r3, r2, r6
 810103e:	40f1      	lsrs	r1, r6
 8101040:	431f      	orrs	r7, r3
 8101042:	e9c5 7100 	strd	r7, r1, [r5]
 8101046:	2600      	movs	r6, #0
 8101048:	4631      	mov	r1, r6
 810104a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810104e:	f1c2 0320 	rsb	r3, r2, #32
 8101052:	40d8      	lsrs	r0, r3
 8101054:	fa0c fc02 	lsl.w	ip, ip, r2
 8101058:	fa21 f303 	lsr.w	r3, r1, r3
 810105c:	4091      	lsls	r1, r2
 810105e:	4301      	orrs	r1, r0
 8101060:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8101064:	fa1f fe8c 	uxth.w	lr, ip
 8101068:	fbb3 f0f7 	udiv	r0, r3, r7
 810106c:	fb07 3610 	mls	r6, r7, r0, r3
 8101070:	0c0b      	lsrs	r3, r1, #16
 8101072:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8101076:	fb00 f60e 	mul.w	r6, r0, lr
 810107a:	429e      	cmp	r6, r3
 810107c:	fa04 f402 	lsl.w	r4, r4, r2
 8101080:	d908      	bls.n	8101094 <__udivmoddi4+0x260>
 8101082:	eb1c 0303 	adds.w	r3, ip, r3
 8101086:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 810108a:	d22f      	bcs.n	81010ec <__udivmoddi4+0x2b8>
 810108c:	429e      	cmp	r6, r3
 810108e:	d92d      	bls.n	81010ec <__udivmoddi4+0x2b8>
 8101090:	3802      	subs	r0, #2
 8101092:	4463      	add	r3, ip
 8101094:	1b9b      	subs	r3, r3, r6
 8101096:	b289      	uxth	r1, r1
 8101098:	fbb3 f6f7 	udiv	r6, r3, r7
 810109c:	fb07 3316 	mls	r3, r7, r6, r3
 81010a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 81010a4:	fb06 f30e 	mul.w	r3, r6, lr
 81010a8:	428b      	cmp	r3, r1
 81010aa:	d908      	bls.n	81010be <__udivmoddi4+0x28a>
 81010ac:	eb1c 0101 	adds.w	r1, ip, r1
 81010b0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 81010b4:	d216      	bcs.n	81010e4 <__udivmoddi4+0x2b0>
 81010b6:	428b      	cmp	r3, r1
 81010b8:	d914      	bls.n	81010e4 <__udivmoddi4+0x2b0>
 81010ba:	3e02      	subs	r6, #2
 81010bc:	4461      	add	r1, ip
 81010be:	1ac9      	subs	r1, r1, r3
 81010c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 81010c4:	e738      	b.n	8100f38 <__udivmoddi4+0x104>
 81010c6:	462e      	mov	r6, r5
 81010c8:	4628      	mov	r0, r5
 81010ca:	e705      	b.n	8100ed8 <__udivmoddi4+0xa4>
 81010cc:	4606      	mov	r6, r0
 81010ce:	e6e3      	b.n	8100e98 <__udivmoddi4+0x64>
 81010d0:	4618      	mov	r0, r3
 81010d2:	e6f8      	b.n	8100ec6 <__udivmoddi4+0x92>
 81010d4:	454b      	cmp	r3, r9
 81010d6:	d2a9      	bcs.n	810102c <__udivmoddi4+0x1f8>
 81010d8:	ebb9 0802 	subs.w	r8, r9, r2
 81010dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 81010e0:	3801      	subs	r0, #1
 81010e2:	e7a3      	b.n	810102c <__udivmoddi4+0x1f8>
 81010e4:	4646      	mov	r6, r8
 81010e6:	e7ea      	b.n	81010be <__udivmoddi4+0x28a>
 81010e8:	4620      	mov	r0, r4
 81010ea:	e794      	b.n	8101016 <__udivmoddi4+0x1e2>
 81010ec:	4640      	mov	r0, r8
 81010ee:	e7d1      	b.n	8101094 <__udivmoddi4+0x260>
 81010f0:	46d0      	mov	r8, sl
 81010f2:	e77b      	b.n	8100fec <__udivmoddi4+0x1b8>
 81010f4:	3b02      	subs	r3, #2
 81010f6:	4461      	add	r1, ip
 81010f8:	e732      	b.n	8100f60 <__udivmoddi4+0x12c>
 81010fa:	4630      	mov	r0, r6
 81010fc:	e709      	b.n	8100f12 <__udivmoddi4+0xde>
 81010fe:	4464      	add	r4, ip
 8101100:	3802      	subs	r0, #2
 8101102:	e742      	b.n	8100f8a <__udivmoddi4+0x156>

08101104 <__aeabi_idiv0>:
 8101104:	4770      	bx	lr
 8101106:	bf00      	nop

08101108 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101108:	b480      	push	{r7}
 810110a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 810110c:	4b09      	ldr	r3, [pc, #36]	; (8101134 <SystemInit+0x2c>)
 810110e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101112:	4a08      	ldr	r2, [pc, #32]	; (8101134 <SystemInit+0x2c>)
 8101114:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101118:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 810111c:	4b05      	ldr	r3, [pc, #20]	; (8101134 <SystemInit+0x2c>)
 810111e:	691b      	ldr	r3, [r3, #16]
 8101120:	4a04      	ldr	r2, [pc, #16]	; (8101134 <SystemInit+0x2c>)
 8101122:	f043 0310 	orr.w	r3, r3, #16
 8101126:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101128:	bf00      	nop
 810112a:	46bd      	mov	sp, r7
 810112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101130:	4770      	bx	lr
 8101132:	bf00      	nop
 8101134:	e000ed00 	.word	0xe000ed00

08101138 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8101138:	b580      	push	{r7, lr}
 810113a:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 810113e:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8101140:	4b8f      	ldr	r3, [pc, #572]	; (8101380 <main+0x248>)
 8101142:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101146:	4a8e      	ldr	r2, [pc, #568]	; (8101380 <main+0x248>)
 8101148:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 810114c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101150:	4b8b      	ldr	r3, [pc, #556]	; (8101380 <main+0x248>)
 8101152:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101156:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 810115a:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 810115e:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 8101162:	601a      	str	r2, [r3, #0]
 8101164:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 8101168:	f2a3 433c 	subw	r3, r3, #1084	; 0x43c
 810116c:	681b      	ldr	r3, [r3, #0]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810116e:	2001      	movs	r0, #1
 8101170:	f002 fc44 	bl	81039fc <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8101174:	f002 fcce 	bl	8103b14 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8101178:	2201      	movs	r2, #1
 810117a:	2102      	movs	r1, #2
 810117c:	2000      	movs	r0, #0
 810117e:	f002 fc4f 	bl	8103a20 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8101182:	4b80      	ldr	r3, [pc, #512]	; (8101384 <main+0x24c>)
 8101184:	681b      	ldr	r3, [r3, #0]
 8101186:	091b      	lsrs	r3, r3, #4
 8101188:	f003 030f 	and.w	r3, r3, #15
 810118c:	2b07      	cmp	r3, #7
 810118e:	d108      	bne.n	81011a2 <main+0x6a>
 8101190:	4b7d      	ldr	r3, [pc, #500]	; (8101388 <main+0x250>)
 8101192:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8101196:	4a7c      	ldr	r2, [pc, #496]	; (8101388 <main+0x250>)
 8101198:	f043 0301 	orr.w	r3, r3, #1
 810119c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 81011a0:	e007      	b.n	81011b2 <main+0x7a>
 81011a2:	4b79      	ldr	r3, [pc, #484]	; (8101388 <main+0x250>)
 81011a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 81011a8:	4a77      	ldr	r2, [pc, #476]	; (8101388 <main+0x250>)
 81011aa:	f043 0301 	orr.w	r3, r3, #1
 81011ae:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81011b2:	f000 fd41 	bl	8101c38 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81011b6:	f000 fa6b 	bl	8101690 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 81011ba:	f000 fa1d 	bl	81015f8 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 81011be:	f000 f8f3 	bl	81013a8 <MX_ADC1_Init>
  MX_TIM1_Init();
 81011c2:	f000 f96d 	bl	81014a0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  int timeout = 100;
 81011c6:	2364      	movs	r3, #100	; 0x64
 81011c8:	f8c7 3438 	str.w	r3, [r7, #1080]	; 0x438
  int x = 0;
 81011cc:	2300      	movs	r3, #0
 81011ce:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
  double somma = 0;
 81011d2:	f04f 0200 	mov.w	r2, #0
 81011d6:	f04f 0300 	mov.w	r3, #0
 81011da:	f507 6185 	add.w	r1, r7, #1064	; 0x428
 81011de:	e9c1 2300 	strd	r2, r3, [r1]
  uint32_t vSomma;
  double vSommaMedia;
  double current;
  uint32_t CountValue;
  HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 81011e2:	2100      	movs	r1, #0
 81011e4:	4869      	ldr	r0, [pc, #420]	; (810138c <main+0x254>)
 81011e6:	f005 f8bf 	bl	8106368 <HAL_TIM_PWM_Start>
  TIM1->CCR1 = 900;
 81011ea:	4b69      	ldr	r3, [pc, #420]	; (8101390 <main+0x258>)
 81011ec:	f44f 7261 	mov.w	r2, #900	; 0x384
 81011f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	somma = 0;
 81011f2:	f04f 0200 	mov.w	r2, #0
 81011f6:	f04f 0300 	mov.w	r3, #0
 81011fa:	f507 6185 	add.w	r1, r7, #1064	; 0x428
 81011fe:	e9c1 2300 	strd	r2, r3, [r1]
	x = 0;
 8101202:	2300      	movs	r3, #0
 8101204:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
	somma += vMed[0];
	vSomma = somma / DIMVET;
	vSommaMedia = vSomma * 3.3 /(4096-1);
*/

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8101208:	2201      	movs	r2, #1
 810120a:	2120      	movs	r1, #32
 810120c:	4861      	ldr	r0, [pc, #388]	; (8101394 <main+0x25c>)
 810120e:	f002 fbdb 	bl	81039c8 <HAL_GPIO_WritePin>
	HAL_ADC_Start(&hadc1);
 8101212:	4861      	ldr	r0, [pc, #388]	; (8101398 <main+0x260>)
 8101214:	f001 f978 	bl	8102508 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1,timeout);
 8101218:	f8d7 3438 	ldr.w	r3, [r7, #1080]	; 0x438
 810121c:	4619      	mov	r1, r3
 810121e:	485e      	ldr	r0, [pc, #376]	; (8101398 <main+0x260>)
 8101220:	f001 fa3c 	bl	810269c <HAL_ADC_PollForConversion>
	CountValue = HAL_ADC_GetValue(&hadc1);
 8101224:	485c      	ldr	r0, [pc, #368]	; (8101398 <main+0x260>)
 8101226:	f001 fb2d 	bl	8102884 <HAL_ADC_GetValue>
 810122a:	f8c7 0424 	str.w	r0, [r7, #1060]	; 0x424
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 810122e:	2200      	movs	r2, #0
 8101230:	2120      	movs	r1, #32
 8101232:	4858      	ldr	r0, [pc, #352]	; (8101394 <main+0x25c>)
 8101234:	f002 fbc8 	bl	81039c8 <HAL_GPIO_WritePin>


	if (bMedia > CountValue){
 8101238:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 810123c:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 8101240:	429a      	cmp	r2, r3
 8101242:	d227      	bcs.n	8101294 <main+0x15c>
		delta = ((double)(bMedia - CountValue)) / FILTER;
 8101244:	f8b7 243e 	ldrh.w	r2, [r7, #1086]	; 0x43e
 8101248:	f8d7 3424 	ldr.w	r3, [r7, #1060]	; 0x424
 810124c:	1ad3      	subs	r3, r2, r3
 810124e:	4618      	mov	r0, r3
 8101250:	f7ff f9e0 	bl	8100614 <__aeabi_ui2d>
 8101254:	f04f 0200 	mov.w	r2, #0
 8101258:	4b50      	ldr	r3, [pc, #320]	; (810139c <main+0x264>)
 810125a:	f7ff fb7f 	bl	810095c <__aeabi_ddiv>
 810125e:	4602      	mov	r2, r0
 8101260:	460b      	mov	r3, r1
 8101262:	f507 6183 	add.w	r1, r7, #1048	; 0x418
 8101266:	e9c1 2300 	strd	r2, r3, [r1]
		bMedia -= delta;
 810126a:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 810126e:	4618      	mov	r0, r3
 8101270:	f7ff f9e0 	bl	8100634 <__aeabi_i2d>
 8101274:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 8101278:	e9d3 2300 	ldrd	r2, r3, [r3]
 810127c:	f7ff f88c 	bl	8100398 <__aeabi_dsub>
 8101280:	4602      	mov	r2, r0
 8101282:	460b      	mov	r3, r1
 8101284:	4610      	mov	r0, r2
 8101286:	4619      	mov	r1, r3
 8101288:	f7ff fd16 	bl	8100cb8 <__aeabi_d2uiz>
 810128c:	4603      	mov	r3, r0
 810128e:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
 8101292:	e02c      	b.n	81012ee <main+0x1b6>
	}else if (bMedia < CountValue){
 8101294:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 8101298:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 810129c:	429a      	cmp	r2, r3
 810129e:	d926      	bls.n	81012ee <main+0x1b6>
		delta = ((double)(CountValue - bMedia )) / FILTER;
 81012a0:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 81012a4:	f8d7 2424 	ldr.w	r2, [r7, #1060]	; 0x424
 81012a8:	1ad3      	subs	r3, r2, r3
 81012aa:	4618      	mov	r0, r3
 81012ac:	f7ff f9b2 	bl	8100614 <__aeabi_ui2d>
 81012b0:	f04f 0200 	mov.w	r2, #0
 81012b4:	4b39      	ldr	r3, [pc, #228]	; (810139c <main+0x264>)
 81012b6:	f7ff fb51 	bl	810095c <__aeabi_ddiv>
 81012ba:	4602      	mov	r2, r0
 81012bc:	460b      	mov	r3, r1
 81012be:	f507 6183 	add.w	r1, r7, #1048	; 0x418
 81012c2:	e9c1 2300 	strd	r2, r3, [r1]
		bMedia += delta;
 81012c6:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 81012ca:	4618      	mov	r0, r3
 81012cc:	f7ff f9b2 	bl	8100634 <__aeabi_i2d>
 81012d0:	f507 6383 	add.w	r3, r7, #1048	; 0x418
 81012d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81012d8:	f7ff f860 	bl	810039c <__adddf3>
 81012dc:	4602      	mov	r2, r0
 81012de:	460b      	mov	r3, r1
 81012e0:	4610      	mov	r0, r2
 81012e2:	4619      	mov	r1, r3
 81012e4:	f7ff fce8 	bl	8100cb8 <__aeabi_d2uiz>
 81012e8:	4603      	mov	r3, r0
 81012ea:	f8a7 343e 	strh.w	r3, [r7, #1086]	; 0x43e
	}

	vSommaMedia = bMedia * 3.3 /(4096-1);
 81012ee:	f8b7 343e 	ldrh.w	r3, [r7, #1086]	; 0x43e
 81012f2:	4618      	mov	r0, r3
 81012f4:	f7ff f99e 	bl	8100634 <__aeabi_i2d>
 81012f8:	a31b      	add	r3, pc, #108	; (adr r3, 8101368 <main+0x230>)
 81012fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 81012fe:	f7ff fa03 	bl	8100708 <__aeabi_dmul>
 8101302:	4602      	mov	r2, r0
 8101304:	460b      	mov	r3, r1
 8101306:	4610      	mov	r0, r2
 8101308:	4619      	mov	r1, r3
 810130a:	a319      	add	r3, pc, #100	; (adr r3, 8101370 <main+0x238>)
 810130c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101310:	f7ff fb24 	bl	810095c <__aeabi_ddiv>
 8101314:	4602      	mov	r2, r0
 8101316:	460b      	mov	r3, r1
 8101318:	f507 6182 	add.w	r1, r7, #1040	; 0x410
 810131c:	e9c1 2300 	strd	r2, r3, [r1]
	current = (vSommaMedia - 2.5) / 0.4;
 8101320:	f04f 0200 	mov.w	r2, #0
 8101324:	4b1e      	ldr	r3, [pc, #120]	; (81013a0 <main+0x268>)
 8101326:	f507 6182 	add.w	r1, r7, #1040	; 0x410
 810132a:	e9d1 0100 	ldrd	r0, r1, [r1]
 810132e:	f7ff f833 	bl	8100398 <__aeabi_dsub>
 8101332:	4602      	mov	r2, r0
 8101334:	460b      	mov	r3, r1
 8101336:	4610      	mov	r0, r2
 8101338:	4619      	mov	r1, r3
 810133a:	a30f      	add	r3, pc, #60	; (adr r3, 8101378 <main+0x240>)
 810133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101340:	f7ff fb0c 	bl	810095c <__aeabi_ddiv>
 8101344:	4602      	mov	r2, r0
 8101346:	460b      	mov	r3, r1
 8101348:	f507 6181 	add.w	r1, r7, #1032	; 0x408
 810134c:	e9c1 2300 	strd	r2, r3, [r1]
	//printf("V --> %f\r\n",Volt);
	//printf("Media Volt %f\r\n",somma / buffer);
	//printf("Ampere %f\r\n",(2.5-(somma / buffer)) / 0.4);
	//printf("%f,%f\n",vSommaMedia, (vSommaMedia - 2.5) / 0.4);	// for serial plotter view
	//printf("%f\n",vSommaMedia);
	printf("%f\n",current);
 8101350:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8101354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8101358:	4812      	ldr	r0, [pc, #72]	; (81013a4 <main+0x26c>)
 810135a:	f008 f80f 	bl	810937c <iprintf>
	//printf("V2 --> %f\r\n",Volt2);
	//printf("A --> %f\r\n",amp);



	HAL_Delay(10);
 810135e:	200a      	movs	r0, #10
 8101360:	f000 fd1e 	bl	8101da0 <HAL_Delay>
	somma = 0;
 8101364:	e745      	b.n	81011f2 <main+0xba>
 8101366:	bf00      	nop
 8101368:	66666666 	.word	0x66666666
 810136c:	400a6666 	.word	0x400a6666
 8101370:	00000000 	.word	0x00000000
 8101374:	40affe00 	.word	0x40affe00
 8101378:	9999999a 	.word	0x9999999a
 810137c:	3fd99999 	.word	0x3fd99999
 8101380:	58024400 	.word	0x58024400
 8101384:	e000ed00 	.word	0xe000ed00
 8101388:	58026400 	.word	0x58026400
 810138c:	10000264 	.word	0x10000264
 8101390:	40010000 	.word	0x40010000
 8101394:	58020000 	.word	0x58020000
 8101398:	10000200 	.word	0x10000200
 810139c:	40200000 	.word	0x40200000
 81013a0:	40040000 	.word	0x40040000
 81013a4:	0810cfb0 	.word	0x0810cfb0

081013a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 81013a8:	b580      	push	{r7, lr}
 81013aa:	b08a      	sub	sp, #40	; 0x28
 81013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 81013ae:	f107 031c 	add.w	r3, r7, #28
 81013b2:	2200      	movs	r2, #0
 81013b4:	601a      	str	r2, [r3, #0]
 81013b6:	605a      	str	r2, [r3, #4]
 81013b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 81013ba:	463b      	mov	r3, r7
 81013bc:	2200      	movs	r2, #0
 81013be:	601a      	str	r2, [r3, #0]
 81013c0:	605a      	str	r2, [r3, #4]
 81013c2:	609a      	str	r2, [r3, #8]
 81013c4:	60da      	str	r2, [r3, #12]
 81013c6:	611a      	str	r2, [r3, #16]
 81013c8:	615a      	str	r2, [r3, #20]
 81013ca:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 81013cc:	4b31      	ldr	r3, [pc, #196]	; (8101494 <MX_ADC1_Init+0xec>)
 81013ce:	4a32      	ldr	r2, [pc, #200]	; (8101498 <MX_ADC1_Init+0xf0>)
 81013d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 81013d2:	4b30      	ldr	r3, [pc, #192]	; (8101494 <MX_ADC1_Init+0xec>)
 81013d4:	2200      	movs	r2, #0
 81013d6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 81013d8:	4b2e      	ldr	r3, [pc, #184]	; (8101494 <MX_ADC1_Init+0xec>)
 81013da:	2208      	movs	r2, #8
 81013dc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 81013de:	4b2d      	ldr	r3, [pc, #180]	; (8101494 <MX_ADC1_Init+0xec>)
 81013e0:	2200      	movs	r2, #0
 81013e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 81013e4:	4b2b      	ldr	r3, [pc, #172]	; (8101494 <MX_ADC1_Init+0xec>)
 81013e6:	2204      	movs	r2, #4
 81013e8:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 81013ea:	4b2a      	ldr	r3, [pc, #168]	; (8101494 <MX_ADC1_Init+0xec>)
 81013ec:	2200      	movs	r2, #0
 81013ee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 81013f0:	4b28      	ldr	r3, [pc, #160]	; (8101494 <MX_ADC1_Init+0xec>)
 81013f2:	2200      	movs	r2, #0
 81013f4:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 81013f6:	4b27      	ldr	r3, [pc, #156]	; (8101494 <MX_ADC1_Init+0xec>)
 81013f8:	2201      	movs	r2, #1
 81013fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 81013fc:	4b25      	ldr	r3, [pc, #148]	; (8101494 <MX_ADC1_Init+0xec>)
 81013fe:	2201      	movs	r2, #1
 8101400:	771a      	strb	r2, [r3, #28]
  hadc1.Init.NbrOfDiscConversion = 1;
 8101402:	4b24      	ldr	r3, [pc, #144]	; (8101494 <MX_ADC1_Init+0xec>)
 8101404:	2201      	movs	r2, #1
 8101406:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8101408:	4b22      	ldr	r3, [pc, #136]	; (8101494 <MX_ADC1_Init+0xec>)
 810140a:	2200      	movs	r2, #0
 810140c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 810140e:	4b21      	ldr	r3, [pc, #132]	; (8101494 <MX_ADC1_Init+0xec>)
 8101410:	2200      	movs	r2, #0
 8101412:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8101414:	4b1f      	ldr	r3, [pc, #124]	; (8101494 <MX_ADC1_Init+0xec>)
 8101416:	2200      	movs	r2, #0
 8101418:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 810141a:	4b1e      	ldr	r3, [pc, #120]	; (8101494 <MX_ADC1_Init+0xec>)
 810141c:	2200      	movs	r2, #0
 810141e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8101420:	4b1c      	ldr	r3, [pc, #112]	; (8101494 <MX_ADC1_Init+0xec>)
 8101422:	2200      	movs	r2, #0
 8101424:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8101426:	4b1b      	ldr	r3, [pc, #108]	; (8101494 <MX_ADC1_Init+0xec>)
 8101428:	2200      	movs	r2, #0
 810142a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 810142e:	4819      	ldr	r0, [pc, #100]	; (8101494 <MX_ADC1_Init+0xec>)
 8101430:	f000 fec8 	bl	81021c4 <HAL_ADC_Init>
 8101434:	4603      	mov	r3, r0
 8101436:	2b00      	cmp	r3, #0
 8101438:	d001      	beq.n	810143e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 810143a:	f000 f98f 	bl	810175c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 810143e:	2300      	movs	r3, #0
 8101440:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8101442:	f107 031c 	add.w	r3, r7, #28
 8101446:	4619      	mov	r1, r3
 8101448:	4812      	ldr	r0, [pc, #72]	; (8101494 <MX_ADC1_Init+0xec>)
 810144a:	f001 ff33 	bl	81032b4 <HAL_ADCEx_MultiModeConfigChannel>
 810144e:	4603      	mov	r3, r0
 8101450:	2b00      	cmp	r3, #0
 8101452:	d001      	beq.n	8101458 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8101454:	f000 f982 	bl	810175c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8101458:	4b10      	ldr	r3, [pc, #64]	; (810149c <MX_ADC1_Init+0xf4>)
 810145a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 810145c:	2306      	movs	r3, #6
 810145e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8101460:	2300      	movs	r3, #0
 8101462:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8101464:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8101468:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 810146a:	2304      	movs	r3, #4
 810146c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 810146e:	2300      	movs	r3, #0
 8101470:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8101472:	2300      	movs	r3, #0
 8101474:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8101476:	463b      	mov	r3, r7
 8101478:	4619      	mov	r1, r3
 810147a:	4806      	ldr	r0, [pc, #24]	; (8101494 <MX_ADC1_Init+0xec>)
 810147c:	f001 fa10 	bl	81028a0 <HAL_ADC_ConfigChannel>
 8101480:	4603      	mov	r3, r0
 8101482:	2b00      	cmp	r3, #0
 8101484:	d001      	beq.n	810148a <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8101486:	f000 f969 	bl	810175c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 810148a:	bf00      	nop
 810148c:	3728      	adds	r7, #40	; 0x28
 810148e:	46bd      	mov	sp, r7
 8101490:	bd80      	pop	{r7, pc}
 8101492:	bf00      	nop
 8101494:	10000200 	.word	0x10000200
 8101498:	40022000 	.word	0x40022000
 810149c:	3ef08000 	.word	0x3ef08000

081014a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 81014a0:	b580      	push	{r7, lr}
 81014a2:	b09a      	sub	sp, #104	; 0x68
 81014a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 81014a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 81014aa:	2200      	movs	r2, #0
 81014ac:	601a      	str	r2, [r3, #0]
 81014ae:	605a      	str	r2, [r3, #4]
 81014b0:	609a      	str	r2, [r3, #8]
 81014b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 81014b4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 81014b8:	2200      	movs	r2, #0
 81014ba:	601a      	str	r2, [r3, #0]
 81014bc:	605a      	str	r2, [r3, #4]
 81014be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 81014c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 81014c4:	2200      	movs	r2, #0
 81014c6:	601a      	str	r2, [r3, #0]
 81014c8:	605a      	str	r2, [r3, #4]
 81014ca:	609a      	str	r2, [r3, #8]
 81014cc:	60da      	str	r2, [r3, #12]
 81014ce:	611a      	str	r2, [r3, #16]
 81014d0:	615a      	str	r2, [r3, #20]
 81014d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 81014d4:	1d3b      	adds	r3, r7, #4
 81014d6:	222c      	movs	r2, #44	; 0x2c
 81014d8:	2100      	movs	r1, #0
 81014da:	4618      	mov	r0, r3
 81014dc:	f007 f8cc 	bl	8108678 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 81014e0:	4b43      	ldr	r3, [pc, #268]	; (81015f0 <MX_TIM1_Init+0x150>)
 81014e2:	4a44      	ldr	r2, [pc, #272]	; (81015f4 <MX_TIM1_Init+0x154>)
 81014e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240-1;
 81014e6:	4b42      	ldr	r3, [pc, #264]	; (81015f0 <MX_TIM1_Init+0x150>)
 81014e8:	22ef      	movs	r2, #239	; 0xef
 81014ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 81014ec:	4b40      	ldr	r3, [pc, #256]	; (81015f0 <MX_TIM1_Init+0x150>)
 81014ee:	2200      	movs	r2, #0
 81014f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 81014f2:	4b3f      	ldr	r3, [pc, #252]	; (81015f0 <MX_TIM1_Init+0x150>)
 81014f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 81014f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81014fa:	4b3d      	ldr	r3, [pc, #244]	; (81015f0 <MX_TIM1_Init+0x150>)
 81014fc:	2200      	movs	r2, #0
 81014fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8101500:	4b3b      	ldr	r3, [pc, #236]	; (81015f0 <MX_TIM1_Init+0x150>)
 8101502:	2200      	movs	r2, #0
 8101504:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8101506:	4b3a      	ldr	r3, [pc, #232]	; (81015f0 <MX_TIM1_Init+0x150>)
 8101508:	2200      	movs	r2, #0
 810150a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 810150c:	4838      	ldr	r0, [pc, #224]	; (81015f0 <MX_TIM1_Init+0x150>)
 810150e:	f004 fe73 	bl	81061f8 <HAL_TIM_Base_Init>
 8101512:	4603      	mov	r3, r0
 8101514:	2b00      	cmp	r3, #0
 8101516:	d001      	beq.n	810151c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8101518:	f000 f920 	bl	810175c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 810151c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8101520:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8101522:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8101526:	4619      	mov	r1, r3
 8101528:	4831      	ldr	r0, [pc, #196]	; (81015f0 <MX_TIM1_Init+0x150>)
 810152a:	f005 f93f 	bl	81067ac <HAL_TIM_ConfigClockSource>
 810152e:	4603      	mov	r3, r0
 8101530:	2b00      	cmp	r3, #0
 8101532:	d001      	beq.n	8101538 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8101534:	f000 f912 	bl	810175c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8101538:	482d      	ldr	r0, [pc, #180]	; (81015f0 <MX_TIM1_Init+0x150>)
 810153a:	f004 feb4 	bl	81062a6 <HAL_TIM_PWM_Init>
 810153e:	4603      	mov	r3, r0
 8101540:	2b00      	cmp	r3, #0
 8101542:	d001      	beq.n	8101548 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8101544:	f000 f90a 	bl	810175c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8101548:	2300      	movs	r3, #0
 810154a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 810154c:	2300      	movs	r3, #0
 810154e:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8101550:	2300      	movs	r3, #0
 8101552:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8101554:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8101558:	4619      	mov	r1, r3
 810155a:	4825      	ldr	r0, [pc, #148]	; (81015f0 <MX_TIM1_Init+0x150>)
 810155c:	f005 fe50 	bl	8107200 <HAL_TIMEx_MasterConfigSynchronization>
 8101560:	4603      	mov	r3, r0
 8101562:	2b00      	cmp	r3, #0
 8101564:	d001      	beq.n	810156a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8101566:	f000 f8f9 	bl	810175c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 810156a:	2360      	movs	r3, #96	; 0x60
 810156c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 25;
 810156e:	2319      	movs	r3, #25
 8101570:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8101572:	2300      	movs	r3, #0
 8101574:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8101576:	2300      	movs	r3, #0
 8101578:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 810157a:	2300      	movs	r3, #0
 810157c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 810157e:	2300      	movs	r3, #0
 8101580:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8101582:	2300      	movs	r3, #0
 8101584:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8101586:	f107 0330 	add.w	r3, r7, #48	; 0x30
 810158a:	2200      	movs	r2, #0
 810158c:	4619      	mov	r1, r3
 810158e:	4818      	ldr	r0, [pc, #96]	; (81015f0 <MX_TIM1_Init+0x150>)
 8101590:	f004 fff8 	bl	8106584 <HAL_TIM_PWM_ConfigChannel>
 8101594:	4603      	mov	r3, r0
 8101596:	2b00      	cmp	r3, #0
 8101598:	d001      	beq.n	810159e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 810159a:	f000 f8df 	bl	810175c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 810159e:	2300      	movs	r3, #0
 81015a0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 81015a2:	2300      	movs	r3, #0
 81015a4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 81015a6:	2300      	movs	r3, #0
 81015a8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 81015aa:	2300      	movs	r3, #0
 81015ac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 81015ae:	2300      	movs	r3, #0
 81015b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 81015b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81015b6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 81015b8:	2300      	movs	r3, #0
 81015ba:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 81015bc:	2300      	movs	r3, #0
 81015be:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 81015c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 81015c4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 81015c6:	2300      	movs	r3, #0
 81015c8:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 81015ca:	2300      	movs	r3, #0
 81015cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 81015ce:	1d3b      	adds	r3, r7, #4
 81015d0:	4619      	mov	r1, r3
 81015d2:	4807      	ldr	r0, [pc, #28]	; (81015f0 <MX_TIM1_Init+0x150>)
 81015d4:	f005 fea2 	bl	810731c <HAL_TIMEx_ConfigBreakDeadTime>
 81015d8:	4603      	mov	r3, r0
 81015da:	2b00      	cmp	r3, #0
 81015dc:	d001      	beq.n	81015e2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 81015de:	f000 f8bd 	bl	810175c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 81015e2:	4803      	ldr	r0, [pc, #12]	; (81015f0 <MX_TIM1_Init+0x150>)
 81015e4:	f000 f96c 	bl	81018c0 <HAL_TIM_MspPostInit>

}
 81015e8:	bf00      	nop
 81015ea:	3768      	adds	r7, #104	; 0x68
 81015ec:	46bd      	mov	sp, r7
 81015ee:	bd80      	pop	{r7, pc}
 81015f0:	10000264 	.word	0x10000264
 81015f4:	40010000 	.word	0x40010000

081015f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 81015f8:	b580      	push	{r7, lr}
 81015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 81015fc:	4b22      	ldr	r3, [pc, #136]	; (8101688 <MX_USART3_UART_Init+0x90>)
 81015fe:	4a23      	ldr	r2, [pc, #140]	; (810168c <MX_USART3_UART_Init+0x94>)
 8101600:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8101602:	4b21      	ldr	r3, [pc, #132]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101604:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8101608:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810160a:	4b1f      	ldr	r3, [pc, #124]	; (8101688 <MX_USART3_UART_Init+0x90>)
 810160c:	2200      	movs	r2, #0
 810160e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8101610:	4b1d      	ldr	r3, [pc, #116]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101612:	2200      	movs	r2, #0
 8101614:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8101616:	4b1c      	ldr	r3, [pc, #112]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101618:	2200      	movs	r2, #0
 810161a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810161c:	4b1a      	ldr	r3, [pc, #104]	; (8101688 <MX_USART3_UART_Init+0x90>)
 810161e:	220c      	movs	r2, #12
 8101620:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8101622:	4b19      	ldr	r3, [pc, #100]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101624:	2200      	movs	r2, #0
 8101626:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8101628:	4b17      	ldr	r3, [pc, #92]	; (8101688 <MX_USART3_UART_Init+0x90>)
 810162a:	2200      	movs	r2, #0
 810162c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810162e:	4b16      	ldr	r3, [pc, #88]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101630:	2200      	movs	r2, #0
 8101632:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101634:	4b14      	ldr	r3, [pc, #80]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101636:	2200      	movs	r2, #0
 8101638:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810163a:	4b13      	ldr	r3, [pc, #76]	; (8101688 <MX_USART3_UART_Init+0x90>)
 810163c:	2200      	movs	r2, #0
 810163e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8101640:	4811      	ldr	r0, [pc, #68]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101642:	f005 fee9 	bl	8107418 <HAL_UART_Init>
 8101646:	4603      	mov	r3, r0
 8101648:	2b00      	cmp	r3, #0
 810164a:	d001      	beq.n	8101650 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810164c:	f000 f886 	bl	810175c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101650:	2100      	movs	r1, #0
 8101652:	480d      	ldr	r0, [pc, #52]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101654:	f006 ff1c 	bl	8108490 <HAL_UARTEx_SetTxFifoThreshold>
 8101658:	4603      	mov	r3, r0
 810165a:	2b00      	cmp	r3, #0
 810165c:	d001      	beq.n	8101662 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 810165e:	f000 f87d 	bl	810175c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101662:	2100      	movs	r1, #0
 8101664:	4808      	ldr	r0, [pc, #32]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101666:	f006 ff51 	bl	810850c <HAL_UARTEx_SetRxFifoThreshold>
 810166a:	4603      	mov	r3, r0
 810166c:	2b00      	cmp	r3, #0
 810166e:	d001      	beq.n	8101674 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8101670:	f000 f874 	bl	810175c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8101674:	4804      	ldr	r0, [pc, #16]	; (8101688 <MX_USART3_UART_Init+0x90>)
 8101676:	f006 fed2 	bl	810841e <HAL_UARTEx_DisableFifoMode>
 810167a:	4603      	mov	r3, r0
 810167c:	2b00      	cmp	r3, #0
 810167e:	d001      	beq.n	8101684 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8101680:	f000 f86c 	bl	810175c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8101684:	bf00      	nop
 8101686:	bd80      	pop	{r7, pc}
 8101688:	100002b0 	.word	0x100002b0
 810168c:	40004800 	.word	0x40004800

08101690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101690:	b580      	push	{r7, lr}
 8101692:	b088      	sub	sp, #32
 8101694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101696:	f107 030c 	add.w	r3, r7, #12
 810169a:	2200      	movs	r2, #0
 810169c:	601a      	str	r2, [r3, #0]
 810169e:	605a      	str	r2, [r3, #4]
 81016a0:	609a      	str	r2, [r3, #8]
 81016a2:	60da      	str	r2, [r3, #12]
 81016a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81016a6:	4b22      	ldr	r3, [pc, #136]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016ac:	4a20      	ldr	r2, [pc, #128]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016ae:	f043 0301 	orr.w	r3, r3, #1
 81016b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016b6:	4b1e      	ldr	r3, [pc, #120]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016bc:	f003 0301 	and.w	r3, r3, #1
 81016c0:	60bb      	str	r3, [r7, #8]
 81016c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 81016c4:	4b1a      	ldr	r3, [pc, #104]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016ca:	4a19      	ldr	r2, [pc, #100]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016cc:	f043 0310 	orr.w	r3, r3, #16
 81016d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016d4:	4b16      	ldr	r3, [pc, #88]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016da:	f003 0310 	and.w	r3, r3, #16
 81016de:	607b      	str	r3, [r7, #4]
 81016e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81016e2:	4b13      	ldr	r3, [pc, #76]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016e8:	4a11      	ldr	r2, [pc, #68]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016ea:	f043 0308 	orr.w	r3, r3, #8
 81016ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81016f2:	4b0f      	ldr	r3, [pc, #60]	; (8101730 <MX_GPIO_Init+0xa0>)
 81016f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81016f8:	f003 0308 	and.w	r3, r3, #8
 81016fc:	603b      	str	r3, [r7, #0]
 81016fe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8101700:	2200      	movs	r2, #0
 8101702:	2120      	movs	r1, #32
 8101704:	480b      	ldr	r0, [pc, #44]	; (8101734 <MX_GPIO_Init+0xa4>)
 8101706:	f002 f95f 	bl	81039c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 810170a:	2320      	movs	r3, #32
 810170c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 810170e:	2301      	movs	r3, #1
 8101710:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101712:	2300      	movs	r3, #0
 8101714:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101716:	2300      	movs	r3, #0
 8101718:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810171a:	f107 030c 	add.w	r3, r7, #12
 810171e:	4619      	mov	r1, r3
 8101720:	4804      	ldr	r0, [pc, #16]	; (8101734 <MX_GPIO_Init+0xa4>)
 8101722:	f001 ffa1 	bl	8103668 <HAL_GPIO_Init>

}
 8101726:	bf00      	nop
 8101728:	3720      	adds	r7, #32
 810172a:	46bd      	mov	sp, r7
 810172c:	bd80      	pop	{r7, pc}
 810172e:	bf00      	nop
 8101730:	58024400 	.word	0x58024400
 8101734:	58020000 	.word	0x58020000

08101738 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch){
 8101738:	b580      	push	{r7, lr}
 810173a:	b082      	sub	sp, #8
 810173c:	af00      	add	r7, sp, #0
 810173e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) &ch, 1, 0xFFFF);
 8101740:	1d39      	adds	r1, r7, #4
 8101742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8101746:	2201      	movs	r2, #1
 8101748:	4803      	ldr	r0, [pc, #12]	; (8101758 <__io_putchar+0x20>)
 810174a:	f005 feb5 	bl	81074b8 <HAL_UART_Transmit>
	return ch;
 810174e:	687b      	ldr	r3, [r7, #4]
}
 8101750:	4618      	mov	r0, r3
 8101752:	3708      	adds	r7, #8
 8101754:	46bd      	mov	sp, r7
 8101756:	bd80      	pop	{r7, pc}
 8101758:	100002b0 	.word	0x100002b0

0810175c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 810175c:	b480      	push	{r7}
 810175e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101760:	b672      	cpsid	i
}
 8101762:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101764:	e7fe      	b.n	8101764 <Error_Handler+0x8>
	...

08101768 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8101768:	b480      	push	{r7}
 810176a:	b083      	sub	sp, #12
 810176c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 810176e:	4b0a      	ldr	r3, [pc, #40]	; (8101798 <HAL_MspInit+0x30>)
 8101770:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101774:	4a08      	ldr	r2, [pc, #32]	; (8101798 <HAL_MspInit+0x30>)
 8101776:	f043 0302 	orr.w	r3, r3, #2
 810177a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 810177e:	4b06      	ldr	r3, [pc, #24]	; (8101798 <HAL_MspInit+0x30>)
 8101780:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101784:	f003 0302 	and.w	r3, r3, #2
 8101788:	607b      	str	r3, [r7, #4]
 810178a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 810178c:	bf00      	nop
 810178e:	370c      	adds	r7, #12
 8101790:	46bd      	mov	sp, r7
 8101792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101796:	4770      	bx	lr
 8101798:	58024400 	.word	0x58024400

0810179c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 810179c:	b580      	push	{r7, lr}
 810179e:	b0b8      	sub	sp, #224	; 0xe0
 81017a0:	af00      	add	r7, sp, #0
 81017a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81017a4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81017a8:	2200      	movs	r2, #0
 81017aa:	601a      	str	r2, [r3, #0]
 81017ac:	605a      	str	r2, [r3, #4]
 81017ae:	609a      	str	r2, [r3, #8]
 81017b0:	60da      	str	r2, [r3, #12]
 81017b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81017b4:	f107 0310 	add.w	r3, r7, #16
 81017b8:	22bc      	movs	r2, #188	; 0xbc
 81017ba:	2100      	movs	r1, #0
 81017bc:	4618      	mov	r0, r3
 81017be:	f006 ff5b 	bl	8108678 <memset>
  if(hadc->Instance==ADC1)
 81017c2:	687b      	ldr	r3, [r7, #4]
 81017c4:	681b      	ldr	r3, [r3, #0]
 81017c6:	4a2a      	ldr	r2, [pc, #168]	; (8101870 <HAL_ADC_MspInit+0xd4>)
 81017c8:	4293      	cmp	r3, r2
 81017ca:	d14d      	bne.n	8101868 <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81017cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 81017d0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 81017d2:	2301      	movs	r3, #1
 81017d4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2N = 18;
 81017d6:	2312      	movs	r3, #18
 81017d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2P = 1;
 81017da:	2301      	movs	r3, #1
 81017dc:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81017de:	2302      	movs	r3, #2
 81017e0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81017e2:	2302      	movs	r3, #2
 81017e4:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81017e6:	23c0      	movs	r3, #192	; 0xc0
 81017e8:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81017ea:	2320      	movs	r3, #32
 81017ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2FRACN = 6144;
 81017ee:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 81017f2:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81017f4:	2300      	movs	r3, #0
 81017f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81017fa:	f107 0310 	add.w	r3, r7, #16
 81017fe:	4618      	mov	r0, r3
 8101800:	f002 fb6e 	bl	8103ee0 <HAL_RCCEx_PeriphCLKConfig>
 8101804:	4603      	mov	r3, r0
 8101806:	2b00      	cmp	r3, #0
 8101808:	d001      	beq.n	810180e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 810180a:	f7ff ffa7 	bl	810175c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 810180e:	4b19      	ldr	r3, [pc, #100]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 8101810:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101814:	4a17      	ldr	r2, [pc, #92]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 8101816:	f043 0320 	orr.w	r3, r3, #32
 810181a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 810181e:	4b15      	ldr	r3, [pc, #84]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 8101820:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101824:	f003 0320 	and.w	r3, r3, #32
 8101828:	60fb      	str	r3, [r7, #12]
 810182a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 810182c:	4b11      	ldr	r3, [pc, #68]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 810182e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101832:	4a10      	ldr	r2, [pc, #64]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 8101834:	f043 0301 	orr.w	r3, r3, #1
 8101838:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810183c:	4b0d      	ldr	r3, [pc, #52]	; (8101874 <HAL_ADC_MspInit+0xd8>)
 810183e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101842:	f003 0301 	and.w	r3, r3, #1
 8101846:	60bb      	str	r3, [r7, #8]
 8101848:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 810184a:	2308      	movs	r3, #8
 810184c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101850:	2303      	movs	r3, #3
 8101852:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101856:	2300      	movs	r3, #0
 8101858:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810185c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101860:	4619      	mov	r1, r3
 8101862:	4805      	ldr	r0, [pc, #20]	; (8101878 <HAL_ADC_MspInit+0xdc>)
 8101864:	f001 ff00 	bl	8103668 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8101868:	bf00      	nop
 810186a:	37e0      	adds	r7, #224	; 0xe0
 810186c:	46bd      	mov	sp, r7
 810186e:	bd80      	pop	{r7, pc}
 8101870:	40022000 	.word	0x40022000
 8101874:	58024400 	.word	0x58024400
 8101878:	58020000 	.word	0x58020000

0810187c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 810187c:	b480      	push	{r7}
 810187e:	b085      	sub	sp, #20
 8101880:	af00      	add	r7, sp, #0
 8101882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8101884:	687b      	ldr	r3, [r7, #4]
 8101886:	681b      	ldr	r3, [r3, #0]
 8101888:	4a0b      	ldr	r2, [pc, #44]	; (81018b8 <HAL_TIM_Base_MspInit+0x3c>)
 810188a:	4293      	cmp	r3, r2
 810188c:	d10e      	bne.n	81018ac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 810188e:	4b0b      	ldr	r3, [pc, #44]	; (81018bc <HAL_TIM_Base_MspInit+0x40>)
 8101890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8101894:	4a09      	ldr	r2, [pc, #36]	; (81018bc <HAL_TIM_Base_MspInit+0x40>)
 8101896:	f043 0301 	orr.w	r3, r3, #1
 810189a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 810189e:	4b07      	ldr	r3, [pc, #28]	; (81018bc <HAL_TIM_Base_MspInit+0x40>)
 81018a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81018a4:	f003 0301 	and.w	r3, r3, #1
 81018a8:	60fb      	str	r3, [r7, #12]
 81018aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 81018ac:	bf00      	nop
 81018ae:	3714      	adds	r7, #20
 81018b0:	46bd      	mov	sp, r7
 81018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018b6:	4770      	bx	lr
 81018b8:	40010000 	.word	0x40010000
 81018bc:	58024400 	.word	0x58024400

081018c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 81018c0:	b580      	push	{r7, lr}
 81018c2:	b088      	sub	sp, #32
 81018c4:	af00      	add	r7, sp, #0
 81018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81018c8:	f107 030c 	add.w	r3, r7, #12
 81018cc:	2200      	movs	r2, #0
 81018ce:	601a      	str	r2, [r3, #0]
 81018d0:	605a      	str	r2, [r3, #4]
 81018d2:	609a      	str	r2, [r3, #8]
 81018d4:	60da      	str	r2, [r3, #12]
 81018d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 81018d8:	687b      	ldr	r3, [r7, #4]
 81018da:	681b      	ldr	r3, [r3, #0]
 81018dc:	4a13      	ldr	r2, [pc, #76]	; (810192c <HAL_TIM_MspPostInit+0x6c>)
 81018de:	4293      	cmp	r3, r2
 81018e0:	d11f      	bne.n	8101922 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 81018e2:	4b13      	ldr	r3, [pc, #76]	; (8101930 <HAL_TIM_MspPostInit+0x70>)
 81018e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018e8:	4a11      	ldr	r2, [pc, #68]	; (8101930 <HAL_TIM_MspPostInit+0x70>)
 81018ea:	f043 0310 	orr.w	r3, r3, #16
 81018ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81018f2:	4b0f      	ldr	r3, [pc, #60]	; (8101930 <HAL_TIM_MspPostInit+0x70>)
 81018f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81018f8:	f003 0310 	and.w	r3, r3, #16
 81018fc:	60bb      	str	r3, [r7, #8]
 81018fe:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8101900:	f44f 7300 	mov.w	r3, #512	; 0x200
 8101904:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101906:	2302      	movs	r3, #2
 8101908:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810190a:	2300      	movs	r3, #0
 810190c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810190e:	2300      	movs	r3, #0
 8101910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8101912:	2301      	movs	r3, #1
 8101914:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101916:	f107 030c 	add.w	r3, r7, #12
 810191a:	4619      	mov	r1, r3
 810191c:	4805      	ldr	r0, [pc, #20]	; (8101934 <HAL_TIM_MspPostInit+0x74>)
 810191e:	f001 fea3 	bl	8103668 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8101922:	bf00      	nop
 8101924:	3720      	adds	r7, #32
 8101926:	46bd      	mov	sp, r7
 8101928:	bd80      	pop	{r7, pc}
 810192a:	bf00      	nop
 810192c:	40010000 	.word	0x40010000
 8101930:	58024400 	.word	0x58024400
 8101934:	58021000 	.word	0x58021000

08101938 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101938:	b580      	push	{r7, lr}
 810193a:	b0b8      	sub	sp, #224	; 0xe0
 810193c:	af00      	add	r7, sp, #0
 810193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101940:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101944:	2200      	movs	r2, #0
 8101946:	601a      	str	r2, [r3, #0]
 8101948:	605a      	str	r2, [r3, #4]
 810194a:	609a      	str	r2, [r3, #8]
 810194c:	60da      	str	r2, [r3, #12]
 810194e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101950:	f107 0310 	add.w	r3, r7, #16
 8101954:	22bc      	movs	r2, #188	; 0xbc
 8101956:	2100      	movs	r1, #0
 8101958:	4618      	mov	r0, r3
 810195a:	f006 fe8d 	bl	8108678 <memset>
  if(huart->Instance==USART3)
 810195e:	687b      	ldr	r3, [r7, #4]
 8101960:	681b      	ldr	r3, [r3, #0]
 8101962:	4a25      	ldr	r2, [pc, #148]	; (81019f8 <HAL_UART_MspInit+0xc0>)
 8101964:	4293      	cmp	r3, r2
 8101966:	d142      	bne.n	81019ee <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101968:	2302      	movs	r3, #2
 810196a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 810196c:	2300      	movs	r3, #0
 810196e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101972:	f107 0310 	add.w	r3, r7, #16
 8101976:	4618      	mov	r0, r3
 8101978:	f002 fab2 	bl	8103ee0 <HAL_RCCEx_PeriphCLKConfig>
 810197c:	4603      	mov	r3, r0
 810197e:	2b00      	cmp	r3, #0
 8101980:	d001      	beq.n	8101986 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8101982:	f7ff feeb 	bl	810175c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8101986:	4b1d      	ldr	r3, [pc, #116]	; (81019fc <HAL_UART_MspInit+0xc4>)
 8101988:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810198c:	4a1b      	ldr	r2, [pc, #108]	; (81019fc <HAL_UART_MspInit+0xc4>)
 810198e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8101992:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8101996:	4b19      	ldr	r3, [pc, #100]	; (81019fc <HAL_UART_MspInit+0xc4>)
 8101998:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810199c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81019a0:	60fb      	str	r3, [r7, #12]
 81019a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 81019a4:	4b15      	ldr	r3, [pc, #84]	; (81019fc <HAL_UART_MspInit+0xc4>)
 81019a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019aa:	4a14      	ldr	r2, [pc, #80]	; (81019fc <HAL_UART_MspInit+0xc4>)
 81019ac:	f043 0308 	orr.w	r3, r3, #8
 81019b0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81019b4:	4b11      	ldr	r3, [pc, #68]	; (81019fc <HAL_UART_MspInit+0xc4>)
 81019b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81019ba:	f003 0308 	and.w	r3, r3, #8
 81019be:	60bb      	str	r3, [r7, #8]
 81019c0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 81019c2:	f44f 7340 	mov.w	r3, #768	; 0x300
 81019c6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019ca:	2302      	movs	r3, #2
 81019cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019d0:	2300      	movs	r3, #0
 81019d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019d6:	2300      	movs	r3, #0
 81019d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 81019dc:	2307      	movs	r3, #7
 81019de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81019e2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81019e6:	4619      	mov	r1, r3
 81019e8:	4805      	ldr	r0, [pc, #20]	; (8101a00 <HAL_UART_MspInit+0xc8>)
 81019ea:	f001 fe3d 	bl	8103668 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 81019ee:	bf00      	nop
 81019f0:	37e0      	adds	r7, #224	; 0xe0
 81019f2:	46bd      	mov	sp, r7
 81019f4:	bd80      	pop	{r7, pc}
 81019f6:	bf00      	nop
 81019f8:	40004800 	.word	0x40004800
 81019fc:	58024400 	.word	0x58024400
 8101a00:	58020c00 	.word	0x58020c00

08101a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8101a04:	b480      	push	{r7}
 8101a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8101a08:	e7fe      	b.n	8101a08 <NMI_Handler+0x4>

08101a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8101a0a:	b480      	push	{r7}
 8101a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8101a0e:	e7fe      	b.n	8101a0e <HardFault_Handler+0x4>

08101a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8101a10:	b480      	push	{r7}
 8101a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8101a14:	e7fe      	b.n	8101a14 <MemManage_Handler+0x4>

08101a16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8101a16:	b480      	push	{r7}
 8101a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8101a1a:	e7fe      	b.n	8101a1a <BusFault_Handler+0x4>

08101a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8101a1c:	b480      	push	{r7}
 8101a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8101a20:	e7fe      	b.n	8101a20 <UsageFault_Handler+0x4>

08101a22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8101a22:	b480      	push	{r7}
 8101a24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8101a26:	bf00      	nop
 8101a28:	46bd      	mov	sp, r7
 8101a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a2e:	4770      	bx	lr

08101a30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101a30:	b480      	push	{r7}
 8101a32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101a34:	bf00      	nop
 8101a36:	46bd      	mov	sp, r7
 8101a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a3c:	4770      	bx	lr

08101a3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101a3e:	b480      	push	{r7}
 8101a40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101a42:	bf00      	nop
 8101a44:	46bd      	mov	sp, r7
 8101a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a4a:	4770      	bx	lr

08101a4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101a4c:	b580      	push	{r7, lr}
 8101a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101a50:	f000 f986 	bl	8101d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101a54:	bf00      	nop
 8101a56:	bd80      	pop	{r7, pc}

08101a58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8101a58:	b480      	push	{r7}
 8101a5a:	af00      	add	r7, sp, #0
	return 1;
 8101a5c:	2301      	movs	r3, #1
}
 8101a5e:	4618      	mov	r0, r3
 8101a60:	46bd      	mov	sp, r7
 8101a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a66:	4770      	bx	lr

08101a68 <_kill>:

int _kill(int pid, int sig)
{
 8101a68:	b580      	push	{r7, lr}
 8101a6a:	b082      	sub	sp, #8
 8101a6c:	af00      	add	r7, sp, #0
 8101a6e:	6078      	str	r0, [r7, #4]
 8101a70:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8101a72:	f006 fdd7 	bl	8108624 <__errno>
 8101a76:	4603      	mov	r3, r0
 8101a78:	2216      	movs	r2, #22
 8101a7a:	601a      	str	r2, [r3, #0]
	return -1;
 8101a7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8101a80:	4618      	mov	r0, r3
 8101a82:	3708      	adds	r7, #8
 8101a84:	46bd      	mov	sp, r7
 8101a86:	bd80      	pop	{r7, pc}

08101a88 <_exit>:

void _exit (int status)
{
 8101a88:	b580      	push	{r7, lr}
 8101a8a:	b082      	sub	sp, #8
 8101a8c:	af00      	add	r7, sp, #0
 8101a8e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8101a90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8101a94:	6878      	ldr	r0, [r7, #4]
 8101a96:	f7ff ffe7 	bl	8101a68 <_kill>
	while (1) {}		/* Make sure we hang here */
 8101a9a:	e7fe      	b.n	8101a9a <_exit+0x12>

08101a9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8101a9c:	b580      	push	{r7, lr}
 8101a9e:	b086      	sub	sp, #24
 8101aa0:	af00      	add	r7, sp, #0
 8101aa2:	60f8      	str	r0, [r7, #12]
 8101aa4:	60b9      	str	r1, [r7, #8]
 8101aa6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101aa8:	2300      	movs	r3, #0
 8101aaa:	617b      	str	r3, [r7, #20]
 8101aac:	e00a      	b.n	8101ac4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8101aae:	f3af 8000 	nop.w
 8101ab2:	4601      	mov	r1, r0
 8101ab4:	68bb      	ldr	r3, [r7, #8]
 8101ab6:	1c5a      	adds	r2, r3, #1
 8101ab8:	60ba      	str	r2, [r7, #8]
 8101aba:	b2ca      	uxtb	r2, r1
 8101abc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101abe:	697b      	ldr	r3, [r7, #20]
 8101ac0:	3301      	adds	r3, #1
 8101ac2:	617b      	str	r3, [r7, #20]
 8101ac4:	697a      	ldr	r2, [r7, #20]
 8101ac6:	687b      	ldr	r3, [r7, #4]
 8101ac8:	429a      	cmp	r2, r3
 8101aca:	dbf0      	blt.n	8101aae <_read+0x12>
	}

return len;
 8101acc:	687b      	ldr	r3, [r7, #4]
}
 8101ace:	4618      	mov	r0, r3
 8101ad0:	3718      	adds	r7, #24
 8101ad2:	46bd      	mov	sp, r7
 8101ad4:	bd80      	pop	{r7, pc}

08101ad6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8101ad6:	b580      	push	{r7, lr}
 8101ad8:	b086      	sub	sp, #24
 8101ada:	af00      	add	r7, sp, #0
 8101adc:	60f8      	str	r0, [r7, #12]
 8101ade:	60b9      	str	r1, [r7, #8]
 8101ae0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101ae2:	2300      	movs	r3, #0
 8101ae4:	617b      	str	r3, [r7, #20]
 8101ae6:	e009      	b.n	8101afc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8101ae8:	68bb      	ldr	r3, [r7, #8]
 8101aea:	1c5a      	adds	r2, r3, #1
 8101aec:	60ba      	str	r2, [r7, #8]
 8101aee:	781b      	ldrb	r3, [r3, #0]
 8101af0:	4618      	mov	r0, r3
 8101af2:	f7ff fe21 	bl	8101738 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8101af6:	697b      	ldr	r3, [r7, #20]
 8101af8:	3301      	adds	r3, #1
 8101afa:	617b      	str	r3, [r7, #20]
 8101afc:	697a      	ldr	r2, [r7, #20]
 8101afe:	687b      	ldr	r3, [r7, #4]
 8101b00:	429a      	cmp	r2, r3
 8101b02:	dbf1      	blt.n	8101ae8 <_write+0x12>
	}
	return len;
 8101b04:	687b      	ldr	r3, [r7, #4]
}
 8101b06:	4618      	mov	r0, r3
 8101b08:	3718      	adds	r7, #24
 8101b0a:	46bd      	mov	sp, r7
 8101b0c:	bd80      	pop	{r7, pc}

08101b0e <_close>:

int _close(int file)
{
 8101b0e:	b480      	push	{r7}
 8101b10:	b083      	sub	sp, #12
 8101b12:	af00      	add	r7, sp, #0
 8101b14:	6078      	str	r0, [r7, #4]
	return -1;
 8101b16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8101b1a:	4618      	mov	r0, r3
 8101b1c:	370c      	adds	r7, #12
 8101b1e:	46bd      	mov	sp, r7
 8101b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b24:	4770      	bx	lr

08101b26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8101b26:	b480      	push	{r7}
 8101b28:	b083      	sub	sp, #12
 8101b2a:	af00      	add	r7, sp, #0
 8101b2c:	6078      	str	r0, [r7, #4]
 8101b2e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8101b30:	683b      	ldr	r3, [r7, #0]
 8101b32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8101b36:	605a      	str	r2, [r3, #4]
	return 0;
 8101b38:	2300      	movs	r3, #0
}
 8101b3a:	4618      	mov	r0, r3
 8101b3c:	370c      	adds	r7, #12
 8101b3e:	46bd      	mov	sp, r7
 8101b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b44:	4770      	bx	lr

08101b46 <_isatty>:

int _isatty(int file)
{
 8101b46:	b480      	push	{r7}
 8101b48:	b083      	sub	sp, #12
 8101b4a:	af00      	add	r7, sp, #0
 8101b4c:	6078      	str	r0, [r7, #4]
	return 1;
 8101b4e:	2301      	movs	r3, #1
}
 8101b50:	4618      	mov	r0, r3
 8101b52:	370c      	adds	r7, #12
 8101b54:	46bd      	mov	sp, r7
 8101b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b5a:	4770      	bx	lr

08101b5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8101b5c:	b480      	push	{r7}
 8101b5e:	b085      	sub	sp, #20
 8101b60:	af00      	add	r7, sp, #0
 8101b62:	60f8      	str	r0, [r7, #12]
 8101b64:	60b9      	str	r1, [r7, #8]
 8101b66:	607a      	str	r2, [r7, #4]
	return 0;
 8101b68:	2300      	movs	r3, #0
}
 8101b6a:	4618      	mov	r0, r3
 8101b6c:	3714      	adds	r7, #20
 8101b6e:	46bd      	mov	sp, r7
 8101b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101b74:	4770      	bx	lr
	...

08101b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8101b78:	b580      	push	{r7, lr}
 8101b7a:	b086      	sub	sp, #24
 8101b7c:	af00      	add	r7, sp, #0
 8101b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8101b80:	4a14      	ldr	r2, [pc, #80]	; (8101bd4 <_sbrk+0x5c>)
 8101b82:	4b15      	ldr	r3, [pc, #84]	; (8101bd8 <_sbrk+0x60>)
 8101b84:	1ad3      	subs	r3, r2, r3
 8101b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8101b88:	697b      	ldr	r3, [r7, #20]
 8101b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8101b8c:	4b13      	ldr	r3, [pc, #76]	; (8101bdc <_sbrk+0x64>)
 8101b8e:	681b      	ldr	r3, [r3, #0]
 8101b90:	2b00      	cmp	r3, #0
 8101b92:	d102      	bne.n	8101b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8101b94:	4b11      	ldr	r3, [pc, #68]	; (8101bdc <_sbrk+0x64>)
 8101b96:	4a12      	ldr	r2, [pc, #72]	; (8101be0 <_sbrk+0x68>)
 8101b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8101b9a:	4b10      	ldr	r3, [pc, #64]	; (8101bdc <_sbrk+0x64>)
 8101b9c:	681a      	ldr	r2, [r3, #0]
 8101b9e:	687b      	ldr	r3, [r7, #4]
 8101ba0:	4413      	add	r3, r2
 8101ba2:	693a      	ldr	r2, [r7, #16]
 8101ba4:	429a      	cmp	r2, r3
 8101ba6:	d207      	bcs.n	8101bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8101ba8:	f006 fd3c 	bl	8108624 <__errno>
 8101bac:	4603      	mov	r3, r0
 8101bae:	220c      	movs	r2, #12
 8101bb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8101bb2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8101bb6:	e009      	b.n	8101bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8101bb8:	4b08      	ldr	r3, [pc, #32]	; (8101bdc <_sbrk+0x64>)
 8101bba:	681b      	ldr	r3, [r3, #0]
 8101bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8101bbe:	4b07      	ldr	r3, [pc, #28]	; (8101bdc <_sbrk+0x64>)
 8101bc0:	681a      	ldr	r2, [r3, #0]
 8101bc2:	687b      	ldr	r3, [r7, #4]
 8101bc4:	4413      	add	r3, r2
 8101bc6:	4a05      	ldr	r2, [pc, #20]	; (8101bdc <_sbrk+0x64>)
 8101bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8101bca:	68fb      	ldr	r3, [r7, #12]
}
 8101bcc:	4618      	mov	r0, r3
 8101bce:	3718      	adds	r7, #24
 8101bd0:	46bd      	mov	sp, r7
 8101bd2:	bd80      	pop	{r7, pc}
 8101bd4:	10048000 	.word	0x10048000
 8101bd8:	00000400 	.word	0x00000400
 8101bdc:	10000340 	.word	0x10000340
 8101be0:	10000358 	.word	0x10000358

08101be4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101be4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101c1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101be8:	f7ff fa8e 	bl	8101108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101bec:	480c      	ldr	r0, [pc, #48]	; (8101c20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101bee:	490d      	ldr	r1, [pc, #52]	; (8101c24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101bf0:	4a0d      	ldr	r2, [pc, #52]	; (8101c28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101bf2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101bf4:	e002      	b.n	8101bfc <LoopCopyDataInit>

08101bf6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101bf6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101bf8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101bfa:	3304      	adds	r3, #4

08101bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101bfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101bfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101c00:	d3f9      	bcc.n	8101bf6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101c02:	4a0a      	ldr	r2, [pc, #40]	; (8101c2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101c04:	4c0a      	ldr	r4, [pc, #40]	; (8101c30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101c06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101c08:	e001      	b.n	8101c0e <LoopFillZerobss>

08101c0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101c0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101c0c:	3204      	adds	r2, #4

08101c0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101c0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101c10:	d3fb      	bcc.n	8101c0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101c12:	f006 fd0d 	bl	8108630 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101c16:	f7ff fa8f 	bl	8101138 <main>
  bx  lr
 8101c1a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101c1c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101c20:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101c24:	100001e4 	.word	0x100001e4
  ldr r2, =_sidata
 8101c28:	0810d4ac 	.word	0x0810d4ac
  ldr r2, =_sbss
 8101c2c:	100001e4 	.word	0x100001e4
  ldr r4, =_ebss
 8101c30:	10000358 	.word	0x10000358

08101c34 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101c34:	e7fe      	b.n	8101c34 <ADC3_IRQHandler>
	...

08101c38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101c38:	b580      	push	{r7, lr}
 8101c3a:	b082      	sub	sp, #8
 8101c3c:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101c3e:	4b28      	ldr	r3, [pc, #160]	; (8101ce0 <HAL_Init+0xa8>)
 8101c40:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101c44:	4a26      	ldr	r2, [pc, #152]	; (8101ce0 <HAL_Init+0xa8>)
 8101c46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101c4a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101c4e:	4b24      	ldr	r3, [pc, #144]	; (8101ce0 <HAL_Init+0xa8>)
 8101c50:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101c54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101c58:	603b      	str	r3, [r7, #0]
 8101c5a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101c5c:	4b21      	ldr	r3, [pc, #132]	; (8101ce4 <HAL_Init+0xac>)
 8101c5e:	681b      	ldr	r3, [r3, #0]
 8101c60:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101c64:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101c68:	4a1e      	ldr	r2, [pc, #120]	; (8101ce4 <HAL_Init+0xac>)
 8101c6a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101c6e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101c70:	4b1c      	ldr	r3, [pc, #112]	; (8101ce4 <HAL_Init+0xac>)
 8101c72:	681b      	ldr	r3, [r3, #0]
 8101c74:	4a1b      	ldr	r2, [pc, #108]	; (8101ce4 <HAL_Init+0xac>)
 8101c76:	f043 0301 	orr.w	r3, r3, #1
 8101c7a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101c7c:	2003      	movs	r0, #3
 8101c7e:	f001 fcad 	bl	81035dc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101c82:	f001 ff55 	bl	8103b30 <HAL_RCC_GetSysClockFreq>
 8101c86:	4602      	mov	r2, r0
 8101c88:	4b15      	ldr	r3, [pc, #84]	; (8101ce0 <HAL_Init+0xa8>)
 8101c8a:	699b      	ldr	r3, [r3, #24]
 8101c8c:	0a1b      	lsrs	r3, r3, #8
 8101c8e:	f003 030f 	and.w	r3, r3, #15
 8101c92:	4915      	ldr	r1, [pc, #84]	; (8101ce8 <HAL_Init+0xb0>)
 8101c94:	5ccb      	ldrb	r3, [r1, r3]
 8101c96:	f003 031f 	and.w	r3, r3, #31
 8101c9a:	fa22 f303 	lsr.w	r3, r2, r3
 8101c9e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101ca0:	4b0f      	ldr	r3, [pc, #60]	; (8101ce0 <HAL_Init+0xa8>)
 8101ca2:	699b      	ldr	r3, [r3, #24]
 8101ca4:	f003 030f 	and.w	r3, r3, #15
 8101ca8:	4a0f      	ldr	r2, [pc, #60]	; (8101ce8 <HAL_Init+0xb0>)
 8101caa:	5cd3      	ldrb	r3, [r2, r3]
 8101cac:	f003 031f 	and.w	r3, r3, #31
 8101cb0:	687a      	ldr	r2, [r7, #4]
 8101cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8101cb6:	4a0d      	ldr	r2, [pc, #52]	; (8101cec <HAL_Init+0xb4>)
 8101cb8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101cba:	4b0c      	ldr	r3, [pc, #48]	; (8101cec <HAL_Init+0xb4>)
 8101cbc:	681b      	ldr	r3, [r3, #0]
 8101cbe:	4a0c      	ldr	r2, [pc, #48]	; (8101cf0 <HAL_Init+0xb8>)
 8101cc0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101cc2:	2000      	movs	r0, #0
 8101cc4:	f000 f816 	bl	8101cf4 <HAL_InitTick>
 8101cc8:	4603      	mov	r3, r0
 8101cca:	2b00      	cmp	r3, #0
 8101ccc:	d001      	beq.n	8101cd2 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101cce:	2301      	movs	r3, #1
 8101cd0:	e002      	b.n	8101cd8 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101cd2:	f7ff fd49 	bl	8101768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101cd6:	2300      	movs	r3, #0
}
 8101cd8:	4618      	mov	r0, r3
 8101cda:	3708      	adds	r7, #8
 8101cdc:	46bd      	mov	sp, r7
 8101cde:	bd80      	pop	{r7, pc}
 8101ce0:	58024400 	.word	0x58024400
 8101ce4:	40024400 	.word	0x40024400
 8101ce8:	0810cfb4 	.word	0x0810cfb4
 8101cec:	10000004 	.word	0x10000004
 8101cf0:	10000000 	.word	0x10000000

08101cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101cf4:	b580      	push	{r7, lr}
 8101cf6:	b082      	sub	sp, #8
 8101cf8:	af00      	add	r7, sp, #0
 8101cfa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101cfc:	4b15      	ldr	r3, [pc, #84]	; (8101d54 <HAL_InitTick+0x60>)
 8101cfe:	781b      	ldrb	r3, [r3, #0]
 8101d00:	2b00      	cmp	r3, #0
 8101d02:	d101      	bne.n	8101d08 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101d04:	2301      	movs	r3, #1
 8101d06:	e021      	b.n	8101d4c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101d08:	4b13      	ldr	r3, [pc, #76]	; (8101d58 <HAL_InitTick+0x64>)
 8101d0a:	681a      	ldr	r2, [r3, #0]
 8101d0c:	4b11      	ldr	r3, [pc, #68]	; (8101d54 <HAL_InitTick+0x60>)
 8101d0e:	781b      	ldrb	r3, [r3, #0]
 8101d10:	4619      	mov	r1, r3
 8101d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8101d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8101d1e:	4618      	mov	r0, r3
 8101d20:	f001 fc81 	bl	8103626 <HAL_SYSTICK_Config>
 8101d24:	4603      	mov	r3, r0
 8101d26:	2b00      	cmp	r3, #0
 8101d28:	d001      	beq.n	8101d2e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101d2a:	2301      	movs	r3, #1
 8101d2c:	e00e      	b.n	8101d4c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101d2e:	687b      	ldr	r3, [r7, #4]
 8101d30:	2b0f      	cmp	r3, #15
 8101d32:	d80a      	bhi.n	8101d4a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101d34:	2200      	movs	r2, #0
 8101d36:	6879      	ldr	r1, [r7, #4]
 8101d38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8101d3c:	f001 fc59 	bl	81035f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101d40:	4a06      	ldr	r2, [pc, #24]	; (8101d5c <HAL_InitTick+0x68>)
 8101d42:	687b      	ldr	r3, [r7, #4]
 8101d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101d46:	2300      	movs	r3, #0
 8101d48:	e000      	b.n	8101d4c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101d4a:	2301      	movs	r3, #1
}
 8101d4c:	4618      	mov	r0, r3
 8101d4e:	3708      	adds	r7, #8
 8101d50:	46bd      	mov	sp, r7
 8101d52:	bd80      	pop	{r7, pc}
 8101d54:	1000000c 	.word	0x1000000c
 8101d58:	10000000 	.word	0x10000000
 8101d5c:	10000008 	.word	0x10000008

08101d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101d60:	b480      	push	{r7}
 8101d62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101d64:	4b06      	ldr	r3, [pc, #24]	; (8101d80 <HAL_IncTick+0x20>)
 8101d66:	781b      	ldrb	r3, [r3, #0]
 8101d68:	461a      	mov	r2, r3
 8101d6a:	4b06      	ldr	r3, [pc, #24]	; (8101d84 <HAL_IncTick+0x24>)
 8101d6c:	681b      	ldr	r3, [r3, #0]
 8101d6e:	4413      	add	r3, r2
 8101d70:	4a04      	ldr	r2, [pc, #16]	; (8101d84 <HAL_IncTick+0x24>)
 8101d72:	6013      	str	r3, [r2, #0]
}
 8101d74:	bf00      	nop
 8101d76:	46bd      	mov	sp, r7
 8101d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d7c:	4770      	bx	lr
 8101d7e:	bf00      	nop
 8101d80:	1000000c 	.word	0x1000000c
 8101d84:	10000344 	.word	0x10000344

08101d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101d88:	b480      	push	{r7}
 8101d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8101d8c:	4b03      	ldr	r3, [pc, #12]	; (8101d9c <HAL_GetTick+0x14>)
 8101d8e:	681b      	ldr	r3, [r3, #0]
}
 8101d90:	4618      	mov	r0, r3
 8101d92:	46bd      	mov	sp, r7
 8101d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d98:	4770      	bx	lr
 8101d9a:	bf00      	nop
 8101d9c:	10000344 	.word	0x10000344

08101da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101da0:	b580      	push	{r7, lr}
 8101da2:	b084      	sub	sp, #16
 8101da4:	af00      	add	r7, sp, #0
 8101da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101da8:	f7ff ffee 	bl	8101d88 <HAL_GetTick>
 8101dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101dae:	687b      	ldr	r3, [r7, #4]
 8101db0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101db2:	68fb      	ldr	r3, [r7, #12]
 8101db4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8101db8:	d005      	beq.n	8101dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101dba:	4b0a      	ldr	r3, [pc, #40]	; (8101de4 <HAL_Delay+0x44>)
 8101dbc:	781b      	ldrb	r3, [r3, #0]
 8101dbe:	461a      	mov	r2, r3
 8101dc0:	68fb      	ldr	r3, [r7, #12]
 8101dc2:	4413      	add	r3, r2
 8101dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101dc6:	bf00      	nop
 8101dc8:	f7ff ffde 	bl	8101d88 <HAL_GetTick>
 8101dcc:	4602      	mov	r2, r0
 8101dce:	68bb      	ldr	r3, [r7, #8]
 8101dd0:	1ad3      	subs	r3, r2, r3
 8101dd2:	68fa      	ldr	r2, [r7, #12]
 8101dd4:	429a      	cmp	r2, r3
 8101dd6:	d8f7      	bhi.n	8101dc8 <HAL_Delay+0x28>
  {
  }
}
 8101dd8:	bf00      	nop
 8101dda:	bf00      	nop
 8101ddc:	3710      	adds	r7, #16
 8101dde:	46bd      	mov	sp, r7
 8101de0:	bd80      	pop	{r7, pc}
 8101de2:	bf00      	nop
 8101de4:	1000000c 	.word	0x1000000c

08101de8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8101de8:	b480      	push	{r7}
 8101dea:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101dec:	4b03      	ldr	r3, [pc, #12]	; (8101dfc <HAL_GetREVID+0x14>)
 8101dee:	681b      	ldr	r3, [r3, #0]
 8101df0:	0c1b      	lsrs	r3, r3, #16
}
 8101df2:	4618      	mov	r0, r3
 8101df4:	46bd      	mov	sp, r7
 8101df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dfa:	4770      	bx	lr
 8101dfc:	5c001000 	.word	0x5c001000

08101e00 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8101e00:	b480      	push	{r7}
 8101e02:	b083      	sub	sp, #12
 8101e04:	af00      	add	r7, sp, #0
 8101e06:	6078      	str	r0, [r7, #4]
 8101e08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8101e0a:	687b      	ldr	r3, [r7, #4]
 8101e0c:	689b      	ldr	r3, [r3, #8]
 8101e0e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8101e12:	683b      	ldr	r3, [r7, #0]
 8101e14:	431a      	orrs	r2, r3
 8101e16:	687b      	ldr	r3, [r7, #4]
 8101e18:	609a      	str	r2, [r3, #8]
}
 8101e1a:	bf00      	nop
 8101e1c:	370c      	adds	r7, #12
 8101e1e:	46bd      	mov	sp, r7
 8101e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e24:	4770      	bx	lr

08101e26 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8101e26:	b480      	push	{r7}
 8101e28:	b083      	sub	sp, #12
 8101e2a:	af00      	add	r7, sp, #0
 8101e2c:	6078      	str	r0, [r7, #4]
 8101e2e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8101e30:	687b      	ldr	r3, [r7, #4]
 8101e32:	689b      	ldr	r3, [r3, #8]
 8101e34:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8101e38:	683b      	ldr	r3, [r7, #0]
 8101e3a:	431a      	orrs	r2, r3
 8101e3c:	687b      	ldr	r3, [r7, #4]
 8101e3e:	609a      	str	r2, [r3, #8]
}
 8101e40:	bf00      	nop
 8101e42:	370c      	adds	r7, #12
 8101e44:	46bd      	mov	sp, r7
 8101e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e4a:	4770      	bx	lr

08101e4c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8101e4c:	b480      	push	{r7}
 8101e4e:	b083      	sub	sp, #12
 8101e50:	af00      	add	r7, sp, #0
 8101e52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8101e54:	687b      	ldr	r3, [r7, #4]
 8101e56:	689b      	ldr	r3, [r3, #8]
 8101e58:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8101e5c:	4618      	mov	r0, r3
 8101e5e:	370c      	adds	r7, #12
 8101e60:	46bd      	mov	sp, r7
 8101e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e66:	4770      	bx	lr

08101e68 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8101e68:	b480      	push	{r7}
 8101e6a:	b087      	sub	sp, #28
 8101e6c:	af00      	add	r7, sp, #0
 8101e6e:	60f8      	str	r0, [r7, #12]
 8101e70:	60b9      	str	r1, [r7, #8]
 8101e72:	607a      	str	r2, [r7, #4]
 8101e74:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8101e76:	68fb      	ldr	r3, [r7, #12]
 8101e78:	3360      	adds	r3, #96	; 0x60
 8101e7a:	461a      	mov	r2, r3
 8101e7c:	68bb      	ldr	r3, [r7, #8]
 8101e7e:	009b      	lsls	r3, r3, #2
 8101e80:	4413      	add	r3, r2
 8101e82:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8101e84:	697b      	ldr	r3, [r7, #20]
 8101e86:	681b      	ldr	r3, [r3, #0]
 8101e88:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8101e8c:	687b      	ldr	r3, [r7, #4]
 8101e8e:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8101e92:	683b      	ldr	r3, [r7, #0]
 8101e94:	430b      	orrs	r3, r1
 8101e96:	431a      	orrs	r2, r3
 8101e98:	697b      	ldr	r3, [r7, #20]
 8101e9a:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8101e9c:	bf00      	nop
 8101e9e:	371c      	adds	r7, #28
 8101ea0:	46bd      	mov	sp, r7
 8101ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ea6:	4770      	bx	lr

08101ea8 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8101ea8:	b480      	push	{r7}
 8101eaa:	b085      	sub	sp, #20
 8101eac:	af00      	add	r7, sp, #0
 8101eae:	60f8      	str	r0, [r7, #12]
 8101eb0:	60b9      	str	r1, [r7, #8]
 8101eb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8101eb4:	68fb      	ldr	r3, [r7, #12]
 8101eb6:	691b      	ldr	r3, [r3, #16]
 8101eb8:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8101ebc:	68bb      	ldr	r3, [r7, #8]
 8101ebe:	f003 031f 	and.w	r3, r3, #31
 8101ec2:	6879      	ldr	r1, [r7, #4]
 8101ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8101ec8:	431a      	orrs	r2, r3
 8101eca:	68fb      	ldr	r3, [r7, #12]
 8101ecc:	611a      	str	r2, [r3, #16]
}
 8101ece:	bf00      	nop
 8101ed0:	3714      	adds	r7, #20
 8101ed2:	46bd      	mov	sp, r7
 8101ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ed8:	4770      	bx	lr

08101eda <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8101eda:	b480      	push	{r7}
 8101edc:	b087      	sub	sp, #28
 8101ede:	af00      	add	r7, sp, #0
 8101ee0:	60f8      	str	r0, [r7, #12]
 8101ee2:	60b9      	str	r1, [r7, #8]
 8101ee4:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8101ee6:	68fb      	ldr	r3, [r7, #12]
 8101ee8:	3360      	adds	r3, #96	; 0x60
 8101eea:	461a      	mov	r2, r3
 8101eec:	68bb      	ldr	r3, [r7, #8]
 8101eee:	009b      	lsls	r3, r3, #2
 8101ef0:	4413      	add	r3, r2
 8101ef2:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8101ef4:	697b      	ldr	r3, [r7, #20]
 8101ef6:	681b      	ldr	r3, [r3, #0]
 8101ef8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8101efc:	687b      	ldr	r3, [r7, #4]
 8101efe:	431a      	orrs	r2, r3
 8101f00:	697b      	ldr	r3, [r7, #20]
 8101f02:	601a      	str	r2, [r3, #0]
  }
}
 8101f04:	bf00      	nop
 8101f06:	371c      	adds	r7, #28
 8101f08:	46bd      	mov	sp, r7
 8101f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f0e:	4770      	bx	lr

08101f10 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8101f10:	b480      	push	{r7}
 8101f12:	b083      	sub	sp, #12
 8101f14:	af00      	add	r7, sp, #0
 8101f16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8101f18:	687b      	ldr	r3, [r7, #4]
 8101f1a:	68db      	ldr	r3, [r3, #12]
 8101f1c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8101f20:	2b00      	cmp	r3, #0
 8101f22:	d101      	bne.n	8101f28 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8101f24:	2301      	movs	r3, #1
 8101f26:	e000      	b.n	8101f2a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8101f28:	2300      	movs	r3, #0
}
 8101f2a:	4618      	mov	r0, r3
 8101f2c:	370c      	adds	r7, #12
 8101f2e:	46bd      	mov	sp, r7
 8101f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f34:	4770      	bx	lr

08101f36 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8101f36:	b480      	push	{r7}
 8101f38:	b087      	sub	sp, #28
 8101f3a:	af00      	add	r7, sp, #0
 8101f3c:	60f8      	str	r0, [r7, #12]
 8101f3e:	60b9      	str	r1, [r7, #8]
 8101f40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8101f42:	68fb      	ldr	r3, [r7, #12]
 8101f44:	3330      	adds	r3, #48	; 0x30
 8101f46:	461a      	mov	r2, r3
 8101f48:	68bb      	ldr	r3, [r7, #8]
 8101f4a:	0a1b      	lsrs	r3, r3, #8
 8101f4c:	009b      	lsls	r3, r3, #2
 8101f4e:	f003 030c 	and.w	r3, r3, #12
 8101f52:	4413      	add	r3, r2
 8101f54:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8101f56:	697b      	ldr	r3, [r7, #20]
 8101f58:	681a      	ldr	r2, [r3, #0]
 8101f5a:	68bb      	ldr	r3, [r7, #8]
 8101f5c:	f003 031f 	and.w	r3, r3, #31
 8101f60:	211f      	movs	r1, #31
 8101f62:	fa01 f303 	lsl.w	r3, r1, r3
 8101f66:	43db      	mvns	r3, r3
 8101f68:	401a      	ands	r2, r3
 8101f6a:	687b      	ldr	r3, [r7, #4]
 8101f6c:	0e9b      	lsrs	r3, r3, #26
 8101f6e:	f003 011f 	and.w	r1, r3, #31
 8101f72:	68bb      	ldr	r3, [r7, #8]
 8101f74:	f003 031f 	and.w	r3, r3, #31
 8101f78:	fa01 f303 	lsl.w	r3, r1, r3
 8101f7c:	431a      	orrs	r2, r3
 8101f7e:	697b      	ldr	r3, [r7, #20]
 8101f80:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8101f82:	bf00      	nop
 8101f84:	371c      	adds	r7, #28
 8101f86:	46bd      	mov	sp, r7
 8101f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f8c:	4770      	bx	lr

08101f8e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8101f8e:	b480      	push	{r7}
 8101f90:	b087      	sub	sp, #28
 8101f92:	af00      	add	r7, sp, #0
 8101f94:	60f8      	str	r0, [r7, #12]
 8101f96:	60b9      	str	r1, [r7, #8]
 8101f98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8101f9a:	68fb      	ldr	r3, [r7, #12]
 8101f9c:	3314      	adds	r3, #20
 8101f9e:	461a      	mov	r2, r3
 8101fa0:	68bb      	ldr	r3, [r7, #8]
 8101fa2:	0e5b      	lsrs	r3, r3, #25
 8101fa4:	009b      	lsls	r3, r3, #2
 8101fa6:	f003 0304 	and.w	r3, r3, #4
 8101faa:	4413      	add	r3, r2
 8101fac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8101fae:	697b      	ldr	r3, [r7, #20]
 8101fb0:	681a      	ldr	r2, [r3, #0]
 8101fb2:	68bb      	ldr	r3, [r7, #8]
 8101fb4:	0d1b      	lsrs	r3, r3, #20
 8101fb6:	f003 031f 	and.w	r3, r3, #31
 8101fba:	2107      	movs	r1, #7
 8101fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8101fc0:	43db      	mvns	r3, r3
 8101fc2:	401a      	ands	r2, r3
 8101fc4:	68bb      	ldr	r3, [r7, #8]
 8101fc6:	0d1b      	lsrs	r3, r3, #20
 8101fc8:	f003 031f 	and.w	r3, r3, #31
 8101fcc:	6879      	ldr	r1, [r7, #4]
 8101fce:	fa01 f303 	lsl.w	r3, r1, r3
 8101fd2:	431a      	orrs	r2, r3
 8101fd4:	697b      	ldr	r3, [r7, #20]
 8101fd6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8101fd8:	bf00      	nop
 8101fda:	371c      	adds	r7, #28
 8101fdc:	46bd      	mov	sp, r7
 8101fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fe2:	4770      	bx	lr

08101fe4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8101fe4:	b480      	push	{r7}
 8101fe6:	b085      	sub	sp, #20
 8101fe8:	af00      	add	r7, sp, #0
 8101fea:	60f8      	str	r0, [r7, #12]
 8101fec:	60b9      	str	r1, [r7, #8]
 8101fee:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8101ff0:	68fb      	ldr	r3, [r7, #12]
 8101ff2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8101ff6:	68bb      	ldr	r3, [r7, #8]
 8101ff8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101ffc:	43db      	mvns	r3, r3
 8101ffe:	401a      	ands	r2, r3
 8102000:	687b      	ldr	r3, [r7, #4]
 8102002:	f003 0318 	and.w	r3, r3, #24
 8102006:	4908      	ldr	r1, [pc, #32]	; (8102028 <LL_ADC_SetChannelSingleDiff+0x44>)
 8102008:	40d9      	lsrs	r1, r3
 810200a:	68bb      	ldr	r3, [r7, #8]
 810200c:	400b      	ands	r3, r1
 810200e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102012:	431a      	orrs	r2, r3
 8102014:	68fb      	ldr	r3, [r7, #12]
 8102016:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 810201a:	bf00      	nop
 810201c:	3714      	adds	r7, #20
 810201e:	46bd      	mov	sp, r7
 8102020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102024:	4770      	bx	lr
 8102026:	bf00      	nop
 8102028:	000fffff 	.word	0x000fffff

0810202c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 810202c:	b480      	push	{r7}
 810202e:	b083      	sub	sp, #12
 8102030:	af00      	add	r7, sp, #0
 8102032:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8102034:	687b      	ldr	r3, [r7, #4]
 8102036:	689b      	ldr	r3, [r3, #8]
 8102038:	f003 031f 	and.w	r3, r3, #31
}
 810203c:	4618      	mov	r0, r3
 810203e:	370c      	adds	r7, #12
 8102040:	46bd      	mov	sp, r7
 8102042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102046:	4770      	bx	lr

08102048 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102048:	b480      	push	{r7}
 810204a:	b083      	sub	sp, #12
 810204c:	af00      	add	r7, sp, #0
 810204e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8102050:	687b      	ldr	r3, [r7, #4]
 8102052:	689b      	ldr	r3, [r3, #8]
 8102054:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 8102058:	4618      	mov	r0, r3
 810205a:	370c      	adds	r7, #12
 810205c:	46bd      	mov	sp, r7
 810205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102062:	4770      	bx	lr

08102064 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8102064:	b480      	push	{r7}
 8102066:	b083      	sub	sp, #12
 8102068:	af00      	add	r7, sp, #0
 810206a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 810206c:	687b      	ldr	r3, [r7, #4]
 810206e:	689b      	ldr	r3, [r3, #8]
 8102070:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8102074:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102078:	687a      	ldr	r2, [r7, #4]
 810207a:	6093      	str	r3, [r2, #8]
}
 810207c:	bf00      	nop
 810207e:	370c      	adds	r7, #12
 8102080:	46bd      	mov	sp, r7
 8102082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102086:	4770      	bx	lr

08102088 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8102088:	b480      	push	{r7}
 810208a:	b083      	sub	sp, #12
 810208c:	af00      	add	r7, sp, #0
 810208e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8102090:	687b      	ldr	r3, [r7, #4]
 8102092:	689b      	ldr	r3, [r3, #8]
 8102094:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8102098:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810209c:	d101      	bne.n	81020a2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 810209e:	2301      	movs	r3, #1
 81020a0:	e000      	b.n	81020a4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 81020a2:	2300      	movs	r3, #0
}
 81020a4:	4618      	mov	r0, r3
 81020a6:	370c      	adds	r7, #12
 81020a8:	46bd      	mov	sp, r7
 81020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020ae:	4770      	bx	lr

081020b0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 81020b0:	b480      	push	{r7}
 81020b2:	b083      	sub	sp, #12
 81020b4:	af00      	add	r7, sp, #0
 81020b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81020b8:	687b      	ldr	r3, [r7, #4]
 81020ba:	689b      	ldr	r3, [r3, #8]
 81020bc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 81020c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 81020c4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 81020c8:	687b      	ldr	r3, [r7, #4]
 81020ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 81020cc:	bf00      	nop
 81020ce:	370c      	adds	r7, #12
 81020d0:	46bd      	mov	sp, r7
 81020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020d6:	4770      	bx	lr

081020d8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 81020d8:	b480      	push	{r7}
 81020da:	b083      	sub	sp, #12
 81020dc:	af00      	add	r7, sp, #0
 81020de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 81020e0:	687b      	ldr	r3, [r7, #4]
 81020e2:	689b      	ldr	r3, [r3, #8]
 81020e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81020e8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81020ec:	d101      	bne.n	81020f2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 81020ee:	2301      	movs	r3, #1
 81020f0:	e000      	b.n	81020f4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 81020f2:	2300      	movs	r3, #0
}
 81020f4:	4618      	mov	r0, r3
 81020f6:	370c      	adds	r7, #12
 81020f8:	46bd      	mov	sp, r7
 81020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020fe:	4770      	bx	lr

08102100 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8102100:	b480      	push	{r7}
 8102102:	b083      	sub	sp, #12
 8102104:	af00      	add	r7, sp, #0
 8102106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102108:	687b      	ldr	r3, [r7, #4]
 810210a:	689b      	ldr	r3, [r3, #8]
 810210c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102110:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102114:	f043 0201 	orr.w	r2, r3, #1
 8102118:	687b      	ldr	r3, [r7, #4]
 810211a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 810211c:	bf00      	nop
 810211e:	370c      	adds	r7, #12
 8102120:	46bd      	mov	sp, r7
 8102122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102126:	4770      	bx	lr

08102128 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8102128:	b480      	push	{r7}
 810212a:	b083      	sub	sp, #12
 810212c:	af00      	add	r7, sp, #0
 810212e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102130:	687b      	ldr	r3, [r7, #4]
 8102132:	689b      	ldr	r3, [r3, #8]
 8102134:	f003 0301 	and.w	r3, r3, #1
 8102138:	2b01      	cmp	r3, #1
 810213a:	d101      	bne.n	8102140 <LL_ADC_IsEnabled+0x18>
 810213c:	2301      	movs	r3, #1
 810213e:	e000      	b.n	8102142 <LL_ADC_IsEnabled+0x1a>
 8102140:	2300      	movs	r3, #0
}
 8102142:	4618      	mov	r0, r3
 8102144:	370c      	adds	r7, #12
 8102146:	46bd      	mov	sp, r7
 8102148:	f85d 7b04 	ldr.w	r7, [sp], #4
 810214c:	4770      	bx	lr

0810214e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 810214e:	b480      	push	{r7}
 8102150:	b083      	sub	sp, #12
 8102152:	af00      	add	r7, sp, #0
 8102154:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102156:	687b      	ldr	r3, [r7, #4]
 8102158:	689b      	ldr	r3, [r3, #8]
 810215a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 810215e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8102162:	f043 0204 	orr.w	r2, r3, #4
 8102166:	687b      	ldr	r3, [r7, #4]
 8102168:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 810216a:	bf00      	nop
 810216c:	370c      	adds	r7, #12
 810216e:	46bd      	mov	sp, r7
 8102170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102174:	4770      	bx	lr

08102176 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8102176:	b480      	push	{r7}
 8102178:	b083      	sub	sp, #12
 810217a:	af00      	add	r7, sp, #0
 810217c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810217e:	687b      	ldr	r3, [r7, #4]
 8102180:	689b      	ldr	r3, [r3, #8]
 8102182:	f003 0304 	and.w	r3, r3, #4
 8102186:	2b04      	cmp	r3, #4
 8102188:	d101      	bne.n	810218e <LL_ADC_REG_IsConversionOngoing+0x18>
 810218a:	2301      	movs	r3, #1
 810218c:	e000      	b.n	8102190 <LL_ADC_REG_IsConversionOngoing+0x1a>
 810218e:	2300      	movs	r3, #0
}
 8102190:	4618      	mov	r0, r3
 8102192:	370c      	adds	r7, #12
 8102194:	46bd      	mov	sp, r7
 8102196:	f85d 7b04 	ldr.w	r7, [sp], #4
 810219a:	4770      	bx	lr

0810219c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 810219c:	b480      	push	{r7}
 810219e:	b083      	sub	sp, #12
 81021a0:	af00      	add	r7, sp, #0
 81021a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81021a4:	687b      	ldr	r3, [r7, #4]
 81021a6:	689b      	ldr	r3, [r3, #8]
 81021a8:	f003 0308 	and.w	r3, r3, #8
 81021ac:	2b08      	cmp	r3, #8
 81021ae:	d101      	bne.n	81021b4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81021b0:	2301      	movs	r3, #1
 81021b2:	e000      	b.n	81021b6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81021b4:	2300      	movs	r3, #0
}
 81021b6:	4618      	mov	r0, r3
 81021b8:	370c      	adds	r7, #12
 81021ba:	46bd      	mov	sp, r7
 81021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81021c0:	4770      	bx	lr
	...

081021c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 81021c4:	b590      	push	{r4, r7, lr}
 81021c6:	b089      	sub	sp, #36	; 0x24
 81021c8:	af00      	add	r7, sp, #0
 81021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81021cc:	2300      	movs	r3, #0
 81021ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81021d0:	2300      	movs	r3, #0
 81021d2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 81021d4:	687b      	ldr	r3, [r7, #4]
 81021d6:	2b00      	cmp	r3, #0
 81021d8:	d101      	bne.n	81021de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81021da:	2301      	movs	r3, #1
 81021dc:	e18f      	b.n	81024fe <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81021de:	687b      	ldr	r3, [r7, #4]
 81021e0:	68db      	ldr	r3, [r3, #12]
 81021e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 81021e4:	687b      	ldr	r3, [r7, #4]
 81021e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81021e8:	2b00      	cmp	r3, #0
 81021ea:	d109      	bne.n	8102200 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 81021ec:	6878      	ldr	r0, [r7, #4]
 81021ee:	f7ff fad5 	bl	810179c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 81021f2:	687b      	ldr	r3, [r7, #4]
 81021f4:	2200      	movs	r2, #0
 81021f6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 81021f8:	687b      	ldr	r3, [r7, #4]
 81021fa:	2200      	movs	r2, #0
 81021fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8102200:	687b      	ldr	r3, [r7, #4]
 8102202:	681b      	ldr	r3, [r3, #0]
 8102204:	4618      	mov	r0, r3
 8102206:	f7ff ff3f 	bl	8102088 <LL_ADC_IsDeepPowerDownEnabled>
 810220a:	4603      	mov	r3, r0
 810220c:	2b00      	cmp	r3, #0
 810220e:	d004      	beq.n	810221a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8102210:	687b      	ldr	r3, [r7, #4]
 8102212:	681b      	ldr	r3, [r3, #0]
 8102214:	4618      	mov	r0, r3
 8102216:	f7ff ff25 	bl	8102064 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 810221a:	687b      	ldr	r3, [r7, #4]
 810221c:	681b      	ldr	r3, [r3, #0]
 810221e:	4618      	mov	r0, r3
 8102220:	f7ff ff5a 	bl	81020d8 <LL_ADC_IsInternalRegulatorEnabled>
 8102224:	4603      	mov	r3, r0
 8102226:	2b00      	cmp	r3, #0
 8102228:	d114      	bne.n	8102254 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 810222a:	687b      	ldr	r3, [r7, #4]
 810222c:	681b      	ldr	r3, [r3, #0]
 810222e:	4618      	mov	r0, r3
 8102230:	f7ff ff3e 	bl	81020b0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102234:	4b88      	ldr	r3, [pc, #544]	; (8102458 <HAL_ADC_Init+0x294>)
 8102236:	681b      	ldr	r3, [r3, #0]
 8102238:	099b      	lsrs	r3, r3, #6
 810223a:	4a88      	ldr	r2, [pc, #544]	; (810245c <HAL_ADC_Init+0x298>)
 810223c:	fba2 2303 	umull	r2, r3, r2, r3
 8102240:	099b      	lsrs	r3, r3, #6
 8102242:	3301      	adds	r3, #1
 8102244:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102246:	e002      	b.n	810224e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102248:	68bb      	ldr	r3, [r7, #8]
 810224a:	3b01      	subs	r3, #1
 810224c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810224e:	68bb      	ldr	r3, [r7, #8]
 8102250:	2b00      	cmp	r3, #0
 8102252:	d1f9      	bne.n	8102248 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102254:	687b      	ldr	r3, [r7, #4]
 8102256:	681b      	ldr	r3, [r3, #0]
 8102258:	4618      	mov	r0, r3
 810225a:	f7ff ff3d 	bl	81020d8 <LL_ADC_IsInternalRegulatorEnabled>
 810225e:	4603      	mov	r3, r0
 8102260:	2b00      	cmp	r3, #0
 8102262:	d10d      	bne.n	8102280 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102264:	687b      	ldr	r3, [r7, #4]
 8102266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102268:	f043 0210 	orr.w	r2, r3, #16
 810226c:	687b      	ldr	r3, [r7, #4]
 810226e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102270:	687b      	ldr	r3, [r7, #4]
 8102272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102274:	f043 0201 	orr.w	r2, r3, #1
 8102278:	687b      	ldr	r3, [r7, #4]
 810227a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 810227c:	2301      	movs	r3, #1
 810227e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102280:	687b      	ldr	r3, [r7, #4]
 8102282:	681b      	ldr	r3, [r3, #0]
 8102284:	4618      	mov	r0, r3
 8102286:	f7ff ff76 	bl	8102176 <LL_ADC_REG_IsConversionOngoing>
 810228a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 810228c:	687b      	ldr	r3, [r7, #4]
 810228e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102290:	f003 0310 	and.w	r3, r3, #16
 8102294:	2b00      	cmp	r3, #0
 8102296:	f040 8129 	bne.w	81024ec <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 810229a:	697b      	ldr	r3, [r7, #20]
 810229c:	2b00      	cmp	r3, #0
 810229e:	f040 8125 	bne.w	81024ec <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81022a2:	687b      	ldr	r3, [r7, #4]
 81022a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81022a6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 81022aa:	f043 0202 	orr.w	r2, r3, #2
 81022ae:	687b      	ldr	r3, [r7, #4]
 81022b0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81022b2:	687b      	ldr	r3, [r7, #4]
 81022b4:	681b      	ldr	r3, [r3, #0]
 81022b6:	4618      	mov	r0, r3
 81022b8:	f7ff ff36 	bl	8102128 <LL_ADC_IsEnabled>
 81022bc:	4603      	mov	r3, r0
 81022be:	2b00      	cmp	r3, #0
 81022c0:	d136      	bne.n	8102330 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81022c2:	687b      	ldr	r3, [r7, #4]
 81022c4:	681b      	ldr	r3, [r3, #0]
 81022c6:	4a66      	ldr	r2, [pc, #408]	; (8102460 <HAL_ADC_Init+0x29c>)
 81022c8:	4293      	cmp	r3, r2
 81022ca:	d004      	beq.n	81022d6 <HAL_ADC_Init+0x112>
 81022cc:	687b      	ldr	r3, [r7, #4]
 81022ce:	681b      	ldr	r3, [r3, #0]
 81022d0:	4a64      	ldr	r2, [pc, #400]	; (8102464 <HAL_ADC_Init+0x2a0>)
 81022d2:	4293      	cmp	r3, r2
 81022d4:	d10e      	bne.n	81022f4 <HAL_ADC_Init+0x130>
 81022d6:	4862      	ldr	r0, [pc, #392]	; (8102460 <HAL_ADC_Init+0x29c>)
 81022d8:	f7ff ff26 	bl	8102128 <LL_ADC_IsEnabled>
 81022dc:	4604      	mov	r4, r0
 81022de:	4861      	ldr	r0, [pc, #388]	; (8102464 <HAL_ADC_Init+0x2a0>)
 81022e0:	f7ff ff22 	bl	8102128 <LL_ADC_IsEnabled>
 81022e4:	4603      	mov	r3, r0
 81022e6:	4323      	orrs	r3, r4
 81022e8:	2b00      	cmp	r3, #0
 81022ea:	bf0c      	ite	eq
 81022ec:	2301      	moveq	r3, #1
 81022ee:	2300      	movne	r3, #0
 81022f0:	b2db      	uxtb	r3, r3
 81022f2:	e008      	b.n	8102306 <HAL_ADC_Init+0x142>
 81022f4:	485c      	ldr	r0, [pc, #368]	; (8102468 <HAL_ADC_Init+0x2a4>)
 81022f6:	f7ff ff17 	bl	8102128 <LL_ADC_IsEnabled>
 81022fa:	4603      	mov	r3, r0
 81022fc:	2b00      	cmp	r3, #0
 81022fe:	bf0c      	ite	eq
 8102300:	2301      	moveq	r3, #1
 8102302:	2300      	movne	r3, #0
 8102304:	b2db      	uxtb	r3, r3
 8102306:	2b00      	cmp	r3, #0
 8102308:	d012      	beq.n	8102330 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 810230a:	687b      	ldr	r3, [r7, #4]
 810230c:	681b      	ldr	r3, [r3, #0]
 810230e:	4a54      	ldr	r2, [pc, #336]	; (8102460 <HAL_ADC_Init+0x29c>)
 8102310:	4293      	cmp	r3, r2
 8102312:	d004      	beq.n	810231e <HAL_ADC_Init+0x15a>
 8102314:	687b      	ldr	r3, [r7, #4]
 8102316:	681b      	ldr	r3, [r3, #0]
 8102318:	4a52      	ldr	r2, [pc, #328]	; (8102464 <HAL_ADC_Init+0x2a0>)
 810231a:	4293      	cmp	r3, r2
 810231c:	d101      	bne.n	8102322 <HAL_ADC_Init+0x15e>
 810231e:	4a53      	ldr	r2, [pc, #332]	; (810246c <HAL_ADC_Init+0x2a8>)
 8102320:	e000      	b.n	8102324 <HAL_ADC_Init+0x160>
 8102322:	4a53      	ldr	r2, [pc, #332]	; (8102470 <HAL_ADC_Init+0x2ac>)
 8102324:	687b      	ldr	r3, [r7, #4]
 8102326:	685b      	ldr	r3, [r3, #4]
 8102328:	4619      	mov	r1, r3
 810232a:	4610      	mov	r0, r2
 810232c:	f7ff fd68 	bl	8101e00 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102330:	f7ff fd5a 	bl	8101de8 <HAL_GetREVID>
 8102334:	4603      	mov	r3, r0
 8102336:	f241 0203 	movw	r2, #4099	; 0x1003
 810233a:	4293      	cmp	r3, r2
 810233c:	d914      	bls.n	8102368 <HAL_ADC_Init+0x1a4>
 810233e:	687b      	ldr	r3, [r7, #4]
 8102340:	689b      	ldr	r3, [r3, #8]
 8102342:	2b10      	cmp	r3, #16
 8102344:	d110      	bne.n	8102368 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102346:	687b      	ldr	r3, [r7, #4]
 8102348:	7d5b      	ldrb	r3, [r3, #21]
 810234a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810234c:	687b      	ldr	r3, [r7, #4]
 810234e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102350:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102356:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102358:	687b      	ldr	r3, [r7, #4]
 810235a:	7f1b      	ldrb	r3, [r3, #28]
 810235c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810235e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102360:	f043 030c 	orr.w	r3, r3, #12
 8102364:	61bb      	str	r3, [r7, #24]
 8102366:	e00d      	b.n	8102384 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102368:	687b      	ldr	r3, [r7, #4]
 810236a:	7d5b      	ldrb	r3, [r3, #21]
 810236c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 810236e:	687b      	ldr	r3, [r7, #4]
 8102370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102372:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102374:	687b      	ldr	r3, [r7, #4]
 8102376:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102378:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 810237a:	687b      	ldr	r3, [r7, #4]
 810237c:	7f1b      	ldrb	r3, [r3, #28]
 810237e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102380:	4313      	orrs	r3, r2
 8102382:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102384:	687b      	ldr	r3, [r7, #4]
 8102386:	7f1b      	ldrb	r3, [r3, #28]
 8102388:	2b01      	cmp	r3, #1
 810238a:	d106      	bne.n	810239a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 810238c:	687b      	ldr	r3, [r7, #4]
 810238e:	6a1b      	ldr	r3, [r3, #32]
 8102390:	3b01      	subs	r3, #1
 8102392:	045b      	lsls	r3, r3, #17
 8102394:	69ba      	ldr	r2, [r7, #24]
 8102396:	4313      	orrs	r3, r2
 8102398:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 810239a:	687b      	ldr	r3, [r7, #4]
 810239c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810239e:	2b00      	cmp	r3, #0
 81023a0:	d009      	beq.n	81023b6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81023a2:	687b      	ldr	r3, [r7, #4]
 81023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81023a6:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 81023aa:	687b      	ldr	r3, [r7, #4]
 81023ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81023ae:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 81023b0:	69ba      	ldr	r2, [r7, #24]
 81023b2:	4313      	orrs	r3, r2
 81023b4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 81023b6:	687b      	ldr	r3, [r7, #4]
 81023b8:	681b      	ldr	r3, [r3, #0]
 81023ba:	68da      	ldr	r2, [r3, #12]
 81023bc:	4b2d      	ldr	r3, [pc, #180]	; (8102474 <HAL_ADC_Init+0x2b0>)
 81023be:	4013      	ands	r3, r2
 81023c0:	687a      	ldr	r2, [r7, #4]
 81023c2:	6812      	ldr	r2, [r2, #0]
 81023c4:	69b9      	ldr	r1, [r7, #24]
 81023c6:	430b      	orrs	r3, r1
 81023c8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81023ca:	687b      	ldr	r3, [r7, #4]
 81023cc:	681b      	ldr	r3, [r3, #0]
 81023ce:	4618      	mov	r0, r3
 81023d0:	f7ff fed1 	bl	8102176 <LL_ADC_REG_IsConversionOngoing>
 81023d4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81023d6:	687b      	ldr	r3, [r7, #4]
 81023d8:	681b      	ldr	r3, [r3, #0]
 81023da:	4618      	mov	r0, r3
 81023dc:	f7ff fede 	bl	810219c <LL_ADC_INJ_IsConversionOngoing>
 81023e0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81023e2:	693b      	ldr	r3, [r7, #16]
 81023e4:	2b00      	cmp	r3, #0
 81023e6:	d15f      	bne.n	81024a8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 81023e8:	68fb      	ldr	r3, [r7, #12]
 81023ea:	2b00      	cmp	r3, #0
 81023ec:	d15c      	bne.n	81024a8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 81023ee:	687b      	ldr	r3, [r7, #4]
 81023f0:	7d1b      	ldrb	r3, [r3, #20]
 81023f2:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 81023f4:	687b      	ldr	r3, [r7, #4]
 81023f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 81023f8:	4313      	orrs	r3, r2
 81023fa:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 81023fc:	687b      	ldr	r3, [r7, #4]
 81023fe:	681b      	ldr	r3, [r3, #0]
 8102400:	68db      	ldr	r3, [r3, #12]
 8102402:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8102406:	f023 0303 	bic.w	r3, r3, #3
 810240a:	687a      	ldr	r2, [r7, #4]
 810240c:	6812      	ldr	r2, [r2, #0]
 810240e:	69b9      	ldr	r1, [r7, #24]
 8102410:	430b      	orrs	r3, r1
 8102412:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102414:	687b      	ldr	r3, [r7, #4]
 8102416:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 810241a:	2b01      	cmp	r3, #1
 810241c:	d12e      	bne.n	810247c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 810241e:	687b      	ldr	r3, [r7, #4]
 8102420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102422:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102424:	687b      	ldr	r3, [r7, #4]
 8102426:	681b      	ldr	r3, [r3, #0]
 8102428:	691a      	ldr	r2, [r3, #16]
 810242a:	4b13      	ldr	r3, [pc, #76]	; (8102478 <HAL_ADC_Init+0x2b4>)
 810242c:	4013      	ands	r3, r2
 810242e:	687a      	ldr	r2, [r7, #4]
 8102430:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8102432:	3a01      	subs	r2, #1
 8102434:	0411      	lsls	r1, r2, #16
 8102436:	687a      	ldr	r2, [r7, #4]
 8102438:	6c12      	ldr	r2, [r2, #64]	; 0x40
 810243a:	4311      	orrs	r1, r2
 810243c:	687a      	ldr	r2, [r7, #4]
 810243e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102440:	4311      	orrs	r1, r2
 8102442:	687a      	ldr	r2, [r7, #4]
 8102444:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8102446:	430a      	orrs	r2, r1
 8102448:	431a      	orrs	r2, r3
 810244a:	687b      	ldr	r3, [r7, #4]
 810244c:	681b      	ldr	r3, [r3, #0]
 810244e:	f042 0201 	orr.w	r2, r2, #1
 8102452:	611a      	str	r2, [r3, #16]
 8102454:	e01a      	b.n	810248c <HAL_ADC_Init+0x2c8>
 8102456:	bf00      	nop
 8102458:	10000000 	.word	0x10000000
 810245c:	053e2d63 	.word	0x053e2d63
 8102460:	40022000 	.word	0x40022000
 8102464:	40022100 	.word	0x40022100
 8102468:	58026000 	.word	0x58026000
 810246c:	40022300 	.word	0x40022300
 8102470:	58026300 	.word	0x58026300
 8102474:	fff0c003 	.word	0xfff0c003
 8102478:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 810247c:	687b      	ldr	r3, [r7, #4]
 810247e:	681b      	ldr	r3, [r3, #0]
 8102480:	691a      	ldr	r2, [r3, #16]
 8102482:	687b      	ldr	r3, [r7, #4]
 8102484:	681b      	ldr	r3, [r3, #0]
 8102486:	f022 0201 	bic.w	r2, r2, #1
 810248a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 810248c:	687b      	ldr	r3, [r7, #4]
 810248e:	681b      	ldr	r3, [r3, #0]
 8102490:	691b      	ldr	r3, [r3, #16]
 8102492:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8102496:	687b      	ldr	r3, [r7, #4]
 8102498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810249a:	687b      	ldr	r3, [r7, #4]
 810249c:	681b      	ldr	r3, [r3, #0]
 810249e:	430a      	orrs	r2, r1
 81024a0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 81024a2:	6878      	ldr	r0, [r7, #4]
 81024a4:	f000 fdd6 	bl	8103054 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 81024a8:	687b      	ldr	r3, [r7, #4]
 81024aa:	68db      	ldr	r3, [r3, #12]
 81024ac:	2b01      	cmp	r3, #1
 81024ae:	d10c      	bne.n	81024ca <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 81024b0:	687b      	ldr	r3, [r7, #4]
 81024b2:	681b      	ldr	r3, [r3, #0]
 81024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81024b6:	f023 010f 	bic.w	r1, r3, #15
 81024ba:	687b      	ldr	r3, [r7, #4]
 81024bc:	699b      	ldr	r3, [r3, #24]
 81024be:	1e5a      	subs	r2, r3, #1
 81024c0:	687b      	ldr	r3, [r7, #4]
 81024c2:	681b      	ldr	r3, [r3, #0]
 81024c4:	430a      	orrs	r2, r1
 81024c6:	631a      	str	r2, [r3, #48]	; 0x30
 81024c8:	e007      	b.n	81024da <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81024ca:	687b      	ldr	r3, [r7, #4]
 81024cc:	681b      	ldr	r3, [r3, #0]
 81024ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81024d0:	687b      	ldr	r3, [r7, #4]
 81024d2:	681b      	ldr	r3, [r3, #0]
 81024d4:	f022 020f 	bic.w	r2, r2, #15
 81024d8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 81024da:	687b      	ldr	r3, [r7, #4]
 81024dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024de:	f023 0303 	bic.w	r3, r3, #3
 81024e2:	f043 0201 	orr.w	r2, r3, #1
 81024e6:	687b      	ldr	r3, [r7, #4]
 81024e8:	655a      	str	r2, [r3, #84]	; 0x54
 81024ea:	e007      	b.n	81024fc <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81024ec:	687b      	ldr	r3, [r7, #4]
 81024ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81024f0:	f043 0210 	orr.w	r2, r3, #16
 81024f4:	687b      	ldr	r3, [r7, #4]
 81024f6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 81024f8:	2301      	movs	r3, #1
 81024fa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 81024fc:	7ffb      	ldrb	r3, [r7, #31]
}
 81024fe:	4618      	mov	r0, r3
 8102500:	3724      	adds	r7, #36	; 0x24
 8102502:	46bd      	mov	sp, r7
 8102504:	bd90      	pop	{r4, r7, pc}
 8102506:	bf00      	nop

08102508 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8102508:	b580      	push	{r7, lr}
 810250a:	b086      	sub	sp, #24
 810250c:	af00      	add	r7, sp, #0
 810250e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102510:	687b      	ldr	r3, [r7, #4]
 8102512:	681b      	ldr	r3, [r3, #0]
 8102514:	4a5d      	ldr	r2, [pc, #372]	; (810268c <HAL_ADC_Start+0x184>)
 8102516:	4293      	cmp	r3, r2
 8102518:	d004      	beq.n	8102524 <HAL_ADC_Start+0x1c>
 810251a:	687b      	ldr	r3, [r7, #4]
 810251c:	681b      	ldr	r3, [r3, #0]
 810251e:	4a5c      	ldr	r2, [pc, #368]	; (8102690 <HAL_ADC_Start+0x188>)
 8102520:	4293      	cmp	r3, r2
 8102522:	d101      	bne.n	8102528 <HAL_ADC_Start+0x20>
 8102524:	4b5b      	ldr	r3, [pc, #364]	; (8102694 <HAL_ADC_Start+0x18c>)
 8102526:	e000      	b.n	810252a <HAL_ADC_Start+0x22>
 8102528:	4b5b      	ldr	r3, [pc, #364]	; (8102698 <HAL_ADC_Start+0x190>)
 810252a:	4618      	mov	r0, r3
 810252c:	f7ff fd7e 	bl	810202c <LL_ADC_GetMultimode>
 8102530:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102532:	687b      	ldr	r3, [r7, #4]
 8102534:	681b      	ldr	r3, [r3, #0]
 8102536:	4618      	mov	r0, r3
 8102538:	f7ff fe1d 	bl	8102176 <LL_ADC_REG_IsConversionOngoing>
 810253c:	4603      	mov	r3, r0
 810253e:	2b00      	cmp	r3, #0
 8102540:	f040 809c 	bne.w	810267c <HAL_ADC_Start+0x174>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8102544:	687b      	ldr	r3, [r7, #4]
 8102546:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 810254a:	2b01      	cmp	r3, #1
 810254c:	d101      	bne.n	8102552 <HAL_ADC_Start+0x4a>
 810254e:	2302      	movs	r3, #2
 8102550:	e097      	b.n	8102682 <HAL_ADC_Start+0x17a>
 8102552:	687b      	ldr	r3, [r7, #4]
 8102554:	2201      	movs	r2, #1
 8102556:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 810255a:	6878      	ldr	r0, [r7, #4]
 810255c:	f000 fcf0 	bl	8102f40 <ADC_Enable>
 8102560:	4603      	mov	r3, r0
 8102562:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8102564:	7dfb      	ldrb	r3, [r7, #23]
 8102566:	2b00      	cmp	r3, #0
 8102568:	f040 8083 	bne.w	8102672 <HAL_ADC_Start+0x16a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 810256c:	687b      	ldr	r3, [r7, #4]
 810256e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102570:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102574:	f023 0301 	bic.w	r3, r3, #1
 8102578:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 810257c:	687b      	ldr	r3, [r7, #4]
 810257e:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102580:	687b      	ldr	r3, [r7, #4]
 8102582:	681b      	ldr	r3, [r3, #0]
 8102584:	4a42      	ldr	r2, [pc, #264]	; (8102690 <HAL_ADC_Start+0x188>)
 8102586:	4293      	cmp	r3, r2
 8102588:	d002      	beq.n	8102590 <HAL_ADC_Start+0x88>
 810258a:	687b      	ldr	r3, [r7, #4]
 810258c:	681b      	ldr	r3, [r3, #0]
 810258e:	e000      	b.n	8102592 <HAL_ADC_Start+0x8a>
 8102590:	4b3e      	ldr	r3, [pc, #248]	; (810268c <HAL_ADC_Start+0x184>)
 8102592:	687a      	ldr	r2, [r7, #4]
 8102594:	6812      	ldr	r2, [r2, #0]
 8102596:	4293      	cmp	r3, r2
 8102598:	d002      	beq.n	81025a0 <HAL_ADC_Start+0x98>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810259a:	693b      	ldr	r3, [r7, #16]
 810259c:	2b00      	cmp	r3, #0
 810259e:	d105      	bne.n	81025ac <HAL_ADC_Start+0xa4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 81025a0:	687b      	ldr	r3, [r7, #4]
 81025a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81025a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 81025a8:	687b      	ldr	r3, [r7, #4]
 81025aa:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 81025ac:	687b      	ldr	r3, [r7, #4]
 81025ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81025b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81025b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81025b8:	d106      	bne.n	81025c8 <HAL_ADC_Start+0xc0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 81025ba:	687b      	ldr	r3, [r7, #4]
 81025bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81025be:	f023 0206 	bic.w	r2, r3, #6
 81025c2:	687b      	ldr	r3, [r7, #4]
 81025c4:	659a      	str	r2, [r3, #88]	; 0x58
 81025c6:	e002      	b.n	81025ce <HAL_ADC_Start+0xc6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 81025c8:	687b      	ldr	r3, [r7, #4]
 81025ca:	2200      	movs	r2, #0
 81025cc:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 81025ce:	687b      	ldr	r3, [r7, #4]
 81025d0:	681b      	ldr	r3, [r3, #0]
 81025d2:	221c      	movs	r2, #28
 81025d4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 81025d6:	687b      	ldr	r3, [r7, #4]
 81025d8:	2200      	movs	r2, #0
 81025da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81025de:	687b      	ldr	r3, [r7, #4]
 81025e0:	681b      	ldr	r3, [r3, #0]
 81025e2:	4a2b      	ldr	r2, [pc, #172]	; (8102690 <HAL_ADC_Start+0x188>)
 81025e4:	4293      	cmp	r3, r2
 81025e6:	d002      	beq.n	81025ee <HAL_ADC_Start+0xe6>
 81025e8:	687b      	ldr	r3, [r7, #4]
 81025ea:	681b      	ldr	r3, [r3, #0]
 81025ec:	e000      	b.n	81025f0 <HAL_ADC_Start+0xe8>
 81025ee:	4b27      	ldr	r3, [pc, #156]	; (810268c <HAL_ADC_Start+0x184>)
 81025f0:	687a      	ldr	r2, [r7, #4]
 81025f2:	6812      	ldr	r2, [r2, #0]
 81025f4:	4293      	cmp	r3, r2
 81025f6:	d008      	beq.n	810260a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81025f8:	693b      	ldr	r3, [r7, #16]
 81025fa:	2b00      	cmp	r3, #0
 81025fc:	d005      	beq.n	810260a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 81025fe:	693b      	ldr	r3, [r7, #16]
 8102600:	2b05      	cmp	r3, #5
 8102602:	d002      	beq.n	810260a <HAL_ADC_Start+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8102604:	693b      	ldr	r3, [r7, #16]
 8102606:	2b09      	cmp	r3, #9
 8102608:	d114      	bne.n	8102634 <HAL_ADC_Start+0x12c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 810260a:	687b      	ldr	r3, [r7, #4]
 810260c:	681b      	ldr	r3, [r3, #0]
 810260e:	68db      	ldr	r3, [r3, #12]
 8102610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8102614:	2b00      	cmp	r3, #0
 8102616:	d007      	beq.n	8102628 <HAL_ADC_Start+0x120>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8102618:	687b      	ldr	r3, [r7, #4]
 810261a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810261c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8102620:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8102624:	687b      	ldr	r3, [r7, #4]
 8102626:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8102628:	687b      	ldr	r3, [r7, #4]
 810262a:	681b      	ldr	r3, [r3, #0]
 810262c:	4618      	mov	r0, r3
 810262e:	f7ff fd8e 	bl	810214e <LL_ADC_REG_StartConversion>
 8102632:	e025      	b.n	8102680 <HAL_ADC_Start+0x178>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8102634:	687b      	ldr	r3, [r7, #4]
 8102636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102638:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 810263c:	687b      	ldr	r3, [r7, #4]
 810263e:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	681b      	ldr	r3, [r3, #0]
 8102644:	4a12      	ldr	r2, [pc, #72]	; (8102690 <HAL_ADC_Start+0x188>)
 8102646:	4293      	cmp	r3, r2
 8102648:	d002      	beq.n	8102650 <HAL_ADC_Start+0x148>
 810264a:	687b      	ldr	r3, [r7, #4]
 810264c:	681b      	ldr	r3, [r3, #0]
 810264e:	e000      	b.n	8102652 <HAL_ADC_Start+0x14a>
 8102650:	4b0e      	ldr	r3, [pc, #56]	; (810268c <HAL_ADC_Start+0x184>)
 8102652:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8102654:	68fb      	ldr	r3, [r7, #12]
 8102656:	68db      	ldr	r3, [r3, #12]
 8102658:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810265c:	2b00      	cmp	r3, #0
 810265e:	d00f      	beq.n	8102680 <HAL_ADC_Start+0x178>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8102660:	687b      	ldr	r3, [r7, #4]
 8102662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102664:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8102668:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 810266c:	687b      	ldr	r3, [r7, #4]
 810266e:	655a      	str	r2, [r3, #84]	; 0x54
 8102670:	e006      	b.n	8102680 <HAL_ADC_Start+0x178>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	2200      	movs	r2, #0
 8102676:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 810267a:	e001      	b.n	8102680 <HAL_ADC_Start+0x178>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 810267c:	2302      	movs	r3, #2
 810267e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8102680:	7dfb      	ldrb	r3, [r7, #23]
}
 8102682:	4618      	mov	r0, r3
 8102684:	3718      	adds	r7, #24
 8102686:	46bd      	mov	sp, r7
 8102688:	bd80      	pop	{r7, pc}
 810268a:	bf00      	nop
 810268c:	40022000 	.word	0x40022000
 8102690:	40022100 	.word	0x40022100
 8102694:	40022300 	.word	0x40022300
 8102698:	58026300 	.word	0x58026300

0810269c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 810269c:	b580      	push	{r7, lr}
 810269e:	b088      	sub	sp, #32
 81026a0:	af00      	add	r7, sp, #0
 81026a2:	6078      	str	r0, [r7, #4]
 81026a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81026a6:	687b      	ldr	r3, [r7, #4]
 81026a8:	681b      	ldr	r3, [r3, #0]
 81026aa:	4a72      	ldr	r2, [pc, #456]	; (8102874 <HAL_ADC_PollForConversion+0x1d8>)
 81026ac:	4293      	cmp	r3, r2
 81026ae:	d004      	beq.n	81026ba <HAL_ADC_PollForConversion+0x1e>
 81026b0:	687b      	ldr	r3, [r7, #4]
 81026b2:	681b      	ldr	r3, [r3, #0]
 81026b4:	4a70      	ldr	r2, [pc, #448]	; (8102878 <HAL_ADC_PollForConversion+0x1dc>)
 81026b6:	4293      	cmp	r3, r2
 81026b8:	d101      	bne.n	81026be <HAL_ADC_PollForConversion+0x22>
 81026ba:	4b70      	ldr	r3, [pc, #448]	; (810287c <HAL_ADC_PollForConversion+0x1e0>)
 81026bc:	e000      	b.n	81026c0 <HAL_ADC_PollForConversion+0x24>
 81026be:	4b70      	ldr	r3, [pc, #448]	; (8102880 <HAL_ADC_PollForConversion+0x1e4>)
 81026c0:	4618      	mov	r0, r3
 81026c2:	f7ff fcb3 	bl	810202c <LL_ADC_GetMultimode>
 81026c6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 81026c8:	687b      	ldr	r3, [r7, #4]
 81026ca:	691b      	ldr	r3, [r3, #16]
 81026cc:	2b08      	cmp	r3, #8
 81026ce:	d102      	bne.n	81026d6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 81026d0:	2308      	movs	r3, #8
 81026d2:	61fb      	str	r3, [r7, #28]
 81026d4:	e037      	b.n	8102746 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 81026d6:	697b      	ldr	r3, [r7, #20]
 81026d8:	2b00      	cmp	r3, #0
 81026da:	d005      	beq.n	81026e8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 81026dc:	697b      	ldr	r3, [r7, #20]
 81026de:	2b05      	cmp	r3, #5
 81026e0:	d002      	beq.n	81026e8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 81026e2:	697b      	ldr	r3, [r7, #20]
 81026e4:	2b09      	cmp	r3, #9
 81026e6:	d111      	bne.n	810270c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 81026e8:	687b      	ldr	r3, [r7, #4]
 81026ea:	681b      	ldr	r3, [r3, #0]
 81026ec:	68db      	ldr	r3, [r3, #12]
 81026ee:	f003 0301 	and.w	r3, r3, #1
 81026f2:	2b00      	cmp	r3, #0
 81026f4:	d007      	beq.n	8102706 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81026f6:	687b      	ldr	r3, [r7, #4]
 81026f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81026fa:	f043 0220 	orr.w	r2, r3, #32
 81026fe:	687b      	ldr	r3, [r7, #4]
 8102700:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8102702:	2301      	movs	r3, #1
 8102704:	e0b1      	b.n	810286a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8102706:	2304      	movs	r3, #4
 8102708:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 810270a:	e01c      	b.n	8102746 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 810270c:	687b      	ldr	r3, [r7, #4]
 810270e:	681b      	ldr	r3, [r3, #0]
 8102710:	4a58      	ldr	r2, [pc, #352]	; (8102874 <HAL_ADC_PollForConversion+0x1d8>)
 8102712:	4293      	cmp	r3, r2
 8102714:	d004      	beq.n	8102720 <HAL_ADC_PollForConversion+0x84>
 8102716:	687b      	ldr	r3, [r7, #4]
 8102718:	681b      	ldr	r3, [r3, #0]
 810271a:	4a57      	ldr	r2, [pc, #348]	; (8102878 <HAL_ADC_PollForConversion+0x1dc>)
 810271c:	4293      	cmp	r3, r2
 810271e:	d101      	bne.n	8102724 <HAL_ADC_PollForConversion+0x88>
 8102720:	4b56      	ldr	r3, [pc, #344]	; (810287c <HAL_ADC_PollForConversion+0x1e0>)
 8102722:	e000      	b.n	8102726 <HAL_ADC_PollForConversion+0x8a>
 8102724:	4b56      	ldr	r3, [pc, #344]	; (8102880 <HAL_ADC_PollForConversion+0x1e4>)
 8102726:	4618      	mov	r0, r3
 8102728:	f7ff fc8e 	bl	8102048 <LL_ADC_GetMultiDMATransfer>
 810272c:	4603      	mov	r3, r0
 810272e:	2b00      	cmp	r3, #0
 8102730:	d007      	beq.n	8102742 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102732:	687b      	ldr	r3, [r7, #4]
 8102734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102736:	f043 0220 	orr.w	r2, r3, #32
 810273a:	687b      	ldr	r3, [r7, #4]
 810273c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 810273e:	2301      	movs	r3, #1
 8102740:	e093      	b.n	810286a <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8102742:	2304      	movs	r3, #4
 8102744:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8102746:	f7ff fb1f 	bl	8101d88 <HAL_GetTick>
 810274a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 810274c:	e021      	b.n	8102792 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 810274e:	683b      	ldr	r3, [r7, #0]
 8102750:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8102754:	d01d      	beq.n	8102792 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8102756:	f7ff fb17 	bl	8101d88 <HAL_GetTick>
 810275a:	4602      	mov	r2, r0
 810275c:	693b      	ldr	r3, [r7, #16]
 810275e:	1ad3      	subs	r3, r2, r3
 8102760:	683a      	ldr	r2, [r7, #0]
 8102762:	429a      	cmp	r2, r3
 8102764:	d302      	bcc.n	810276c <HAL_ADC_PollForConversion+0xd0>
 8102766:	683b      	ldr	r3, [r7, #0]
 8102768:	2b00      	cmp	r3, #0
 810276a:	d112      	bne.n	8102792 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 810276c:	687b      	ldr	r3, [r7, #4]
 810276e:	681b      	ldr	r3, [r3, #0]
 8102770:	681a      	ldr	r2, [r3, #0]
 8102772:	69fb      	ldr	r3, [r7, #28]
 8102774:	4013      	ands	r3, r2
 8102776:	2b00      	cmp	r3, #0
 8102778:	d10b      	bne.n	8102792 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 810277a:	687b      	ldr	r3, [r7, #4]
 810277c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810277e:	f043 0204 	orr.w	r2, r3, #4
 8102782:	687b      	ldr	r3, [r7, #4]
 8102784:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8102786:	687b      	ldr	r3, [r7, #4]
 8102788:	2200      	movs	r2, #0
 810278a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 810278e:	2303      	movs	r3, #3
 8102790:	e06b      	b.n	810286a <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8102792:	687b      	ldr	r3, [r7, #4]
 8102794:	681b      	ldr	r3, [r3, #0]
 8102796:	681a      	ldr	r2, [r3, #0]
 8102798:	69fb      	ldr	r3, [r7, #28]
 810279a:	4013      	ands	r3, r2
 810279c:	2b00      	cmp	r3, #0
 810279e:	d0d6      	beq.n	810274e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 81027a0:	687b      	ldr	r3, [r7, #4]
 81027a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027a4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 81027a8:	687b      	ldr	r3, [r7, #4]
 81027aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	681b      	ldr	r3, [r3, #0]
 81027b0:	4618      	mov	r0, r3
 81027b2:	f7ff fbad 	bl	8101f10 <LL_ADC_REG_IsTriggerSourceSWStart>
 81027b6:	4603      	mov	r3, r0
 81027b8:	2b00      	cmp	r3, #0
 81027ba:	d01c      	beq.n	81027f6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 81027bc:	687b      	ldr	r3, [r7, #4]
 81027be:	7d5b      	ldrb	r3, [r3, #21]
 81027c0:	2b00      	cmp	r3, #0
 81027c2:	d118      	bne.n	81027f6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 81027c4:	687b      	ldr	r3, [r7, #4]
 81027c6:	681b      	ldr	r3, [r3, #0]
 81027c8:	681b      	ldr	r3, [r3, #0]
 81027ca:	f003 0308 	and.w	r3, r3, #8
 81027ce:	2b08      	cmp	r3, #8
 81027d0:	d111      	bne.n	81027f6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81027d2:	687b      	ldr	r3, [r7, #4]
 81027d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 81027da:	687b      	ldr	r3, [r7, #4]
 81027dc:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 81027de:	687b      	ldr	r3, [r7, #4]
 81027e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 81027e6:	2b00      	cmp	r3, #0
 81027e8:	d105      	bne.n	81027f6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81027ee:	f043 0201 	orr.w	r2, r3, #1
 81027f2:	687b      	ldr	r3, [r7, #4]
 81027f4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 81027f6:	687b      	ldr	r3, [r7, #4]
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	4a1f      	ldr	r2, [pc, #124]	; (8102878 <HAL_ADC_PollForConversion+0x1dc>)
 81027fc:	4293      	cmp	r3, r2
 81027fe:	d002      	beq.n	8102806 <HAL_ADC_PollForConversion+0x16a>
 8102800:	687b      	ldr	r3, [r7, #4]
 8102802:	681b      	ldr	r3, [r3, #0]
 8102804:	e000      	b.n	8102808 <HAL_ADC_PollForConversion+0x16c>
 8102806:	4b1b      	ldr	r3, [pc, #108]	; (8102874 <HAL_ADC_PollForConversion+0x1d8>)
 8102808:	687a      	ldr	r2, [r7, #4]
 810280a:	6812      	ldr	r2, [r2, #0]
 810280c:	4293      	cmp	r3, r2
 810280e:	d008      	beq.n	8102822 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102810:	697b      	ldr	r3, [r7, #20]
 8102812:	2b00      	cmp	r3, #0
 8102814:	d005      	beq.n	8102822 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8102816:	697b      	ldr	r3, [r7, #20]
 8102818:	2b05      	cmp	r3, #5
 810281a:	d002      	beq.n	8102822 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 810281c:	697b      	ldr	r3, [r7, #20]
 810281e:	2b09      	cmp	r3, #9
 8102820:	d104      	bne.n	810282c <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8102822:	687b      	ldr	r3, [r7, #4]
 8102824:	681b      	ldr	r3, [r3, #0]
 8102826:	68db      	ldr	r3, [r3, #12]
 8102828:	61bb      	str	r3, [r7, #24]
 810282a:	e00c      	b.n	8102846 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 810282c:	687b      	ldr	r3, [r7, #4]
 810282e:	681b      	ldr	r3, [r3, #0]
 8102830:	4a11      	ldr	r2, [pc, #68]	; (8102878 <HAL_ADC_PollForConversion+0x1dc>)
 8102832:	4293      	cmp	r3, r2
 8102834:	d002      	beq.n	810283c <HAL_ADC_PollForConversion+0x1a0>
 8102836:	687b      	ldr	r3, [r7, #4]
 8102838:	681b      	ldr	r3, [r3, #0]
 810283a:	e000      	b.n	810283e <HAL_ADC_PollForConversion+0x1a2>
 810283c:	4b0d      	ldr	r3, [pc, #52]	; (8102874 <HAL_ADC_PollForConversion+0x1d8>)
 810283e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8102840:	68fb      	ldr	r3, [r7, #12]
 8102842:	68db      	ldr	r3, [r3, #12]
 8102844:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8102846:	69fb      	ldr	r3, [r7, #28]
 8102848:	2b08      	cmp	r3, #8
 810284a:	d104      	bne.n	8102856 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 810284c:	687b      	ldr	r3, [r7, #4]
 810284e:	681b      	ldr	r3, [r3, #0]
 8102850:	2208      	movs	r2, #8
 8102852:	601a      	str	r2, [r3, #0]
 8102854:	e008      	b.n	8102868 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8102856:	69bb      	ldr	r3, [r7, #24]
 8102858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810285c:	2b00      	cmp	r3, #0
 810285e:	d103      	bne.n	8102868 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8102860:	687b      	ldr	r3, [r7, #4]
 8102862:	681b      	ldr	r3, [r3, #0]
 8102864:	220c      	movs	r2, #12
 8102866:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8102868:	2300      	movs	r3, #0
}
 810286a:	4618      	mov	r0, r3
 810286c:	3720      	adds	r7, #32
 810286e:	46bd      	mov	sp, r7
 8102870:	bd80      	pop	{r7, pc}
 8102872:	bf00      	nop
 8102874:	40022000 	.word	0x40022000
 8102878:	40022100 	.word	0x40022100
 810287c:	40022300 	.word	0x40022300
 8102880:	58026300 	.word	0x58026300

08102884 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8102884:	b480      	push	{r7}
 8102886:	b083      	sub	sp, #12
 8102888:	af00      	add	r7, sp, #0
 810288a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 810288c:	687b      	ldr	r3, [r7, #4]
 810288e:	681b      	ldr	r3, [r3, #0]
 8102890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8102892:	4618      	mov	r0, r3
 8102894:	370c      	adds	r7, #12
 8102896:	46bd      	mov	sp, r7
 8102898:	f85d 7b04 	ldr.w	r7, [sp], #4
 810289c:	4770      	bx	lr
	...

081028a0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 81028a0:	b590      	push	{r4, r7, lr}
 81028a2:	b0a1      	sub	sp, #132	; 0x84
 81028a4:	af00      	add	r7, sp, #0
 81028a6:	6078      	str	r0, [r7, #4]
 81028a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81028aa:	2300      	movs	r3, #0
 81028ac:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 81028b0:	2300      	movs	r3, #0
 81028b2:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 81028b4:	683b      	ldr	r3, [r7, #0]
 81028b6:	68db      	ldr	r3, [r3, #12]
 81028b8:	4a9d      	ldr	r2, [pc, #628]	; (8102b30 <HAL_ADC_ConfigChannel+0x290>)
 81028ba:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81028bc:	687b      	ldr	r3, [r7, #4]
 81028be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81028c2:	2b01      	cmp	r3, #1
 81028c4:	d101      	bne.n	81028ca <HAL_ADC_ConfigChannel+0x2a>
 81028c6:	2302      	movs	r3, #2
 81028c8:	e321      	b.n	8102f0e <HAL_ADC_ConfigChannel+0x66e>
 81028ca:	687b      	ldr	r3, [r7, #4]
 81028cc:	2201      	movs	r2, #1
 81028ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81028d2:	687b      	ldr	r3, [r7, #4]
 81028d4:	681b      	ldr	r3, [r3, #0]
 81028d6:	4618      	mov	r0, r3
 81028d8:	f7ff fc4d 	bl	8102176 <LL_ADC_REG_IsConversionOngoing>
 81028dc:	4603      	mov	r3, r0
 81028de:	2b00      	cmp	r3, #0
 81028e0:	f040 8306 	bne.w	8102ef0 <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 81028e4:	683b      	ldr	r3, [r7, #0]
 81028e6:	681b      	ldr	r3, [r3, #0]
 81028e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81028ec:	2b00      	cmp	r3, #0
 81028ee:	d108      	bne.n	8102902 <HAL_ADC_ConfigChannel+0x62>
 81028f0:	683b      	ldr	r3, [r7, #0]
 81028f2:	681b      	ldr	r3, [r3, #0]
 81028f4:	0e9b      	lsrs	r3, r3, #26
 81028f6:	f003 031f 	and.w	r3, r3, #31
 81028fa:	2201      	movs	r2, #1
 81028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8102900:	e016      	b.n	8102930 <HAL_ADC_ConfigChannel+0x90>
 8102902:	683b      	ldr	r3, [r7, #0]
 8102904:	681b      	ldr	r3, [r3, #0]
 8102906:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102908:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810290a:	fa93 f3a3 	rbit	r3, r3
 810290e:	663b      	str	r3, [r7, #96]	; 0x60
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8102910:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8102912:	66bb      	str	r3, [r7, #104]	; 0x68
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8102914:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102916:	2b00      	cmp	r3, #0
 8102918:	d101      	bne.n	810291e <HAL_ADC_ConfigChannel+0x7e>
  {
    return 32U;
 810291a:	2320      	movs	r3, #32
 810291c:	e003      	b.n	8102926 <HAL_ADC_ConfigChannel+0x86>
  }
  return __builtin_clz(value);
 810291e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8102920:	fab3 f383 	clz	r3, r3
 8102924:	b2db      	uxtb	r3, r3
 8102926:	f003 031f 	and.w	r3, r3, #31
 810292a:	2201      	movs	r2, #1
 810292c:	fa02 f303 	lsl.w	r3, r2, r3
 8102930:	687a      	ldr	r2, [r7, #4]
 8102932:	6812      	ldr	r2, [r2, #0]
 8102934:	69d1      	ldr	r1, [r2, #28]
 8102936:	687a      	ldr	r2, [r7, #4]
 8102938:	6812      	ldr	r2, [r2, #0]
 810293a:	430b      	orrs	r3, r1
 810293c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 810293e:	687b      	ldr	r3, [r7, #4]
 8102940:	6818      	ldr	r0, [r3, #0]
 8102942:	683b      	ldr	r3, [r7, #0]
 8102944:	6859      	ldr	r1, [r3, #4]
 8102946:	683b      	ldr	r3, [r7, #0]
 8102948:	681b      	ldr	r3, [r3, #0]
 810294a:	461a      	mov	r2, r3
 810294c:	f7ff faf3 	bl	8101f36 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102950:	687b      	ldr	r3, [r7, #4]
 8102952:	681b      	ldr	r3, [r3, #0]
 8102954:	4618      	mov	r0, r3
 8102956:	f7ff fc0e 	bl	8102176 <LL_ADC_REG_IsConversionOngoing>
 810295a:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 810295c:	687b      	ldr	r3, [r7, #4]
 810295e:	681b      	ldr	r3, [r3, #0]
 8102960:	4618      	mov	r0, r3
 8102962:	f7ff fc1b 	bl	810219c <LL_ADC_INJ_IsConversionOngoing>
 8102966:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102968:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810296a:	2b00      	cmp	r3, #0
 810296c:	f040 80b3 	bne.w	8102ad6 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102970:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8102972:	2b00      	cmp	r3, #0
 8102974:	f040 80af 	bne.w	8102ad6 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8102978:	687b      	ldr	r3, [r7, #4]
 810297a:	6818      	ldr	r0, [r3, #0]
 810297c:	683b      	ldr	r3, [r7, #0]
 810297e:	6819      	ldr	r1, [r3, #0]
 8102980:	683b      	ldr	r3, [r7, #0]
 8102982:	689b      	ldr	r3, [r3, #8]
 8102984:	461a      	mov	r2, r3
 8102986:	f7ff fb02 	bl	8101f8e <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 810298a:	4b6a      	ldr	r3, [pc, #424]	; (8102b34 <HAL_ADC_ConfigChannel+0x294>)
 810298c:	681b      	ldr	r3, [r3, #0]
 810298e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8102992:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102996:	d10b      	bne.n	81029b0 <HAL_ADC_ConfigChannel+0x110>
 8102998:	683b      	ldr	r3, [r7, #0]
 810299a:	695a      	ldr	r2, [r3, #20]
 810299c:	687b      	ldr	r3, [r7, #4]
 810299e:	681b      	ldr	r3, [r3, #0]
 81029a0:	68db      	ldr	r3, [r3, #12]
 81029a2:	089b      	lsrs	r3, r3, #2
 81029a4:	f003 0307 	and.w	r3, r3, #7
 81029a8:	005b      	lsls	r3, r3, #1
 81029aa:	fa02 f303 	lsl.w	r3, r2, r3
 81029ae:	e01d      	b.n	81029ec <HAL_ADC_ConfigChannel+0x14c>
 81029b0:	687b      	ldr	r3, [r7, #4]
 81029b2:	681b      	ldr	r3, [r3, #0]
 81029b4:	68db      	ldr	r3, [r3, #12]
 81029b6:	f003 0310 	and.w	r3, r3, #16
 81029ba:	2b00      	cmp	r3, #0
 81029bc:	d10b      	bne.n	81029d6 <HAL_ADC_ConfigChannel+0x136>
 81029be:	683b      	ldr	r3, [r7, #0]
 81029c0:	695a      	ldr	r2, [r3, #20]
 81029c2:	687b      	ldr	r3, [r7, #4]
 81029c4:	681b      	ldr	r3, [r3, #0]
 81029c6:	68db      	ldr	r3, [r3, #12]
 81029c8:	089b      	lsrs	r3, r3, #2
 81029ca:	f003 0307 	and.w	r3, r3, #7
 81029ce:	005b      	lsls	r3, r3, #1
 81029d0:	fa02 f303 	lsl.w	r3, r2, r3
 81029d4:	e00a      	b.n	81029ec <HAL_ADC_ConfigChannel+0x14c>
 81029d6:	683b      	ldr	r3, [r7, #0]
 81029d8:	695a      	ldr	r2, [r3, #20]
 81029da:	687b      	ldr	r3, [r7, #4]
 81029dc:	681b      	ldr	r3, [r3, #0]
 81029de:	68db      	ldr	r3, [r3, #12]
 81029e0:	089b      	lsrs	r3, r3, #2
 81029e2:	f003 0304 	and.w	r3, r3, #4
 81029e6:	005b      	lsls	r3, r3, #1
 81029e8:	fa02 f303 	lsl.w	r3, r2, r3
 81029ec:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 81029ee:	683b      	ldr	r3, [r7, #0]
 81029f0:	691b      	ldr	r3, [r3, #16]
 81029f2:	2b04      	cmp	r3, #4
 81029f4:	d027      	beq.n	8102a46 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 81029f6:	687b      	ldr	r3, [r7, #4]
 81029f8:	6818      	ldr	r0, [r3, #0]
 81029fa:	683b      	ldr	r3, [r7, #0]
 81029fc:	6919      	ldr	r1, [r3, #16]
 81029fe:	683b      	ldr	r3, [r7, #0]
 8102a00:	681a      	ldr	r2, [r3, #0]
 8102a02:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8102a04:	f7ff fa30 	bl	8101e68 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102a08:	687b      	ldr	r3, [r7, #4]
 8102a0a:	6818      	ldr	r0, [r3, #0]
 8102a0c:	683b      	ldr	r3, [r7, #0]
 8102a0e:	6919      	ldr	r1, [r3, #16]
 8102a10:	683b      	ldr	r3, [r7, #0]
 8102a12:	7e5b      	ldrb	r3, [r3, #25]
 8102a14:	2b01      	cmp	r3, #1
 8102a16:	d102      	bne.n	8102a1e <HAL_ADC_ConfigChannel+0x17e>
 8102a18:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8102a1c:	e000      	b.n	8102a20 <HAL_ADC_ConfigChannel+0x180>
 8102a1e:	2300      	movs	r3, #0
 8102a20:	461a      	mov	r2, r3
 8102a22:	f7ff fa5a 	bl	8101eda <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102a26:	687b      	ldr	r3, [r7, #4]
 8102a28:	6818      	ldr	r0, [r3, #0]
 8102a2a:	683b      	ldr	r3, [r7, #0]
 8102a2c:	6919      	ldr	r1, [r3, #16]
 8102a2e:	683b      	ldr	r3, [r7, #0]
 8102a30:	7e1b      	ldrb	r3, [r3, #24]
 8102a32:	2b01      	cmp	r3, #1
 8102a34:	d102      	bne.n	8102a3c <HAL_ADC_ConfigChannel+0x19c>
 8102a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8102a3a:	e000      	b.n	8102a3e <HAL_ADC_ConfigChannel+0x19e>
 8102a3c:	2300      	movs	r3, #0
 8102a3e:	461a      	mov	r2, r3
 8102a40:	f7ff fa32 	bl	8101ea8 <LL_ADC_SetDataRightShift>
 8102a44:	e047      	b.n	8102ad6 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102a46:	687b      	ldr	r3, [r7, #4]
 8102a48:	681b      	ldr	r3, [r3, #0]
 8102a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102a4c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102a50:	683b      	ldr	r3, [r7, #0]
 8102a52:	681b      	ldr	r3, [r3, #0]
 8102a54:	069b      	lsls	r3, r3, #26
 8102a56:	429a      	cmp	r2, r3
 8102a58:	d107      	bne.n	8102a6a <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102a5a:	687b      	ldr	r3, [r7, #4]
 8102a5c:	681b      	ldr	r3, [r3, #0]
 8102a5e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8102a60:	687b      	ldr	r3, [r7, #4]
 8102a62:	681b      	ldr	r3, [r3, #0]
 8102a64:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102a68:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102a6a:	687b      	ldr	r3, [r7, #4]
 8102a6c:	681b      	ldr	r3, [r3, #0]
 8102a6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102a70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102a74:	683b      	ldr	r3, [r7, #0]
 8102a76:	681b      	ldr	r3, [r3, #0]
 8102a78:	069b      	lsls	r3, r3, #26
 8102a7a:	429a      	cmp	r2, r3
 8102a7c:	d107      	bne.n	8102a8e <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102a7e:	687b      	ldr	r3, [r7, #4]
 8102a80:	681b      	ldr	r3, [r3, #0]
 8102a82:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102a84:	687b      	ldr	r3, [r7, #4]
 8102a86:	681b      	ldr	r3, [r3, #0]
 8102a88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102a8c:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102a8e:	687b      	ldr	r3, [r7, #4]
 8102a90:	681b      	ldr	r3, [r3, #0]
 8102a92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8102a94:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102a98:	683b      	ldr	r3, [r7, #0]
 8102a9a:	681b      	ldr	r3, [r3, #0]
 8102a9c:	069b      	lsls	r3, r3, #26
 8102a9e:	429a      	cmp	r2, r3
 8102aa0:	d107      	bne.n	8102ab2 <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	681b      	ldr	r3, [r3, #0]
 8102aa6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8102aa8:	687b      	ldr	r3, [r7, #4]
 8102aaa:	681b      	ldr	r3, [r3, #0]
 8102aac:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102ab0:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	681b      	ldr	r3, [r3, #0]
 8102ab6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102ab8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102abc:	683b      	ldr	r3, [r7, #0]
 8102abe:	681b      	ldr	r3, [r3, #0]
 8102ac0:	069b      	lsls	r3, r3, #26
 8102ac2:	429a      	cmp	r2, r3
 8102ac4:	d107      	bne.n	8102ad6 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102ac6:	687b      	ldr	r3, [r7, #4]
 8102ac8:	681b      	ldr	r3, [r3, #0]
 8102aca:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8102acc:	687b      	ldr	r3, [r7, #4]
 8102ace:	681b      	ldr	r3, [r3, #0]
 8102ad0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8102ad4:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102ad6:	687b      	ldr	r3, [r7, #4]
 8102ad8:	681b      	ldr	r3, [r3, #0]
 8102ada:	4618      	mov	r0, r3
 8102adc:	f7ff fb24 	bl	8102128 <LL_ADC_IsEnabled>
 8102ae0:	4603      	mov	r3, r0
 8102ae2:	2b00      	cmp	r3, #0
 8102ae4:	f040 820d 	bne.w	8102f02 <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	6818      	ldr	r0, [r3, #0]
 8102aec:	683b      	ldr	r3, [r7, #0]
 8102aee:	6819      	ldr	r1, [r3, #0]
 8102af0:	683b      	ldr	r3, [r7, #0]
 8102af2:	68db      	ldr	r3, [r3, #12]
 8102af4:	461a      	mov	r2, r3
 8102af6:	f7ff fa75 	bl	8101fe4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102afa:	683b      	ldr	r3, [r7, #0]
 8102afc:	68db      	ldr	r3, [r3, #12]
 8102afe:	4a0c      	ldr	r2, [pc, #48]	; (8102b30 <HAL_ADC_ConfigChannel+0x290>)
 8102b00:	4293      	cmp	r3, r2
 8102b02:	f040 8133 	bne.w	8102d6c <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102b06:	687b      	ldr	r3, [r7, #4]
 8102b08:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102b0a:	683b      	ldr	r3, [r7, #0]
 8102b0c:	681b      	ldr	r3, [r3, #0]
 8102b0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b12:	2b00      	cmp	r3, #0
 8102b14:	d110      	bne.n	8102b38 <HAL_ADC_ConfigChannel+0x298>
 8102b16:	683b      	ldr	r3, [r7, #0]
 8102b18:	681b      	ldr	r3, [r3, #0]
 8102b1a:	0e9b      	lsrs	r3, r3, #26
 8102b1c:	3301      	adds	r3, #1
 8102b1e:	f003 031f 	and.w	r3, r3, #31
 8102b22:	2b09      	cmp	r3, #9
 8102b24:	bf94      	ite	ls
 8102b26:	2301      	movls	r3, #1
 8102b28:	2300      	movhi	r3, #0
 8102b2a:	b2db      	uxtb	r3, r3
 8102b2c:	e01e      	b.n	8102b6c <HAL_ADC_ConfigChannel+0x2cc>
 8102b2e:	bf00      	nop
 8102b30:	47ff0000 	.word	0x47ff0000
 8102b34:	5c001000 	.word	0x5c001000
 8102b38:	683b      	ldr	r3, [r7, #0]
 8102b3a:	681b      	ldr	r3, [r3, #0]
 8102b3c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102b3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8102b40:	fa93 f3a3 	rbit	r3, r3
 8102b44:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8102b46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8102b48:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8102b4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102b4c:	2b00      	cmp	r3, #0
 8102b4e:	d101      	bne.n	8102b54 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8102b50:	2320      	movs	r3, #32
 8102b52:	e003      	b.n	8102b5c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8102b54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8102b56:	fab3 f383 	clz	r3, r3
 8102b5a:	b2db      	uxtb	r3, r3
 8102b5c:	3301      	adds	r3, #1
 8102b5e:	f003 031f 	and.w	r3, r3, #31
 8102b62:	2b09      	cmp	r3, #9
 8102b64:	bf94      	ite	ls
 8102b66:	2301      	movls	r3, #1
 8102b68:	2300      	movhi	r3, #0
 8102b6a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102b6c:	2b00      	cmp	r3, #0
 8102b6e:	d079      	beq.n	8102c64 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102b70:	683b      	ldr	r3, [r7, #0]
 8102b72:	681b      	ldr	r3, [r3, #0]
 8102b74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102b78:	2b00      	cmp	r3, #0
 8102b7a:	d107      	bne.n	8102b8c <HAL_ADC_ConfigChannel+0x2ec>
 8102b7c:	683b      	ldr	r3, [r7, #0]
 8102b7e:	681b      	ldr	r3, [r3, #0]
 8102b80:	0e9b      	lsrs	r3, r3, #26
 8102b82:	3301      	adds	r3, #1
 8102b84:	069b      	lsls	r3, r3, #26
 8102b86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102b8a:	e015      	b.n	8102bb8 <HAL_ADC_ConfigChannel+0x318>
 8102b8c:	683b      	ldr	r3, [r7, #0]
 8102b8e:	681b      	ldr	r3, [r3, #0]
 8102b90:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102b92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8102b94:	fa93 f3a3 	rbit	r3, r3
 8102b98:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8102b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8102b9c:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8102b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102ba0:	2b00      	cmp	r3, #0
 8102ba2:	d101      	bne.n	8102ba8 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8102ba4:	2320      	movs	r3, #32
 8102ba6:	e003      	b.n	8102bb0 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8102ba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8102baa:	fab3 f383 	clz	r3, r3
 8102bae:	b2db      	uxtb	r3, r3
 8102bb0:	3301      	adds	r3, #1
 8102bb2:	069b      	lsls	r3, r3, #26
 8102bb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102bb8:	683b      	ldr	r3, [r7, #0]
 8102bba:	681b      	ldr	r3, [r3, #0]
 8102bbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102bc0:	2b00      	cmp	r3, #0
 8102bc2:	d109      	bne.n	8102bd8 <HAL_ADC_ConfigChannel+0x338>
 8102bc4:	683b      	ldr	r3, [r7, #0]
 8102bc6:	681b      	ldr	r3, [r3, #0]
 8102bc8:	0e9b      	lsrs	r3, r3, #26
 8102bca:	3301      	adds	r3, #1
 8102bcc:	f003 031f 	and.w	r3, r3, #31
 8102bd0:	2101      	movs	r1, #1
 8102bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8102bd6:	e017      	b.n	8102c08 <HAL_ADC_ConfigChannel+0x368>
 8102bd8:	683b      	ldr	r3, [r7, #0]
 8102bda:	681b      	ldr	r3, [r3, #0]
 8102bdc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102bde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8102be0:	fa93 f3a3 	rbit	r3, r3
 8102be4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8102be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8102be8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8102bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102bec:	2b00      	cmp	r3, #0
 8102bee:	d101      	bne.n	8102bf4 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 8102bf0:	2320      	movs	r3, #32
 8102bf2:	e003      	b.n	8102bfc <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8102bf4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8102bf6:	fab3 f383 	clz	r3, r3
 8102bfa:	b2db      	uxtb	r3, r3
 8102bfc:	3301      	adds	r3, #1
 8102bfe:	f003 031f 	and.w	r3, r3, #31
 8102c02:	2101      	movs	r1, #1
 8102c04:	fa01 f303 	lsl.w	r3, r1, r3
 8102c08:	ea42 0103 	orr.w	r1, r2, r3
 8102c0c:	683b      	ldr	r3, [r7, #0]
 8102c0e:	681b      	ldr	r3, [r3, #0]
 8102c10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c14:	2b00      	cmp	r3, #0
 8102c16:	d10a      	bne.n	8102c2e <HAL_ADC_ConfigChannel+0x38e>
 8102c18:	683b      	ldr	r3, [r7, #0]
 8102c1a:	681b      	ldr	r3, [r3, #0]
 8102c1c:	0e9b      	lsrs	r3, r3, #26
 8102c1e:	3301      	adds	r3, #1
 8102c20:	f003 021f 	and.w	r2, r3, #31
 8102c24:	4613      	mov	r3, r2
 8102c26:	005b      	lsls	r3, r3, #1
 8102c28:	4413      	add	r3, r2
 8102c2a:	051b      	lsls	r3, r3, #20
 8102c2c:	e018      	b.n	8102c60 <HAL_ADC_ConfigChannel+0x3c0>
 8102c2e:	683b      	ldr	r3, [r7, #0]
 8102c30:	681b      	ldr	r3, [r3, #0]
 8102c32:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102c36:	fa93 f3a3 	rbit	r3, r3
 8102c3a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8102c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102c3e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8102c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102c42:	2b00      	cmp	r3, #0
 8102c44:	d101      	bne.n	8102c4a <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8102c46:	2320      	movs	r3, #32
 8102c48:	e003      	b.n	8102c52 <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8102c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102c4c:	fab3 f383 	clz	r3, r3
 8102c50:	b2db      	uxtb	r3, r3
 8102c52:	3301      	adds	r3, #1
 8102c54:	f003 021f 	and.w	r2, r3, #31
 8102c58:	4613      	mov	r3, r2
 8102c5a:	005b      	lsls	r3, r3, #1
 8102c5c:	4413      	add	r3, r2
 8102c5e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102c60:	430b      	orrs	r3, r1
 8102c62:	e07e      	b.n	8102d62 <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8102c64:	683b      	ldr	r3, [r7, #0]
 8102c66:	681b      	ldr	r3, [r3, #0]
 8102c68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c6c:	2b00      	cmp	r3, #0
 8102c6e:	d107      	bne.n	8102c80 <HAL_ADC_ConfigChannel+0x3e0>
 8102c70:	683b      	ldr	r3, [r7, #0]
 8102c72:	681b      	ldr	r3, [r3, #0]
 8102c74:	0e9b      	lsrs	r3, r3, #26
 8102c76:	3301      	adds	r3, #1
 8102c78:	069b      	lsls	r3, r3, #26
 8102c7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102c7e:	e015      	b.n	8102cac <HAL_ADC_ConfigChannel+0x40c>
 8102c80:	683b      	ldr	r3, [r7, #0]
 8102c82:	681b      	ldr	r3, [r3, #0]
 8102c84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102c88:	fa93 f3a3 	rbit	r3, r3
 8102c8c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8102c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102c90:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8102c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102c94:	2b00      	cmp	r3, #0
 8102c96:	d101      	bne.n	8102c9c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8102c98:	2320      	movs	r3, #32
 8102c9a:	e003      	b.n	8102ca4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8102c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102c9e:	fab3 f383 	clz	r3, r3
 8102ca2:	b2db      	uxtb	r3, r3
 8102ca4:	3301      	adds	r3, #1
 8102ca6:	069b      	lsls	r3, r3, #26
 8102ca8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8102cac:	683b      	ldr	r3, [r7, #0]
 8102cae:	681b      	ldr	r3, [r3, #0]
 8102cb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102cb4:	2b00      	cmp	r3, #0
 8102cb6:	d109      	bne.n	8102ccc <HAL_ADC_ConfigChannel+0x42c>
 8102cb8:	683b      	ldr	r3, [r7, #0]
 8102cba:	681b      	ldr	r3, [r3, #0]
 8102cbc:	0e9b      	lsrs	r3, r3, #26
 8102cbe:	3301      	adds	r3, #1
 8102cc0:	f003 031f 	and.w	r3, r3, #31
 8102cc4:	2101      	movs	r1, #1
 8102cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8102cca:	e017      	b.n	8102cfc <HAL_ADC_ConfigChannel+0x45c>
 8102ccc:	683b      	ldr	r3, [r7, #0]
 8102cce:	681b      	ldr	r3, [r3, #0]
 8102cd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102cd2:	69fb      	ldr	r3, [r7, #28]
 8102cd4:	fa93 f3a3 	rbit	r3, r3
 8102cd8:	61bb      	str	r3, [r7, #24]
  return result;
 8102cda:	69bb      	ldr	r3, [r7, #24]
 8102cdc:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8102cde:	6a3b      	ldr	r3, [r7, #32]
 8102ce0:	2b00      	cmp	r3, #0
 8102ce2:	d101      	bne.n	8102ce8 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 8102ce4:	2320      	movs	r3, #32
 8102ce6:	e003      	b.n	8102cf0 <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 8102ce8:	6a3b      	ldr	r3, [r7, #32]
 8102cea:	fab3 f383 	clz	r3, r3
 8102cee:	b2db      	uxtb	r3, r3
 8102cf0:	3301      	adds	r3, #1
 8102cf2:	f003 031f 	and.w	r3, r3, #31
 8102cf6:	2101      	movs	r1, #1
 8102cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8102cfc:	ea42 0103 	orr.w	r1, r2, r3
 8102d00:	683b      	ldr	r3, [r7, #0]
 8102d02:	681b      	ldr	r3, [r3, #0]
 8102d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102d08:	2b00      	cmp	r3, #0
 8102d0a:	d10d      	bne.n	8102d28 <HAL_ADC_ConfigChannel+0x488>
 8102d0c:	683b      	ldr	r3, [r7, #0]
 8102d0e:	681b      	ldr	r3, [r3, #0]
 8102d10:	0e9b      	lsrs	r3, r3, #26
 8102d12:	3301      	adds	r3, #1
 8102d14:	f003 021f 	and.w	r2, r3, #31
 8102d18:	4613      	mov	r3, r2
 8102d1a:	005b      	lsls	r3, r3, #1
 8102d1c:	4413      	add	r3, r2
 8102d1e:	3b1e      	subs	r3, #30
 8102d20:	051b      	lsls	r3, r3, #20
 8102d22:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8102d26:	e01b      	b.n	8102d60 <HAL_ADC_ConfigChannel+0x4c0>
 8102d28:	683b      	ldr	r3, [r7, #0]
 8102d2a:	681b      	ldr	r3, [r3, #0]
 8102d2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102d2e:	693b      	ldr	r3, [r7, #16]
 8102d30:	fa93 f3a3 	rbit	r3, r3
 8102d34:	60fb      	str	r3, [r7, #12]
  return result;
 8102d36:	68fb      	ldr	r3, [r7, #12]
 8102d38:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8102d3a:	697b      	ldr	r3, [r7, #20]
 8102d3c:	2b00      	cmp	r3, #0
 8102d3e:	d101      	bne.n	8102d44 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 8102d40:	2320      	movs	r3, #32
 8102d42:	e003      	b.n	8102d4c <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8102d44:	697b      	ldr	r3, [r7, #20]
 8102d46:	fab3 f383 	clz	r3, r3
 8102d4a:	b2db      	uxtb	r3, r3
 8102d4c:	3301      	adds	r3, #1
 8102d4e:	f003 021f 	and.w	r2, r3, #31
 8102d52:	4613      	mov	r3, r2
 8102d54:	005b      	lsls	r3, r3, #1
 8102d56:	4413      	add	r3, r2
 8102d58:	3b1e      	subs	r3, #30
 8102d5a:	051b      	lsls	r3, r3, #20
 8102d5c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8102d60:	430b      	orrs	r3, r1
 8102d62:	683a      	ldr	r2, [r7, #0]
 8102d64:	6892      	ldr	r2, [r2, #8]
 8102d66:	4619      	mov	r1, r3
 8102d68:	f7ff f911 	bl	8101f8e <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8102d6c:	683b      	ldr	r3, [r7, #0]
 8102d6e:	681b      	ldr	r3, [r3, #0]
 8102d70:	2b00      	cmp	r3, #0
 8102d72:	f280 80c6 	bge.w	8102f02 <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102d76:	687b      	ldr	r3, [r7, #4]
 8102d78:	681b      	ldr	r3, [r3, #0]
 8102d7a:	4a67      	ldr	r2, [pc, #412]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102d7c:	4293      	cmp	r3, r2
 8102d7e:	d004      	beq.n	8102d8a <HAL_ADC_ConfigChannel+0x4ea>
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	681b      	ldr	r3, [r3, #0]
 8102d84:	4a65      	ldr	r2, [pc, #404]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102d86:	4293      	cmp	r3, r2
 8102d88:	d101      	bne.n	8102d8e <HAL_ADC_ConfigChannel+0x4ee>
 8102d8a:	4b65      	ldr	r3, [pc, #404]	; (8102f20 <HAL_ADC_ConfigChannel+0x680>)
 8102d8c:	e000      	b.n	8102d90 <HAL_ADC_ConfigChannel+0x4f0>
 8102d8e:	4b65      	ldr	r3, [pc, #404]	; (8102f24 <HAL_ADC_ConfigChannel+0x684>)
 8102d90:	4618      	mov	r0, r3
 8102d92:	f7ff f85b 	bl	8101e4c <LL_ADC_GetCommonPathInternalCh>
 8102d96:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	681b      	ldr	r3, [r3, #0]
 8102d9c:	4a5e      	ldr	r2, [pc, #376]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102d9e:	4293      	cmp	r3, r2
 8102da0:	d004      	beq.n	8102dac <HAL_ADC_ConfigChannel+0x50c>
 8102da2:	687b      	ldr	r3, [r7, #4]
 8102da4:	681b      	ldr	r3, [r3, #0]
 8102da6:	4a5d      	ldr	r2, [pc, #372]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102da8:	4293      	cmp	r3, r2
 8102daa:	d10e      	bne.n	8102dca <HAL_ADC_ConfigChannel+0x52a>
 8102dac:	485a      	ldr	r0, [pc, #360]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102dae:	f7ff f9bb 	bl	8102128 <LL_ADC_IsEnabled>
 8102db2:	4604      	mov	r4, r0
 8102db4:	4859      	ldr	r0, [pc, #356]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102db6:	f7ff f9b7 	bl	8102128 <LL_ADC_IsEnabled>
 8102dba:	4603      	mov	r3, r0
 8102dbc:	4323      	orrs	r3, r4
 8102dbe:	2b00      	cmp	r3, #0
 8102dc0:	bf0c      	ite	eq
 8102dc2:	2301      	moveq	r3, #1
 8102dc4:	2300      	movne	r3, #0
 8102dc6:	b2db      	uxtb	r3, r3
 8102dc8:	e008      	b.n	8102ddc <HAL_ADC_ConfigChannel+0x53c>
 8102dca:	4857      	ldr	r0, [pc, #348]	; (8102f28 <HAL_ADC_ConfigChannel+0x688>)
 8102dcc:	f7ff f9ac 	bl	8102128 <LL_ADC_IsEnabled>
 8102dd0:	4603      	mov	r3, r0
 8102dd2:	2b00      	cmp	r3, #0
 8102dd4:	bf0c      	ite	eq
 8102dd6:	2301      	moveq	r3, #1
 8102dd8:	2300      	movne	r3, #0
 8102dda:	b2db      	uxtb	r3, r3
 8102ddc:	2b00      	cmp	r3, #0
 8102dde:	d07d      	beq.n	8102edc <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8102de0:	683b      	ldr	r3, [r7, #0]
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	4a51      	ldr	r2, [pc, #324]	; (8102f2c <HAL_ADC_ConfigChannel+0x68c>)
 8102de6:	4293      	cmp	r3, r2
 8102de8:	d130      	bne.n	8102e4c <HAL_ADC_ConfigChannel+0x5ac>
 8102dea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102dec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8102df0:	2b00      	cmp	r3, #0
 8102df2:	d12b      	bne.n	8102e4c <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102df4:	687b      	ldr	r3, [r7, #4]
 8102df6:	681b      	ldr	r3, [r3, #0]
 8102df8:	4a4b      	ldr	r2, [pc, #300]	; (8102f28 <HAL_ADC_ConfigChannel+0x688>)
 8102dfa:	4293      	cmp	r3, r2
 8102dfc:	f040 8081 	bne.w	8102f02 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8102e00:	687b      	ldr	r3, [r7, #4]
 8102e02:	681b      	ldr	r3, [r3, #0]
 8102e04:	4a44      	ldr	r2, [pc, #272]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102e06:	4293      	cmp	r3, r2
 8102e08:	d004      	beq.n	8102e14 <HAL_ADC_ConfigChannel+0x574>
 8102e0a:	687b      	ldr	r3, [r7, #4]
 8102e0c:	681b      	ldr	r3, [r3, #0]
 8102e0e:	4a43      	ldr	r2, [pc, #268]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102e10:	4293      	cmp	r3, r2
 8102e12:	d101      	bne.n	8102e18 <HAL_ADC_ConfigChannel+0x578>
 8102e14:	4a42      	ldr	r2, [pc, #264]	; (8102f20 <HAL_ADC_ConfigChannel+0x680>)
 8102e16:	e000      	b.n	8102e1a <HAL_ADC_ConfigChannel+0x57a>
 8102e18:	4a42      	ldr	r2, [pc, #264]	; (8102f24 <HAL_ADC_ConfigChannel+0x684>)
 8102e1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e1c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8102e20:	4619      	mov	r1, r3
 8102e22:	4610      	mov	r0, r2
 8102e24:	f7fe ffff 	bl	8101e26 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102e28:	4b41      	ldr	r3, [pc, #260]	; (8102f30 <HAL_ADC_ConfigChannel+0x690>)
 8102e2a:	681b      	ldr	r3, [r3, #0]
 8102e2c:	099b      	lsrs	r3, r3, #6
 8102e2e:	4a41      	ldr	r2, [pc, #260]	; (8102f34 <HAL_ADC_ConfigChannel+0x694>)
 8102e30:	fba2 2303 	umull	r2, r3, r2, r3
 8102e34:	099b      	lsrs	r3, r3, #6
 8102e36:	3301      	adds	r3, #1
 8102e38:	005b      	lsls	r3, r3, #1
 8102e3a:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102e3c:	e002      	b.n	8102e44 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 8102e3e:	68bb      	ldr	r3, [r7, #8]
 8102e40:	3b01      	subs	r3, #1
 8102e42:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8102e44:	68bb      	ldr	r3, [r7, #8]
 8102e46:	2b00      	cmp	r3, #0
 8102e48:	d1f9      	bne.n	8102e3e <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102e4a:	e05a      	b.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8102e4c:	683b      	ldr	r3, [r7, #0]
 8102e4e:	681b      	ldr	r3, [r3, #0]
 8102e50:	4a39      	ldr	r2, [pc, #228]	; (8102f38 <HAL_ADC_ConfigChannel+0x698>)
 8102e52:	4293      	cmp	r3, r2
 8102e54:	d11e      	bne.n	8102e94 <HAL_ADC_ConfigChannel+0x5f4>
 8102e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e58:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8102e5c:	2b00      	cmp	r3, #0
 8102e5e:	d119      	bne.n	8102e94 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102e60:	687b      	ldr	r3, [r7, #4]
 8102e62:	681b      	ldr	r3, [r3, #0]
 8102e64:	4a30      	ldr	r2, [pc, #192]	; (8102f28 <HAL_ADC_ConfigChannel+0x688>)
 8102e66:	4293      	cmp	r3, r2
 8102e68:	d14b      	bne.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8102e6a:	687b      	ldr	r3, [r7, #4]
 8102e6c:	681b      	ldr	r3, [r3, #0]
 8102e6e:	4a2a      	ldr	r2, [pc, #168]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102e70:	4293      	cmp	r3, r2
 8102e72:	d004      	beq.n	8102e7e <HAL_ADC_ConfigChannel+0x5de>
 8102e74:	687b      	ldr	r3, [r7, #4]
 8102e76:	681b      	ldr	r3, [r3, #0]
 8102e78:	4a28      	ldr	r2, [pc, #160]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102e7a:	4293      	cmp	r3, r2
 8102e7c:	d101      	bne.n	8102e82 <HAL_ADC_ConfigChannel+0x5e2>
 8102e7e:	4a28      	ldr	r2, [pc, #160]	; (8102f20 <HAL_ADC_ConfigChannel+0x680>)
 8102e80:	e000      	b.n	8102e84 <HAL_ADC_ConfigChannel+0x5e4>
 8102e82:	4a28      	ldr	r2, [pc, #160]	; (8102f24 <HAL_ADC_ConfigChannel+0x684>)
 8102e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102e86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8102e8a:	4619      	mov	r1, r3
 8102e8c:	4610      	mov	r0, r2
 8102e8e:	f7fe ffca 	bl	8101e26 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102e92:	e036      	b.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102e94:	683b      	ldr	r3, [r7, #0]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4a28      	ldr	r2, [pc, #160]	; (8102f3c <HAL_ADC_ConfigChannel+0x69c>)
 8102e9a:	4293      	cmp	r3, r2
 8102e9c:	d131      	bne.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
 8102e9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ea0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8102ea4:	2b00      	cmp	r3, #0
 8102ea6:	d12c      	bne.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8102ea8:	687b      	ldr	r3, [r7, #4]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	4a1e      	ldr	r2, [pc, #120]	; (8102f28 <HAL_ADC_ConfigChannel+0x688>)
 8102eae:	4293      	cmp	r3, r2
 8102eb0:	d127      	bne.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8102eb2:	687b      	ldr	r3, [r7, #4]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	4a18      	ldr	r2, [pc, #96]	; (8102f18 <HAL_ADC_ConfigChannel+0x678>)
 8102eb8:	4293      	cmp	r3, r2
 8102eba:	d004      	beq.n	8102ec6 <HAL_ADC_ConfigChannel+0x626>
 8102ebc:	687b      	ldr	r3, [r7, #4]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	4a16      	ldr	r2, [pc, #88]	; (8102f1c <HAL_ADC_ConfigChannel+0x67c>)
 8102ec2:	4293      	cmp	r3, r2
 8102ec4:	d101      	bne.n	8102eca <HAL_ADC_ConfigChannel+0x62a>
 8102ec6:	4a16      	ldr	r2, [pc, #88]	; (8102f20 <HAL_ADC_ConfigChannel+0x680>)
 8102ec8:	e000      	b.n	8102ecc <HAL_ADC_ConfigChannel+0x62c>
 8102eca:	4a16      	ldr	r2, [pc, #88]	; (8102f24 <HAL_ADC_ConfigChannel+0x684>)
 8102ecc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8102ece:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8102ed2:	4619      	mov	r1, r3
 8102ed4:	4610      	mov	r0, r2
 8102ed6:	f7fe ffa6 	bl	8101e26 <LL_ADC_SetCommonPathInternalCh>
 8102eda:	e012      	b.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102edc:	687b      	ldr	r3, [r7, #4]
 8102ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102ee0:	f043 0220 	orr.w	r2, r3, #32
 8102ee4:	687b      	ldr	r3, [r7, #4]
 8102ee6:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8102ee8:	2301      	movs	r3, #1
 8102eea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8102eee:	e008      	b.n	8102f02 <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8102ef0:	687b      	ldr	r3, [r7, #4]
 8102ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102ef4:	f043 0220 	orr.w	r2, r3, #32
 8102ef8:	687b      	ldr	r3, [r7, #4]
 8102efa:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8102efc:	2301      	movs	r3, #1
 8102efe:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8102f02:	687b      	ldr	r3, [r7, #4]
 8102f04:	2200      	movs	r2, #0
 8102f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8102f0a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8102f0e:	4618      	mov	r0, r3
 8102f10:	3784      	adds	r7, #132	; 0x84
 8102f12:	46bd      	mov	sp, r7
 8102f14:	bd90      	pop	{r4, r7, pc}
 8102f16:	bf00      	nop
 8102f18:	40022000 	.word	0x40022000
 8102f1c:	40022100 	.word	0x40022100
 8102f20:	40022300 	.word	0x40022300
 8102f24:	58026300 	.word	0x58026300
 8102f28:	58026000 	.word	0x58026000
 8102f2c:	cb840000 	.word	0xcb840000
 8102f30:	10000000 	.word	0x10000000
 8102f34:	053e2d63 	.word	0x053e2d63
 8102f38:	c7520000 	.word	0xc7520000
 8102f3c:	cfb80000 	.word	0xcfb80000

08102f40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8102f40:	b580      	push	{r7, lr}
 8102f42:	b084      	sub	sp, #16
 8102f44:	af00      	add	r7, sp, #0
 8102f46:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102f48:	687b      	ldr	r3, [r7, #4]
 8102f4a:	681b      	ldr	r3, [r3, #0]
 8102f4c:	4618      	mov	r0, r3
 8102f4e:	f7ff f8eb 	bl	8102128 <LL_ADC_IsEnabled>
 8102f52:	4603      	mov	r3, r0
 8102f54:	2b00      	cmp	r3, #0
 8102f56:	d16e      	bne.n	8103036 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8102f58:	687b      	ldr	r3, [r7, #4]
 8102f5a:	681b      	ldr	r3, [r3, #0]
 8102f5c:	689a      	ldr	r2, [r3, #8]
 8102f5e:	4b38      	ldr	r3, [pc, #224]	; (8103040 <ADC_Enable+0x100>)
 8102f60:	4013      	ands	r3, r2
 8102f62:	2b00      	cmp	r3, #0
 8102f64:	d00d      	beq.n	8102f82 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102f66:	687b      	ldr	r3, [r7, #4]
 8102f68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102f6a:	f043 0210 	orr.w	r2, r3, #16
 8102f6e:	687b      	ldr	r3, [r7, #4]
 8102f70:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102f72:	687b      	ldr	r3, [r7, #4]
 8102f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102f76:	f043 0201 	orr.w	r2, r3, #1
 8102f7a:	687b      	ldr	r3, [r7, #4]
 8102f7c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8102f7e:	2301      	movs	r3, #1
 8102f80:	e05a      	b.n	8103038 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8102f82:	687b      	ldr	r3, [r7, #4]
 8102f84:	681b      	ldr	r3, [r3, #0]
 8102f86:	4618      	mov	r0, r3
 8102f88:	f7ff f8ba 	bl	8102100 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8102f8c:	f7fe fefc 	bl	8101d88 <HAL_GetTick>
 8102f90:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102f92:	687b      	ldr	r3, [r7, #4]
 8102f94:	681b      	ldr	r3, [r3, #0]
 8102f96:	4a2b      	ldr	r2, [pc, #172]	; (8103044 <ADC_Enable+0x104>)
 8102f98:	4293      	cmp	r3, r2
 8102f9a:	d004      	beq.n	8102fa6 <ADC_Enable+0x66>
 8102f9c:	687b      	ldr	r3, [r7, #4]
 8102f9e:	681b      	ldr	r3, [r3, #0]
 8102fa0:	4a29      	ldr	r2, [pc, #164]	; (8103048 <ADC_Enable+0x108>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d101      	bne.n	8102faa <ADC_Enable+0x6a>
 8102fa6:	4b29      	ldr	r3, [pc, #164]	; (810304c <ADC_Enable+0x10c>)
 8102fa8:	e000      	b.n	8102fac <ADC_Enable+0x6c>
 8102faa:	4b29      	ldr	r3, [pc, #164]	; (8103050 <ADC_Enable+0x110>)
 8102fac:	4618      	mov	r0, r3
 8102fae:	f7ff f83d 	bl	810202c <LL_ADC_GetMultimode>
 8102fb2:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102fb4:	687b      	ldr	r3, [r7, #4]
 8102fb6:	681b      	ldr	r3, [r3, #0]
 8102fb8:	4a23      	ldr	r2, [pc, #140]	; (8103048 <ADC_Enable+0x108>)
 8102fba:	4293      	cmp	r3, r2
 8102fbc:	d002      	beq.n	8102fc4 <ADC_Enable+0x84>
 8102fbe:	687b      	ldr	r3, [r7, #4]
 8102fc0:	681b      	ldr	r3, [r3, #0]
 8102fc2:	e000      	b.n	8102fc6 <ADC_Enable+0x86>
 8102fc4:	4b1f      	ldr	r3, [pc, #124]	; (8103044 <ADC_Enable+0x104>)
 8102fc6:	687a      	ldr	r2, [r7, #4]
 8102fc8:	6812      	ldr	r2, [r2, #0]
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d02c      	beq.n	8103028 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102fce:	68bb      	ldr	r3, [r7, #8]
 8102fd0:	2b00      	cmp	r3, #0
 8102fd2:	d130      	bne.n	8103036 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102fd4:	e028      	b.n	8103028 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102fd6:	687b      	ldr	r3, [r7, #4]
 8102fd8:	681b      	ldr	r3, [r3, #0]
 8102fda:	4618      	mov	r0, r3
 8102fdc:	f7ff f8a4 	bl	8102128 <LL_ADC_IsEnabled>
 8102fe0:	4603      	mov	r3, r0
 8102fe2:	2b00      	cmp	r3, #0
 8102fe4:	d104      	bne.n	8102ff0 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8102fe6:	687b      	ldr	r3, [r7, #4]
 8102fe8:	681b      	ldr	r3, [r3, #0]
 8102fea:	4618      	mov	r0, r3
 8102fec:	f7ff f888 	bl	8102100 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8102ff0:	f7fe feca 	bl	8101d88 <HAL_GetTick>
 8102ff4:	4602      	mov	r2, r0
 8102ff6:	68fb      	ldr	r3, [r7, #12]
 8102ff8:	1ad3      	subs	r3, r2, r3
 8102ffa:	2b02      	cmp	r3, #2
 8102ffc:	d914      	bls.n	8103028 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102ffe:	687b      	ldr	r3, [r7, #4]
 8103000:	681b      	ldr	r3, [r3, #0]
 8103002:	681b      	ldr	r3, [r3, #0]
 8103004:	f003 0301 	and.w	r3, r3, #1
 8103008:	2b01      	cmp	r3, #1
 810300a:	d00d      	beq.n	8103028 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810300c:	687b      	ldr	r3, [r7, #4]
 810300e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103010:	f043 0210 	orr.w	r2, r3, #16
 8103014:	687b      	ldr	r3, [r7, #4]
 8103016:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8103018:	687b      	ldr	r3, [r7, #4]
 810301a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810301c:	f043 0201 	orr.w	r2, r3, #1
 8103020:	687b      	ldr	r3, [r7, #4]
 8103022:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8103024:	2301      	movs	r3, #1
 8103026:	e007      	b.n	8103038 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8103028:	687b      	ldr	r3, [r7, #4]
 810302a:	681b      	ldr	r3, [r3, #0]
 810302c:	681b      	ldr	r3, [r3, #0]
 810302e:	f003 0301 	and.w	r3, r3, #1
 8103032:	2b01      	cmp	r3, #1
 8103034:	d1cf      	bne.n	8102fd6 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8103036:	2300      	movs	r3, #0
}
 8103038:	4618      	mov	r0, r3
 810303a:	3710      	adds	r7, #16
 810303c:	46bd      	mov	sp, r7
 810303e:	bd80      	pop	{r7, pc}
 8103040:	8000003f 	.word	0x8000003f
 8103044:	40022000 	.word	0x40022000
 8103048:	40022100 	.word	0x40022100
 810304c:	40022300 	.word	0x40022300
 8103050:	58026300 	.word	0x58026300

08103054 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8103054:	b580      	push	{r7, lr}
 8103056:	b084      	sub	sp, #16
 8103058:	af00      	add	r7, sp, #0
 810305a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 810305c:	687b      	ldr	r3, [r7, #4]
 810305e:	681b      	ldr	r3, [r3, #0]
 8103060:	4a79      	ldr	r2, [pc, #484]	; (8103248 <ADC_ConfigureBoostMode+0x1f4>)
 8103062:	4293      	cmp	r3, r2
 8103064:	d004      	beq.n	8103070 <ADC_ConfigureBoostMode+0x1c>
 8103066:	687b      	ldr	r3, [r7, #4]
 8103068:	681b      	ldr	r3, [r3, #0]
 810306a:	4a78      	ldr	r2, [pc, #480]	; (810324c <ADC_ConfigureBoostMode+0x1f8>)
 810306c:	4293      	cmp	r3, r2
 810306e:	d109      	bne.n	8103084 <ADC_ConfigureBoostMode+0x30>
 8103070:	4b77      	ldr	r3, [pc, #476]	; (8103250 <ADC_ConfigureBoostMode+0x1fc>)
 8103072:	689b      	ldr	r3, [r3, #8]
 8103074:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8103078:	2b00      	cmp	r3, #0
 810307a:	bf14      	ite	ne
 810307c:	2301      	movne	r3, #1
 810307e:	2300      	moveq	r3, #0
 8103080:	b2db      	uxtb	r3, r3
 8103082:	e008      	b.n	8103096 <ADC_ConfigureBoostMode+0x42>
 8103084:	4b73      	ldr	r3, [pc, #460]	; (8103254 <ADC_ConfigureBoostMode+0x200>)
 8103086:	689b      	ldr	r3, [r3, #8]
 8103088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 810308c:	2b00      	cmp	r3, #0
 810308e:	bf14      	ite	ne
 8103090:	2301      	movne	r3, #1
 8103092:	2300      	moveq	r3, #0
 8103094:	b2db      	uxtb	r3, r3
 8103096:	2b00      	cmp	r3, #0
 8103098:	d01c      	beq.n	81030d4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 810309a:	f000 fec3 	bl	8103e24 <HAL_RCC_GetHCLKFreq>
 810309e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81030a0:	687b      	ldr	r3, [r7, #4]
 81030a2:	685b      	ldr	r3, [r3, #4]
 81030a4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81030a8:	d010      	beq.n	81030cc <ADC_ConfigureBoostMode+0x78>
 81030aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81030ae:	d871      	bhi.n	8103194 <ADC_ConfigureBoostMode+0x140>
 81030b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81030b4:	d002      	beq.n	81030bc <ADC_ConfigureBoostMode+0x68>
 81030b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81030ba:	d16b      	bne.n	8103194 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 81030bc:	687b      	ldr	r3, [r7, #4]
 81030be:	685b      	ldr	r3, [r3, #4]
 81030c0:	0c1b      	lsrs	r3, r3, #16
 81030c2:	68fa      	ldr	r2, [r7, #12]
 81030c4:	fbb2 f3f3 	udiv	r3, r2, r3
 81030c8:	60fb      	str	r3, [r7, #12]
        break;
 81030ca:	e066      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 81030cc:	68fb      	ldr	r3, [r7, #12]
 81030ce:	089b      	lsrs	r3, r3, #2
 81030d0:	60fb      	str	r3, [r7, #12]
        break;
 81030d2:	e062      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 81030d4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 81030d8:	f001 fe48 	bl	8104d6c <HAL_RCCEx_GetPeriphCLKFreq>
 81030dc:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 81030de:	687b      	ldr	r3, [r7, #4]
 81030e0:	685b      	ldr	r3, [r3, #4]
 81030e2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81030e6:	d051      	beq.n	810318c <ADC_ConfigureBoostMode+0x138>
 81030e8:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 81030ec:	d854      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 81030ee:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81030f2:	d047      	beq.n	8103184 <ADC_ConfigureBoostMode+0x130>
 81030f4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 81030f8:	d84e      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 81030fa:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 81030fe:	d03d      	beq.n	810317c <ADC_ConfigureBoostMode+0x128>
 8103100:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8103104:	d848      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 8103106:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810310a:	d033      	beq.n	8103174 <ADC_ConfigureBoostMode+0x120>
 810310c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103110:	d842      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 8103112:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8103116:	d029      	beq.n	810316c <ADC_ConfigureBoostMode+0x118>
 8103118:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 810311c:	d83c      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 810311e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103122:	d01a      	beq.n	810315a <ADC_ConfigureBoostMode+0x106>
 8103124:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8103128:	d836      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 810312a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 810312e:	d014      	beq.n	810315a <ADC_ConfigureBoostMode+0x106>
 8103130:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8103134:	d830      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 8103136:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810313a:	d00e      	beq.n	810315a <ADC_ConfigureBoostMode+0x106>
 810313c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103140:	d82a      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 8103142:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8103146:	d008      	beq.n	810315a <ADC_ConfigureBoostMode+0x106>
 8103148:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 810314c:	d824      	bhi.n	8103198 <ADC_ConfigureBoostMode+0x144>
 810314e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8103152:	d002      	beq.n	810315a <ADC_ConfigureBoostMode+0x106>
 8103154:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8103158:	d11e      	bne.n	8103198 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 810315a:	687b      	ldr	r3, [r7, #4]
 810315c:	685b      	ldr	r3, [r3, #4]
 810315e:	0c9b      	lsrs	r3, r3, #18
 8103160:	005b      	lsls	r3, r3, #1
 8103162:	68fa      	ldr	r2, [r7, #12]
 8103164:	fbb2 f3f3 	udiv	r3, r2, r3
 8103168:	60fb      	str	r3, [r7, #12]
        break;
 810316a:	e016      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 810316c:	68fb      	ldr	r3, [r7, #12]
 810316e:	091b      	lsrs	r3, r3, #4
 8103170:	60fb      	str	r3, [r7, #12]
        break;
 8103172:	e012      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103174:	68fb      	ldr	r3, [r7, #12]
 8103176:	095b      	lsrs	r3, r3, #5
 8103178:	60fb      	str	r3, [r7, #12]
        break;
 810317a:	e00e      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 810317c:	68fb      	ldr	r3, [r7, #12]
 810317e:	099b      	lsrs	r3, r3, #6
 8103180:	60fb      	str	r3, [r7, #12]
        break;
 8103182:	e00a      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103184:	68fb      	ldr	r3, [r7, #12]
 8103186:	09db      	lsrs	r3, r3, #7
 8103188:	60fb      	str	r3, [r7, #12]
        break;
 810318a:	e006      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 810318c:	68fb      	ldr	r3, [r7, #12]
 810318e:	0a1b      	lsrs	r3, r3, #8
 8103190:	60fb      	str	r3, [r7, #12]
        break;
 8103192:	e002      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
        break;
 8103194:	bf00      	nop
 8103196:	e000      	b.n	810319a <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8103198:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810319a:	f7fe fe25 	bl	8101de8 <HAL_GetREVID>
 810319e:	4603      	mov	r3, r0
 81031a0:	f241 0203 	movw	r2, #4099	; 0x1003
 81031a4:	4293      	cmp	r3, r2
 81031a6:	d815      	bhi.n	81031d4 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 81031a8:	68fb      	ldr	r3, [r7, #12]
 81031aa:	4a2b      	ldr	r2, [pc, #172]	; (8103258 <ADC_ConfigureBoostMode+0x204>)
 81031ac:	4293      	cmp	r3, r2
 81031ae:	d908      	bls.n	81031c2 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81031b0:	687b      	ldr	r3, [r7, #4]
 81031b2:	681b      	ldr	r3, [r3, #0]
 81031b4:	689a      	ldr	r2, [r3, #8]
 81031b6:	687b      	ldr	r3, [r7, #4]
 81031b8:	681b      	ldr	r3, [r3, #0]
 81031ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 81031be:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 81031c0:	e03e      	b.n	8103240 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 81031c2:	687b      	ldr	r3, [r7, #4]
 81031c4:	681b      	ldr	r3, [r3, #0]
 81031c6:	689a      	ldr	r2, [r3, #8]
 81031c8:	687b      	ldr	r3, [r7, #4]
 81031ca:	681b      	ldr	r3, [r3, #0]
 81031cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 81031d0:	609a      	str	r2, [r3, #8]
}
 81031d2:	e035      	b.n	8103240 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 81031d4:	68fb      	ldr	r3, [r7, #12]
 81031d6:	085b      	lsrs	r3, r3, #1
 81031d8:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 81031da:	68fb      	ldr	r3, [r7, #12]
 81031dc:	4a1f      	ldr	r2, [pc, #124]	; (810325c <ADC_ConfigureBoostMode+0x208>)
 81031de:	4293      	cmp	r3, r2
 81031e0:	d808      	bhi.n	81031f4 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	681b      	ldr	r3, [r3, #0]
 81031e6:	689a      	ldr	r2, [r3, #8]
 81031e8:	687b      	ldr	r3, [r7, #4]
 81031ea:	681b      	ldr	r3, [r3, #0]
 81031ec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 81031f0:	609a      	str	r2, [r3, #8]
}
 81031f2:	e025      	b.n	8103240 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 81031f4:	68fb      	ldr	r3, [r7, #12]
 81031f6:	4a1a      	ldr	r2, [pc, #104]	; (8103260 <ADC_ConfigureBoostMode+0x20c>)
 81031f8:	4293      	cmp	r3, r2
 81031fa:	d80a      	bhi.n	8103212 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 81031fc:	687b      	ldr	r3, [r7, #4]
 81031fe:	681b      	ldr	r3, [r3, #0]
 8103200:	689b      	ldr	r3, [r3, #8]
 8103202:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103206:	687b      	ldr	r3, [r7, #4]
 8103208:	681b      	ldr	r3, [r3, #0]
 810320a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810320e:	609a      	str	r2, [r3, #8]
}
 8103210:	e016      	b.n	8103240 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8103212:	68fb      	ldr	r3, [r7, #12]
 8103214:	4a13      	ldr	r2, [pc, #76]	; (8103264 <ADC_ConfigureBoostMode+0x210>)
 8103216:	4293      	cmp	r3, r2
 8103218:	d80a      	bhi.n	8103230 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 810321a:	687b      	ldr	r3, [r7, #4]
 810321c:	681b      	ldr	r3, [r3, #0]
 810321e:	689b      	ldr	r3, [r3, #8]
 8103220:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8103224:	687b      	ldr	r3, [r7, #4]
 8103226:	681b      	ldr	r3, [r3, #0]
 8103228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 810322c:	609a      	str	r2, [r3, #8]
}
 810322e:	e007      	b.n	8103240 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8103230:	687b      	ldr	r3, [r7, #4]
 8103232:	681b      	ldr	r3, [r3, #0]
 8103234:	689a      	ldr	r2, [r3, #8]
 8103236:	687b      	ldr	r3, [r7, #4]
 8103238:	681b      	ldr	r3, [r3, #0]
 810323a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 810323e:	609a      	str	r2, [r3, #8]
}
 8103240:	bf00      	nop
 8103242:	3710      	adds	r7, #16
 8103244:	46bd      	mov	sp, r7
 8103246:	bd80      	pop	{r7, pc}
 8103248:	40022000 	.word	0x40022000
 810324c:	40022100 	.word	0x40022100
 8103250:	40022300 	.word	0x40022300
 8103254:	58026300 	.word	0x58026300
 8103258:	01312d00 	.word	0x01312d00
 810325c:	005f5e10 	.word	0x005f5e10
 8103260:	00bebc20 	.word	0x00bebc20
 8103264:	017d7840 	.word	0x017d7840

08103268 <LL_ADC_IsEnabled>:
{
 8103268:	b480      	push	{r7}
 810326a:	b083      	sub	sp, #12
 810326c:	af00      	add	r7, sp, #0
 810326e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8103270:	687b      	ldr	r3, [r7, #4]
 8103272:	689b      	ldr	r3, [r3, #8]
 8103274:	f003 0301 	and.w	r3, r3, #1
 8103278:	2b01      	cmp	r3, #1
 810327a:	d101      	bne.n	8103280 <LL_ADC_IsEnabled+0x18>
 810327c:	2301      	movs	r3, #1
 810327e:	e000      	b.n	8103282 <LL_ADC_IsEnabled+0x1a>
 8103280:	2300      	movs	r3, #0
}
 8103282:	4618      	mov	r0, r3
 8103284:	370c      	adds	r7, #12
 8103286:	46bd      	mov	sp, r7
 8103288:	f85d 7b04 	ldr.w	r7, [sp], #4
 810328c:	4770      	bx	lr

0810328e <LL_ADC_REG_IsConversionOngoing>:
{
 810328e:	b480      	push	{r7}
 8103290:	b083      	sub	sp, #12
 8103292:	af00      	add	r7, sp, #0
 8103294:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8103296:	687b      	ldr	r3, [r7, #4]
 8103298:	689b      	ldr	r3, [r3, #8]
 810329a:	f003 0304 	and.w	r3, r3, #4
 810329e:	2b04      	cmp	r3, #4
 81032a0:	d101      	bne.n	81032a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 81032a2:	2301      	movs	r3, #1
 81032a4:	e000      	b.n	81032a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 81032a6:	2300      	movs	r3, #0
}
 81032a8:	4618      	mov	r0, r3
 81032aa:	370c      	adds	r7, #12
 81032ac:	46bd      	mov	sp, r7
 81032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81032b2:	4770      	bx	lr

081032b4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 81032b4:	b590      	push	{r4, r7, lr}
 81032b6:	b09f      	sub	sp, #124	; 0x7c
 81032b8:	af00      	add	r7, sp, #0
 81032ba:	6078      	str	r0, [r7, #4]
 81032bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81032be:	2300      	movs	r3, #0
 81032c0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 81032c4:	687b      	ldr	r3, [r7, #4]
 81032c6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 81032ca:	2b01      	cmp	r3, #1
 81032cc:	d101      	bne.n	81032d2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 81032ce:	2302      	movs	r3, #2
 81032d0:	e0c4      	b.n	810345c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 81032d2:	687b      	ldr	r3, [r7, #4]
 81032d4:	2201      	movs	r2, #1
 81032d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 81032da:	2300      	movs	r3, #0
 81032dc:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 81032de:	2300      	movs	r3, #0
 81032e0:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 81032e2:	687b      	ldr	r3, [r7, #4]
 81032e4:	681b      	ldr	r3, [r3, #0]
 81032e6:	4a5f      	ldr	r2, [pc, #380]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81032e8:	4293      	cmp	r3, r2
 81032ea:	d102      	bne.n	81032f2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 81032ec:	4b5e      	ldr	r3, [pc, #376]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81032ee:	60bb      	str	r3, [r7, #8]
 81032f0:	e001      	b.n	81032f6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 81032f2:	2300      	movs	r3, #0
 81032f4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 81032f6:	68bb      	ldr	r3, [r7, #8]
 81032f8:	2b00      	cmp	r3, #0
 81032fa:	d10b      	bne.n	8103314 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81032fc:	687b      	ldr	r3, [r7, #4]
 81032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103300:	f043 0220 	orr.w	r2, r3, #32
 8103304:	687b      	ldr	r3, [r7, #4]
 8103306:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8103308:	687b      	ldr	r3, [r7, #4]
 810330a:	2200      	movs	r2, #0
 810330c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8103310:	2301      	movs	r3, #1
 8103312:	e0a3      	b.n	810345c <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8103314:	68bb      	ldr	r3, [r7, #8]
 8103316:	4618      	mov	r0, r3
 8103318:	f7ff ffb9 	bl	810328e <LL_ADC_REG_IsConversionOngoing>
 810331c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810331e:	687b      	ldr	r3, [r7, #4]
 8103320:	681b      	ldr	r3, [r3, #0]
 8103322:	4618      	mov	r0, r3
 8103324:	f7ff ffb3 	bl	810328e <LL_ADC_REG_IsConversionOngoing>
 8103328:	4603      	mov	r3, r0
 810332a:	2b00      	cmp	r3, #0
 810332c:	f040 8085 	bne.w	810343a <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8103330:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8103332:	2b00      	cmp	r3, #0
 8103334:	f040 8081 	bne.w	810343a <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8103338:	687b      	ldr	r3, [r7, #4]
 810333a:	681b      	ldr	r3, [r3, #0]
 810333c:	4a49      	ldr	r2, [pc, #292]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810333e:	4293      	cmp	r3, r2
 8103340:	d004      	beq.n	810334c <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8103342:	687b      	ldr	r3, [r7, #4]
 8103344:	681b      	ldr	r3, [r3, #0]
 8103346:	4a48      	ldr	r2, [pc, #288]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103348:	4293      	cmp	r3, r2
 810334a:	d101      	bne.n	8103350 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 810334c:	4b47      	ldr	r3, [pc, #284]	; (810346c <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 810334e:	e000      	b.n	8103352 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8103350:	4b47      	ldr	r3, [pc, #284]	; (8103470 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8103352:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103354:	683b      	ldr	r3, [r7, #0]
 8103356:	681b      	ldr	r3, [r3, #0]
 8103358:	2b00      	cmp	r3, #0
 810335a:	d03b      	beq.n	81033d4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 810335c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810335e:	689b      	ldr	r3, [r3, #8]
 8103360:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8103364:	683b      	ldr	r3, [r7, #0]
 8103366:	685b      	ldr	r3, [r3, #4]
 8103368:	431a      	orrs	r2, r3
 810336a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810336c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810336e:	687b      	ldr	r3, [r7, #4]
 8103370:	681b      	ldr	r3, [r3, #0]
 8103372:	4a3c      	ldr	r2, [pc, #240]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103374:	4293      	cmp	r3, r2
 8103376:	d004      	beq.n	8103382 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 8103378:	687b      	ldr	r3, [r7, #4]
 810337a:	681b      	ldr	r3, [r3, #0]
 810337c:	4a3a      	ldr	r2, [pc, #232]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810337e:	4293      	cmp	r3, r2
 8103380:	d10e      	bne.n	81033a0 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8103382:	4838      	ldr	r0, [pc, #224]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103384:	f7ff ff70 	bl	8103268 <LL_ADC_IsEnabled>
 8103388:	4604      	mov	r4, r0
 810338a:	4837      	ldr	r0, [pc, #220]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 810338c:	f7ff ff6c 	bl	8103268 <LL_ADC_IsEnabled>
 8103390:	4603      	mov	r3, r0
 8103392:	4323      	orrs	r3, r4
 8103394:	2b00      	cmp	r3, #0
 8103396:	bf0c      	ite	eq
 8103398:	2301      	moveq	r3, #1
 810339a:	2300      	movne	r3, #0
 810339c:	b2db      	uxtb	r3, r3
 810339e:	e008      	b.n	81033b2 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 81033a0:	4834      	ldr	r0, [pc, #208]	; (8103474 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81033a2:	f7ff ff61 	bl	8103268 <LL_ADC_IsEnabled>
 81033a6:	4603      	mov	r3, r0
 81033a8:	2b00      	cmp	r3, #0
 81033aa:	bf0c      	ite	eq
 81033ac:	2301      	moveq	r3, #1
 81033ae:	2300      	movne	r3, #0
 81033b0:	b2db      	uxtb	r3, r3
 81033b2:	2b00      	cmp	r3, #0
 81033b4:	d04b      	beq.n	810344e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 81033b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81033b8:	689b      	ldr	r3, [r3, #8]
 81033ba:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 81033be:	f023 030f 	bic.w	r3, r3, #15
 81033c2:	683a      	ldr	r2, [r7, #0]
 81033c4:	6811      	ldr	r1, [r2, #0]
 81033c6:	683a      	ldr	r2, [r7, #0]
 81033c8:	6892      	ldr	r2, [r2, #8]
 81033ca:	430a      	orrs	r2, r1
 81033cc:	431a      	orrs	r2, r3
 81033ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81033d0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81033d2:	e03c      	b.n	810344e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 81033d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81033d6:	689b      	ldr	r3, [r3, #8]
 81033d8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 81033dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81033de:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81033e0:	687b      	ldr	r3, [r7, #4]
 81033e2:	681b      	ldr	r3, [r3, #0]
 81033e4:	4a1f      	ldr	r2, [pc, #124]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81033e6:	4293      	cmp	r3, r2
 81033e8:	d004      	beq.n	81033f4 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 81033ea:	687b      	ldr	r3, [r7, #4]
 81033ec:	681b      	ldr	r3, [r3, #0]
 81033ee:	4a1e      	ldr	r2, [pc, #120]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81033f0:	4293      	cmp	r3, r2
 81033f2:	d10e      	bne.n	8103412 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 81033f4:	481b      	ldr	r0, [pc, #108]	; (8103464 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81033f6:	f7ff ff37 	bl	8103268 <LL_ADC_IsEnabled>
 81033fa:	4604      	mov	r4, r0
 81033fc:	481a      	ldr	r0, [pc, #104]	; (8103468 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81033fe:	f7ff ff33 	bl	8103268 <LL_ADC_IsEnabled>
 8103402:	4603      	mov	r3, r0
 8103404:	4323      	orrs	r3, r4
 8103406:	2b00      	cmp	r3, #0
 8103408:	bf0c      	ite	eq
 810340a:	2301      	moveq	r3, #1
 810340c:	2300      	movne	r3, #0
 810340e:	b2db      	uxtb	r3, r3
 8103410:	e008      	b.n	8103424 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8103412:	4818      	ldr	r0, [pc, #96]	; (8103474 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103414:	f7ff ff28 	bl	8103268 <LL_ADC_IsEnabled>
 8103418:	4603      	mov	r3, r0
 810341a:	2b00      	cmp	r3, #0
 810341c:	bf0c      	ite	eq
 810341e:	2301      	moveq	r3, #1
 8103420:	2300      	movne	r3, #0
 8103422:	b2db      	uxtb	r3, r3
 8103424:	2b00      	cmp	r3, #0
 8103426:	d012      	beq.n	810344e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8103428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 810342a:	689b      	ldr	r3, [r3, #8]
 810342c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8103430:	f023 030f 	bic.w	r3, r3, #15
 8103434:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8103436:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103438:	e009      	b.n	810344e <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810343e:	f043 0220 	orr.w	r2, r3, #32
 8103442:	687b      	ldr	r3, [r7, #4]
 8103444:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8103446:	2301      	movs	r3, #1
 8103448:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 810344c:	e000      	b.n	8103450 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 810344e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8103450:	687b      	ldr	r3, [r7, #4]
 8103452:	2200      	movs	r2, #0
 8103454:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8103458:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 810345c:	4618      	mov	r0, r3
 810345e:	377c      	adds	r7, #124	; 0x7c
 8103460:	46bd      	mov	sp, r7
 8103462:	bd90      	pop	{r4, r7, pc}
 8103464:	40022000 	.word	0x40022000
 8103468:	40022100 	.word	0x40022100
 810346c:	40022300 	.word	0x40022300
 8103470:	58026300 	.word	0x58026300
 8103474:	58026000 	.word	0x58026000

08103478 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103478:	b480      	push	{r7}
 810347a:	b085      	sub	sp, #20
 810347c:	af00      	add	r7, sp, #0
 810347e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8103480:	687b      	ldr	r3, [r7, #4]
 8103482:	f003 0307 	and.w	r3, r3, #7
 8103486:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8103488:	4b0c      	ldr	r3, [pc, #48]	; (81034bc <__NVIC_SetPriorityGrouping+0x44>)
 810348a:	68db      	ldr	r3, [r3, #12]
 810348c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810348e:	68ba      	ldr	r2, [r7, #8]
 8103490:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8103494:	4013      	ands	r3, r2
 8103496:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8103498:	68fb      	ldr	r3, [r7, #12]
 810349a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 810349c:	68bb      	ldr	r3, [r7, #8]
 810349e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81034a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81034a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81034a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81034aa:	4a04      	ldr	r2, [pc, #16]	; (81034bc <__NVIC_SetPriorityGrouping+0x44>)
 81034ac:	68bb      	ldr	r3, [r7, #8]
 81034ae:	60d3      	str	r3, [r2, #12]
}
 81034b0:	bf00      	nop
 81034b2:	3714      	adds	r7, #20
 81034b4:	46bd      	mov	sp, r7
 81034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034ba:	4770      	bx	lr
 81034bc:	e000ed00 	.word	0xe000ed00

081034c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81034c0:	b480      	push	{r7}
 81034c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81034c4:	4b04      	ldr	r3, [pc, #16]	; (81034d8 <__NVIC_GetPriorityGrouping+0x18>)
 81034c6:	68db      	ldr	r3, [r3, #12]
 81034c8:	0a1b      	lsrs	r3, r3, #8
 81034ca:	f003 0307 	and.w	r3, r3, #7
}
 81034ce:	4618      	mov	r0, r3
 81034d0:	46bd      	mov	sp, r7
 81034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034d6:	4770      	bx	lr
 81034d8:	e000ed00 	.word	0xe000ed00

081034dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 81034dc:	b480      	push	{r7}
 81034de:	b083      	sub	sp, #12
 81034e0:	af00      	add	r7, sp, #0
 81034e2:	4603      	mov	r3, r0
 81034e4:	6039      	str	r1, [r7, #0]
 81034e6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81034e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81034ec:	2b00      	cmp	r3, #0
 81034ee:	db0a      	blt.n	8103506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 81034f0:	683b      	ldr	r3, [r7, #0]
 81034f2:	b2da      	uxtb	r2, r3
 81034f4:	490c      	ldr	r1, [pc, #48]	; (8103528 <__NVIC_SetPriority+0x4c>)
 81034f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81034fa:	0112      	lsls	r2, r2, #4
 81034fc:	b2d2      	uxtb	r2, r2
 81034fe:	440b      	add	r3, r1
 8103500:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8103504:	e00a      	b.n	810351c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103506:	683b      	ldr	r3, [r7, #0]
 8103508:	b2da      	uxtb	r2, r3
 810350a:	4908      	ldr	r1, [pc, #32]	; (810352c <__NVIC_SetPriority+0x50>)
 810350c:	88fb      	ldrh	r3, [r7, #6]
 810350e:	f003 030f 	and.w	r3, r3, #15
 8103512:	3b04      	subs	r3, #4
 8103514:	0112      	lsls	r2, r2, #4
 8103516:	b2d2      	uxtb	r2, r2
 8103518:	440b      	add	r3, r1
 810351a:	761a      	strb	r2, [r3, #24]
}
 810351c:	bf00      	nop
 810351e:	370c      	adds	r7, #12
 8103520:	46bd      	mov	sp, r7
 8103522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103526:	4770      	bx	lr
 8103528:	e000e100 	.word	0xe000e100
 810352c:	e000ed00 	.word	0xe000ed00

08103530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103530:	b480      	push	{r7}
 8103532:	b089      	sub	sp, #36	; 0x24
 8103534:	af00      	add	r7, sp, #0
 8103536:	60f8      	str	r0, [r7, #12]
 8103538:	60b9      	str	r1, [r7, #8]
 810353a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 810353c:	68fb      	ldr	r3, [r7, #12]
 810353e:	f003 0307 	and.w	r3, r3, #7
 8103542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8103544:	69fb      	ldr	r3, [r7, #28]
 8103546:	f1c3 0307 	rsb	r3, r3, #7
 810354a:	2b04      	cmp	r3, #4
 810354c:	bf28      	it	cs
 810354e:	2304      	movcs	r3, #4
 8103550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8103552:	69fb      	ldr	r3, [r7, #28]
 8103554:	3304      	adds	r3, #4
 8103556:	2b06      	cmp	r3, #6
 8103558:	d902      	bls.n	8103560 <NVIC_EncodePriority+0x30>
 810355a:	69fb      	ldr	r3, [r7, #28]
 810355c:	3b03      	subs	r3, #3
 810355e:	e000      	b.n	8103562 <NVIC_EncodePriority+0x32>
 8103560:	2300      	movs	r3, #0
 8103562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103564:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8103568:	69bb      	ldr	r3, [r7, #24]
 810356a:	fa02 f303 	lsl.w	r3, r2, r3
 810356e:	43da      	mvns	r2, r3
 8103570:	68bb      	ldr	r3, [r7, #8]
 8103572:	401a      	ands	r2, r3
 8103574:	697b      	ldr	r3, [r7, #20]
 8103576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103578:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 810357c:	697b      	ldr	r3, [r7, #20]
 810357e:	fa01 f303 	lsl.w	r3, r1, r3
 8103582:	43d9      	mvns	r1, r3
 8103584:	687b      	ldr	r3, [r7, #4]
 8103586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103588:	4313      	orrs	r3, r2
         );
}
 810358a:	4618      	mov	r0, r3
 810358c:	3724      	adds	r7, #36	; 0x24
 810358e:	46bd      	mov	sp, r7
 8103590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103594:	4770      	bx	lr
	...

08103598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103598:	b580      	push	{r7, lr}
 810359a:	b082      	sub	sp, #8
 810359c:	af00      	add	r7, sp, #0
 810359e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81035a0:	687b      	ldr	r3, [r7, #4]
 81035a2:	3b01      	subs	r3, #1
 81035a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81035a8:	d301      	bcc.n	81035ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81035aa:	2301      	movs	r3, #1
 81035ac:	e00f      	b.n	81035ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81035ae:	4a0a      	ldr	r2, [pc, #40]	; (81035d8 <SysTick_Config+0x40>)
 81035b0:	687b      	ldr	r3, [r7, #4]
 81035b2:	3b01      	subs	r3, #1
 81035b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 81035b6:	210f      	movs	r1, #15
 81035b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 81035bc:	f7ff ff8e 	bl	81034dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 81035c0:	4b05      	ldr	r3, [pc, #20]	; (81035d8 <SysTick_Config+0x40>)
 81035c2:	2200      	movs	r2, #0
 81035c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 81035c6:	4b04      	ldr	r3, [pc, #16]	; (81035d8 <SysTick_Config+0x40>)
 81035c8:	2207      	movs	r2, #7
 81035ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 81035cc:	2300      	movs	r3, #0
}
 81035ce:	4618      	mov	r0, r3
 81035d0:	3708      	adds	r7, #8
 81035d2:	46bd      	mov	sp, r7
 81035d4:	bd80      	pop	{r7, pc}
 81035d6:	bf00      	nop
 81035d8:	e000e010 	.word	0xe000e010

081035dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81035dc:	b580      	push	{r7, lr}
 81035de:	b082      	sub	sp, #8
 81035e0:	af00      	add	r7, sp, #0
 81035e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81035e4:	6878      	ldr	r0, [r7, #4]
 81035e6:	f7ff ff47 	bl	8103478 <__NVIC_SetPriorityGrouping>
}
 81035ea:	bf00      	nop
 81035ec:	3708      	adds	r7, #8
 81035ee:	46bd      	mov	sp, r7
 81035f0:	bd80      	pop	{r7, pc}

081035f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81035f2:	b580      	push	{r7, lr}
 81035f4:	b086      	sub	sp, #24
 81035f6:	af00      	add	r7, sp, #0
 81035f8:	4603      	mov	r3, r0
 81035fa:	60b9      	str	r1, [r7, #8]
 81035fc:	607a      	str	r2, [r7, #4]
 81035fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103600:	f7ff ff5e 	bl	81034c0 <__NVIC_GetPriorityGrouping>
 8103604:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103606:	687a      	ldr	r2, [r7, #4]
 8103608:	68b9      	ldr	r1, [r7, #8]
 810360a:	6978      	ldr	r0, [r7, #20]
 810360c:	f7ff ff90 	bl	8103530 <NVIC_EncodePriority>
 8103610:	4602      	mov	r2, r0
 8103612:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103616:	4611      	mov	r1, r2
 8103618:	4618      	mov	r0, r3
 810361a:	f7ff ff5f 	bl	81034dc <__NVIC_SetPriority>
}
 810361e:	bf00      	nop
 8103620:	3718      	adds	r7, #24
 8103622:	46bd      	mov	sp, r7
 8103624:	bd80      	pop	{r7, pc}

08103626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103626:	b580      	push	{r7, lr}
 8103628:	b082      	sub	sp, #8
 810362a:	af00      	add	r7, sp, #0
 810362c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 810362e:	6878      	ldr	r0, [r7, #4]
 8103630:	f7ff ffb2 	bl	8103598 <SysTick_Config>
 8103634:	4603      	mov	r3, r0
}
 8103636:	4618      	mov	r0, r3
 8103638:	3708      	adds	r7, #8
 810363a:	46bd      	mov	sp, r7
 810363c:	bd80      	pop	{r7, pc}
	...

08103640 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103640:	b480      	push	{r7}
 8103642:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103644:	4b07      	ldr	r3, [pc, #28]	; (8103664 <HAL_GetCurrentCPUID+0x24>)
 8103646:	681b      	ldr	r3, [r3, #0]
 8103648:	091b      	lsrs	r3, r3, #4
 810364a:	f003 030f 	and.w	r3, r3, #15
 810364e:	2b07      	cmp	r3, #7
 8103650:	d101      	bne.n	8103656 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8103652:	2303      	movs	r3, #3
 8103654:	e000      	b.n	8103658 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8103656:	2301      	movs	r3, #1
  }
}
 8103658:	4618      	mov	r0, r3
 810365a:	46bd      	mov	sp, r7
 810365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103660:	4770      	bx	lr
 8103662:	bf00      	nop
 8103664:	e000ed00 	.word	0xe000ed00

08103668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8103668:	b480      	push	{r7}
 810366a:	b089      	sub	sp, #36	; 0x24
 810366c:	af00      	add	r7, sp, #0
 810366e:	6078      	str	r0, [r7, #4]
 8103670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8103672:	2300      	movs	r3, #0
 8103674:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8103676:	4b89      	ldr	r3, [pc, #548]	; (810389c <HAL_GPIO_Init+0x234>)
 8103678:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810367a:	e194      	b.n	81039a6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810367c:	683b      	ldr	r3, [r7, #0]
 810367e:	681a      	ldr	r2, [r3, #0]
 8103680:	2101      	movs	r1, #1
 8103682:	69fb      	ldr	r3, [r7, #28]
 8103684:	fa01 f303 	lsl.w	r3, r1, r3
 8103688:	4013      	ands	r3, r2
 810368a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810368c:	693b      	ldr	r3, [r7, #16]
 810368e:	2b00      	cmp	r3, #0
 8103690:	f000 8186 	beq.w	81039a0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8103694:	683b      	ldr	r3, [r7, #0]
 8103696:	685b      	ldr	r3, [r3, #4]
 8103698:	f003 0303 	and.w	r3, r3, #3
 810369c:	2b01      	cmp	r3, #1
 810369e:	d005      	beq.n	81036ac <HAL_GPIO_Init+0x44>
 81036a0:	683b      	ldr	r3, [r7, #0]
 81036a2:	685b      	ldr	r3, [r3, #4]
 81036a4:	f003 0303 	and.w	r3, r3, #3
 81036a8:	2b02      	cmp	r3, #2
 81036aa:	d130      	bne.n	810370e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81036ac:	687b      	ldr	r3, [r7, #4]
 81036ae:	689b      	ldr	r3, [r3, #8]
 81036b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81036b2:	69fb      	ldr	r3, [r7, #28]
 81036b4:	005b      	lsls	r3, r3, #1
 81036b6:	2203      	movs	r2, #3
 81036b8:	fa02 f303 	lsl.w	r3, r2, r3
 81036bc:	43db      	mvns	r3, r3
 81036be:	69ba      	ldr	r2, [r7, #24]
 81036c0:	4013      	ands	r3, r2
 81036c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81036c4:	683b      	ldr	r3, [r7, #0]
 81036c6:	68da      	ldr	r2, [r3, #12]
 81036c8:	69fb      	ldr	r3, [r7, #28]
 81036ca:	005b      	lsls	r3, r3, #1
 81036cc:	fa02 f303 	lsl.w	r3, r2, r3
 81036d0:	69ba      	ldr	r2, [r7, #24]
 81036d2:	4313      	orrs	r3, r2
 81036d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81036d6:	687b      	ldr	r3, [r7, #4]
 81036d8:	69ba      	ldr	r2, [r7, #24]
 81036da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81036dc:	687b      	ldr	r3, [r7, #4]
 81036de:	685b      	ldr	r3, [r3, #4]
 81036e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81036e2:	2201      	movs	r2, #1
 81036e4:	69fb      	ldr	r3, [r7, #28]
 81036e6:	fa02 f303 	lsl.w	r3, r2, r3
 81036ea:	43db      	mvns	r3, r3
 81036ec:	69ba      	ldr	r2, [r7, #24]
 81036ee:	4013      	ands	r3, r2
 81036f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81036f2:	683b      	ldr	r3, [r7, #0]
 81036f4:	685b      	ldr	r3, [r3, #4]
 81036f6:	091b      	lsrs	r3, r3, #4
 81036f8:	f003 0201 	and.w	r2, r3, #1
 81036fc:	69fb      	ldr	r3, [r7, #28]
 81036fe:	fa02 f303 	lsl.w	r3, r2, r3
 8103702:	69ba      	ldr	r2, [r7, #24]
 8103704:	4313      	orrs	r3, r2
 8103706:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8103708:	687b      	ldr	r3, [r7, #4]
 810370a:	69ba      	ldr	r2, [r7, #24]
 810370c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810370e:	683b      	ldr	r3, [r7, #0]
 8103710:	685b      	ldr	r3, [r3, #4]
 8103712:	f003 0303 	and.w	r3, r3, #3
 8103716:	2b03      	cmp	r3, #3
 8103718:	d017      	beq.n	810374a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 810371a:	687b      	ldr	r3, [r7, #4]
 810371c:	68db      	ldr	r3, [r3, #12]
 810371e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8103720:	69fb      	ldr	r3, [r7, #28]
 8103722:	005b      	lsls	r3, r3, #1
 8103724:	2203      	movs	r2, #3
 8103726:	fa02 f303 	lsl.w	r3, r2, r3
 810372a:	43db      	mvns	r3, r3
 810372c:	69ba      	ldr	r2, [r7, #24]
 810372e:	4013      	ands	r3, r2
 8103730:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8103732:	683b      	ldr	r3, [r7, #0]
 8103734:	689a      	ldr	r2, [r3, #8]
 8103736:	69fb      	ldr	r3, [r7, #28]
 8103738:	005b      	lsls	r3, r3, #1
 810373a:	fa02 f303 	lsl.w	r3, r2, r3
 810373e:	69ba      	ldr	r2, [r7, #24]
 8103740:	4313      	orrs	r3, r2
 8103742:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8103744:	687b      	ldr	r3, [r7, #4]
 8103746:	69ba      	ldr	r2, [r7, #24]
 8103748:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 810374a:	683b      	ldr	r3, [r7, #0]
 810374c:	685b      	ldr	r3, [r3, #4]
 810374e:	f003 0303 	and.w	r3, r3, #3
 8103752:	2b02      	cmp	r3, #2
 8103754:	d123      	bne.n	810379e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8103756:	69fb      	ldr	r3, [r7, #28]
 8103758:	08da      	lsrs	r2, r3, #3
 810375a:	687b      	ldr	r3, [r7, #4]
 810375c:	3208      	adds	r2, #8
 810375e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8103762:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8103764:	69fb      	ldr	r3, [r7, #28]
 8103766:	f003 0307 	and.w	r3, r3, #7
 810376a:	009b      	lsls	r3, r3, #2
 810376c:	220f      	movs	r2, #15
 810376e:	fa02 f303 	lsl.w	r3, r2, r3
 8103772:	43db      	mvns	r3, r3
 8103774:	69ba      	ldr	r2, [r7, #24]
 8103776:	4013      	ands	r3, r2
 8103778:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 810377a:	683b      	ldr	r3, [r7, #0]
 810377c:	691a      	ldr	r2, [r3, #16]
 810377e:	69fb      	ldr	r3, [r7, #28]
 8103780:	f003 0307 	and.w	r3, r3, #7
 8103784:	009b      	lsls	r3, r3, #2
 8103786:	fa02 f303 	lsl.w	r3, r2, r3
 810378a:	69ba      	ldr	r2, [r7, #24]
 810378c:	4313      	orrs	r3, r2
 810378e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8103790:	69fb      	ldr	r3, [r7, #28]
 8103792:	08da      	lsrs	r2, r3, #3
 8103794:	687b      	ldr	r3, [r7, #4]
 8103796:	3208      	adds	r2, #8
 8103798:	69b9      	ldr	r1, [r7, #24]
 810379a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 810379e:	687b      	ldr	r3, [r7, #4]
 81037a0:	681b      	ldr	r3, [r3, #0]
 81037a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81037a4:	69fb      	ldr	r3, [r7, #28]
 81037a6:	005b      	lsls	r3, r3, #1
 81037a8:	2203      	movs	r2, #3
 81037aa:	fa02 f303 	lsl.w	r3, r2, r3
 81037ae:	43db      	mvns	r3, r3
 81037b0:	69ba      	ldr	r2, [r7, #24]
 81037b2:	4013      	ands	r3, r2
 81037b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81037b6:	683b      	ldr	r3, [r7, #0]
 81037b8:	685b      	ldr	r3, [r3, #4]
 81037ba:	f003 0203 	and.w	r2, r3, #3
 81037be:	69fb      	ldr	r3, [r7, #28]
 81037c0:	005b      	lsls	r3, r3, #1
 81037c2:	fa02 f303 	lsl.w	r3, r2, r3
 81037c6:	69ba      	ldr	r2, [r7, #24]
 81037c8:	4313      	orrs	r3, r2
 81037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81037cc:	687b      	ldr	r3, [r7, #4]
 81037ce:	69ba      	ldr	r2, [r7, #24]
 81037d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81037d2:	683b      	ldr	r3, [r7, #0]
 81037d4:	685b      	ldr	r3, [r3, #4]
 81037d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81037da:	2b00      	cmp	r3, #0
 81037dc:	f000 80e0 	beq.w	81039a0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81037e0:	4b2f      	ldr	r3, [pc, #188]	; (81038a0 <HAL_GPIO_Init+0x238>)
 81037e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81037e6:	4a2e      	ldr	r2, [pc, #184]	; (81038a0 <HAL_GPIO_Init+0x238>)
 81037e8:	f043 0302 	orr.w	r3, r3, #2
 81037ec:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81037f0:	4b2b      	ldr	r3, [pc, #172]	; (81038a0 <HAL_GPIO_Init+0x238>)
 81037f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81037f6:	f003 0302 	and.w	r3, r3, #2
 81037fa:	60fb      	str	r3, [r7, #12]
 81037fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 81037fe:	4a29      	ldr	r2, [pc, #164]	; (81038a4 <HAL_GPIO_Init+0x23c>)
 8103800:	69fb      	ldr	r3, [r7, #28]
 8103802:	089b      	lsrs	r3, r3, #2
 8103804:	3302      	adds	r3, #2
 8103806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 810380a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 810380c:	69fb      	ldr	r3, [r7, #28]
 810380e:	f003 0303 	and.w	r3, r3, #3
 8103812:	009b      	lsls	r3, r3, #2
 8103814:	220f      	movs	r2, #15
 8103816:	fa02 f303 	lsl.w	r3, r2, r3
 810381a:	43db      	mvns	r3, r3
 810381c:	69ba      	ldr	r2, [r7, #24]
 810381e:	4013      	ands	r3, r2
 8103820:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8103822:	687b      	ldr	r3, [r7, #4]
 8103824:	4a20      	ldr	r2, [pc, #128]	; (81038a8 <HAL_GPIO_Init+0x240>)
 8103826:	4293      	cmp	r3, r2
 8103828:	d052      	beq.n	81038d0 <HAL_GPIO_Init+0x268>
 810382a:	687b      	ldr	r3, [r7, #4]
 810382c:	4a1f      	ldr	r2, [pc, #124]	; (81038ac <HAL_GPIO_Init+0x244>)
 810382e:	4293      	cmp	r3, r2
 8103830:	d031      	beq.n	8103896 <HAL_GPIO_Init+0x22e>
 8103832:	687b      	ldr	r3, [r7, #4]
 8103834:	4a1e      	ldr	r2, [pc, #120]	; (81038b0 <HAL_GPIO_Init+0x248>)
 8103836:	4293      	cmp	r3, r2
 8103838:	d02b      	beq.n	8103892 <HAL_GPIO_Init+0x22a>
 810383a:	687b      	ldr	r3, [r7, #4]
 810383c:	4a1d      	ldr	r2, [pc, #116]	; (81038b4 <HAL_GPIO_Init+0x24c>)
 810383e:	4293      	cmp	r3, r2
 8103840:	d025      	beq.n	810388e <HAL_GPIO_Init+0x226>
 8103842:	687b      	ldr	r3, [r7, #4]
 8103844:	4a1c      	ldr	r2, [pc, #112]	; (81038b8 <HAL_GPIO_Init+0x250>)
 8103846:	4293      	cmp	r3, r2
 8103848:	d01f      	beq.n	810388a <HAL_GPIO_Init+0x222>
 810384a:	687b      	ldr	r3, [r7, #4]
 810384c:	4a1b      	ldr	r2, [pc, #108]	; (81038bc <HAL_GPIO_Init+0x254>)
 810384e:	4293      	cmp	r3, r2
 8103850:	d019      	beq.n	8103886 <HAL_GPIO_Init+0x21e>
 8103852:	687b      	ldr	r3, [r7, #4]
 8103854:	4a1a      	ldr	r2, [pc, #104]	; (81038c0 <HAL_GPIO_Init+0x258>)
 8103856:	4293      	cmp	r3, r2
 8103858:	d013      	beq.n	8103882 <HAL_GPIO_Init+0x21a>
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	4a19      	ldr	r2, [pc, #100]	; (81038c4 <HAL_GPIO_Init+0x25c>)
 810385e:	4293      	cmp	r3, r2
 8103860:	d00d      	beq.n	810387e <HAL_GPIO_Init+0x216>
 8103862:	687b      	ldr	r3, [r7, #4]
 8103864:	4a18      	ldr	r2, [pc, #96]	; (81038c8 <HAL_GPIO_Init+0x260>)
 8103866:	4293      	cmp	r3, r2
 8103868:	d007      	beq.n	810387a <HAL_GPIO_Init+0x212>
 810386a:	687b      	ldr	r3, [r7, #4]
 810386c:	4a17      	ldr	r2, [pc, #92]	; (81038cc <HAL_GPIO_Init+0x264>)
 810386e:	4293      	cmp	r3, r2
 8103870:	d101      	bne.n	8103876 <HAL_GPIO_Init+0x20e>
 8103872:	2309      	movs	r3, #9
 8103874:	e02d      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 8103876:	230a      	movs	r3, #10
 8103878:	e02b      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 810387a:	2308      	movs	r3, #8
 810387c:	e029      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 810387e:	2307      	movs	r3, #7
 8103880:	e027      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 8103882:	2306      	movs	r3, #6
 8103884:	e025      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 8103886:	2305      	movs	r3, #5
 8103888:	e023      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 810388a:	2304      	movs	r3, #4
 810388c:	e021      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 810388e:	2303      	movs	r3, #3
 8103890:	e01f      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 8103892:	2302      	movs	r3, #2
 8103894:	e01d      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 8103896:	2301      	movs	r3, #1
 8103898:	e01b      	b.n	81038d2 <HAL_GPIO_Init+0x26a>
 810389a:	bf00      	nop
 810389c:	580000c0 	.word	0x580000c0
 81038a0:	58024400 	.word	0x58024400
 81038a4:	58000400 	.word	0x58000400
 81038a8:	58020000 	.word	0x58020000
 81038ac:	58020400 	.word	0x58020400
 81038b0:	58020800 	.word	0x58020800
 81038b4:	58020c00 	.word	0x58020c00
 81038b8:	58021000 	.word	0x58021000
 81038bc:	58021400 	.word	0x58021400
 81038c0:	58021800 	.word	0x58021800
 81038c4:	58021c00 	.word	0x58021c00
 81038c8:	58022000 	.word	0x58022000
 81038cc:	58022400 	.word	0x58022400
 81038d0:	2300      	movs	r3, #0
 81038d2:	69fa      	ldr	r2, [r7, #28]
 81038d4:	f002 0203 	and.w	r2, r2, #3
 81038d8:	0092      	lsls	r2, r2, #2
 81038da:	4093      	lsls	r3, r2
 81038dc:	69ba      	ldr	r2, [r7, #24]
 81038de:	4313      	orrs	r3, r2
 81038e0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81038e2:	4938      	ldr	r1, [pc, #224]	; (81039c4 <HAL_GPIO_Init+0x35c>)
 81038e4:	69fb      	ldr	r3, [r7, #28]
 81038e6:	089b      	lsrs	r3, r3, #2
 81038e8:	3302      	adds	r3, #2
 81038ea:	69ba      	ldr	r2, [r7, #24]
 81038ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81038f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 81038f4:	681b      	ldr	r3, [r3, #0]
 81038f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81038f8:	693b      	ldr	r3, [r7, #16]
 81038fa:	43db      	mvns	r3, r3
 81038fc:	69ba      	ldr	r2, [r7, #24]
 81038fe:	4013      	ands	r3, r2
 8103900:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8103902:	683b      	ldr	r3, [r7, #0]
 8103904:	685b      	ldr	r3, [r3, #4]
 8103906:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 810390a:	2b00      	cmp	r3, #0
 810390c:	d003      	beq.n	8103916 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810390e:	69ba      	ldr	r2, [r7, #24]
 8103910:	693b      	ldr	r3, [r7, #16]
 8103912:	4313      	orrs	r3, r2
 8103914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103916:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 810391a:	69bb      	ldr	r3, [r7, #24]
 810391c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810391e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103922:	685b      	ldr	r3, [r3, #4]
 8103924:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103926:	693b      	ldr	r3, [r7, #16]
 8103928:	43db      	mvns	r3, r3
 810392a:	69ba      	ldr	r2, [r7, #24]
 810392c:	4013      	ands	r3, r2
 810392e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8103930:	683b      	ldr	r3, [r7, #0]
 8103932:	685b      	ldr	r3, [r3, #4]
 8103934:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103938:	2b00      	cmp	r3, #0
 810393a:	d003      	beq.n	8103944 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 810393c:	69ba      	ldr	r2, [r7, #24]
 810393e:	693b      	ldr	r3, [r7, #16]
 8103940:	4313      	orrs	r3, r2
 8103942:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103944:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103948:	69bb      	ldr	r3, [r7, #24]
 810394a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 810394c:	697b      	ldr	r3, [r7, #20]
 810394e:	685b      	ldr	r3, [r3, #4]
 8103950:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103952:	693b      	ldr	r3, [r7, #16]
 8103954:	43db      	mvns	r3, r3
 8103956:	69ba      	ldr	r2, [r7, #24]
 8103958:	4013      	ands	r3, r2
 810395a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 810395c:	683b      	ldr	r3, [r7, #0]
 810395e:	685b      	ldr	r3, [r3, #4]
 8103960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103964:	2b00      	cmp	r3, #0
 8103966:	d003      	beq.n	8103970 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8103968:	69ba      	ldr	r2, [r7, #24]
 810396a:	693b      	ldr	r3, [r7, #16]
 810396c:	4313      	orrs	r3, r2
 810396e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8103970:	697b      	ldr	r3, [r7, #20]
 8103972:	69ba      	ldr	r2, [r7, #24]
 8103974:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8103976:	697b      	ldr	r3, [r7, #20]
 8103978:	681b      	ldr	r3, [r3, #0]
 810397a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810397c:	693b      	ldr	r3, [r7, #16]
 810397e:	43db      	mvns	r3, r3
 8103980:	69ba      	ldr	r2, [r7, #24]
 8103982:	4013      	ands	r3, r2
 8103984:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8103986:	683b      	ldr	r3, [r7, #0]
 8103988:	685b      	ldr	r3, [r3, #4]
 810398a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810398e:	2b00      	cmp	r3, #0
 8103990:	d003      	beq.n	810399a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8103992:	69ba      	ldr	r2, [r7, #24]
 8103994:	693b      	ldr	r3, [r7, #16]
 8103996:	4313      	orrs	r3, r2
 8103998:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 810399a:	697b      	ldr	r3, [r7, #20]
 810399c:	69ba      	ldr	r2, [r7, #24]
 810399e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81039a0:	69fb      	ldr	r3, [r7, #28]
 81039a2:	3301      	adds	r3, #1
 81039a4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81039a6:	683b      	ldr	r3, [r7, #0]
 81039a8:	681a      	ldr	r2, [r3, #0]
 81039aa:	69fb      	ldr	r3, [r7, #28]
 81039ac:	fa22 f303 	lsr.w	r3, r2, r3
 81039b0:	2b00      	cmp	r3, #0
 81039b2:	f47f ae63 	bne.w	810367c <HAL_GPIO_Init+0x14>
  }
}
 81039b6:	bf00      	nop
 81039b8:	bf00      	nop
 81039ba:	3724      	adds	r7, #36	; 0x24
 81039bc:	46bd      	mov	sp, r7
 81039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039c2:	4770      	bx	lr
 81039c4:	58000400 	.word	0x58000400

081039c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 81039c8:	b480      	push	{r7}
 81039ca:	b083      	sub	sp, #12
 81039cc:	af00      	add	r7, sp, #0
 81039ce:	6078      	str	r0, [r7, #4]
 81039d0:	460b      	mov	r3, r1
 81039d2:	807b      	strh	r3, [r7, #2]
 81039d4:	4613      	mov	r3, r2
 81039d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 81039d8:	787b      	ldrb	r3, [r7, #1]
 81039da:	2b00      	cmp	r3, #0
 81039dc:	d003      	beq.n	81039e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 81039de:	887a      	ldrh	r2, [r7, #2]
 81039e0:	687b      	ldr	r3, [r7, #4]
 81039e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 81039e4:	e003      	b.n	81039ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 81039e6:	887b      	ldrh	r3, [r7, #2]
 81039e8:	041a      	lsls	r2, r3, #16
 81039ea:	687b      	ldr	r3, [r7, #4]
 81039ec:	619a      	str	r2, [r3, #24]
}
 81039ee:	bf00      	nop
 81039f0:	370c      	adds	r7, #12
 81039f2:	46bd      	mov	sp, r7
 81039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039f8:	4770      	bx	lr
	...

081039fc <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81039fc:	b480      	push	{r7}
 81039fe:	b083      	sub	sp, #12
 8103a00:	af00      	add	r7, sp, #0
 8103a02:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103a04:	4b05      	ldr	r3, [pc, #20]	; (8103a1c <HAL_HSEM_ActivateNotification+0x20>)
 8103a06:	681a      	ldr	r2, [r3, #0]
 8103a08:	4904      	ldr	r1, [pc, #16]	; (8103a1c <HAL_HSEM_ActivateNotification+0x20>)
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	4313      	orrs	r3, r2
 8103a0e:	600b      	str	r3, [r1, #0]
#endif
}
 8103a10:	bf00      	nop
 8103a12:	370c      	adds	r7, #12
 8103a14:	46bd      	mov	sp, r7
 8103a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a1a:	4770      	bx	lr
 8103a1c:	58026510 	.word	0x58026510

08103a20 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8103a20:	b580      	push	{r7, lr}
 8103a22:	b084      	sub	sp, #16
 8103a24:	af00      	add	r7, sp, #0
 8103a26:	60f8      	str	r0, [r7, #12]
 8103a28:	460b      	mov	r3, r1
 8103a2a:	607a      	str	r2, [r7, #4]
 8103a2c:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8103a2e:	4b37      	ldr	r3, [pc, #220]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a30:	681b      	ldr	r3, [r3, #0]
 8103a32:	f023 0201 	bic.w	r2, r3, #1
 8103a36:	4935      	ldr	r1, [pc, #212]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a38:	68fb      	ldr	r3, [r7, #12]
 8103a3a:	4313      	orrs	r3, r2
 8103a3c:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	2b00      	cmp	r3, #0
 8103a42:	d123      	bne.n	8103a8c <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8103a44:	f7ff fdfc 	bl	8103640 <HAL_GetCurrentCPUID>
 8103a48:	4603      	mov	r3, r0
 8103a4a:	2b03      	cmp	r3, #3
 8103a4c:	d158      	bne.n	8103b00 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8103a4e:	4b2f      	ldr	r3, [pc, #188]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a50:	691b      	ldr	r3, [r3, #16]
 8103a52:	4a2e      	ldr	r2, [pc, #184]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a54:	f023 0301 	bic.w	r3, r3, #1
 8103a58:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a5a:	4b2d      	ldr	r3, [pc, #180]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a5c:	691b      	ldr	r3, [r3, #16]
 8103a5e:	4a2c      	ldr	r2, [pc, #176]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a60:	f043 0304 	orr.w	r3, r3, #4
 8103a64:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103a66:	f3bf 8f4f 	dsb	sy
}
 8103a6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103a6c:	f3bf 8f6f 	isb	sy
}
 8103a70:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103a72:	7afb      	ldrb	r3, [r7, #11]
 8103a74:	2b01      	cmp	r3, #1
 8103a76:	d101      	bne.n	8103a7c <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103a78:	bf30      	wfi
 8103a7a:	e000      	b.n	8103a7e <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103a7c:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103a7e:	4b24      	ldr	r3, [pc, #144]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a80:	691b      	ldr	r3, [r3, #16]
 8103a82:	4a23      	ldr	r2, [pc, #140]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103a84:	f023 0304 	bic.w	r3, r3, #4
 8103a88:	6113      	str	r3, [r2, #16]
 8103a8a:	e03c      	b.n	8103b06 <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	2b01      	cmp	r3, #1
 8103a90:	d123      	bne.n	8103ada <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8103a92:	f7ff fdd5 	bl	8103640 <HAL_GetCurrentCPUID>
 8103a96:	4603      	mov	r3, r0
 8103a98:	2b01      	cmp	r3, #1
 8103a9a:	d133      	bne.n	8103b04 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8103a9c:	4b1b      	ldr	r3, [pc, #108]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103a9e:	695b      	ldr	r3, [r3, #20]
 8103aa0:	4a1a      	ldr	r2, [pc, #104]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103aa2:	f023 0302 	bic.w	r3, r3, #2
 8103aa6:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103aa8:	4b19      	ldr	r3, [pc, #100]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103aaa:	691b      	ldr	r3, [r3, #16]
 8103aac:	4a18      	ldr	r2, [pc, #96]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103aae:	f043 0304 	orr.w	r3, r3, #4
 8103ab2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8103ab4:	f3bf 8f4f 	dsb	sy
}
 8103ab8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8103aba:	f3bf 8f6f 	isb	sy
}
 8103abe:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8103ac0:	7afb      	ldrb	r3, [r7, #11]
 8103ac2:	2b01      	cmp	r3, #1
 8103ac4:	d101      	bne.n	8103aca <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8103ac6:	bf30      	wfi
 8103ac8:	e000      	b.n	8103acc <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8103aca:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8103acc:	4b10      	ldr	r3, [pc, #64]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103ace:	691b      	ldr	r3, [r3, #16]
 8103ad0:	4a0f      	ldr	r2, [pc, #60]	; (8103b10 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8103ad2:	f023 0304 	bic.w	r3, r3, #4
 8103ad6:	6113      	str	r3, [r2, #16]
 8103ad8:	e015      	b.n	8103b06 <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103ada:	f7ff fdb1 	bl	8103640 <HAL_GetCurrentCPUID>
 8103ade:	4603      	mov	r3, r0
 8103ae0:	2b03      	cmp	r3, #3
 8103ae2:	d106      	bne.n	8103af2 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8103ae4:	4b09      	ldr	r3, [pc, #36]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103ae6:	691b      	ldr	r3, [r3, #16]
 8103ae8:	4a08      	ldr	r2, [pc, #32]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103aea:	f023 0304 	bic.w	r3, r3, #4
 8103aee:	6113      	str	r3, [r2, #16]
 8103af0:	e009      	b.n	8103b06 <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8103af2:	4b06      	ldr	r3, [pc, #24]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103af4:	695b      	ldr	r3, [r3, #20]
 8103af6:	4a05      	ldr	r2, [pc, #20]	; (8103b0c <HAL_PWREx_EnterSTOPMode+0xec>)
 8103af8:	f023 0304 	bic.w	r3, r3, #4
 8103afc:	6153      	str	r3, [r2, #20]
 8103afe:	e002      	b.n	8103b06 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103b00:	bf00      	nop
 8103b02:	e000      	b.n	8103b06 <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8103b04:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8103b06:	3710      	adds	r7, #16
 8103b08:	46bd      	mov	sp, r7
 8103b0a:	bd80      	pop	{r7, pc}
 8103b0c:	58024800 	.word	0x58024800
 8103b10:	e000ed00 	.word	0xe000ed00

08103b14 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8103b14:	b580      	push	{r7, lr}
 8103b16:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8103b18:	f7ff fd92 	bl	8103640 <HAL_GetCurrentCPUID>
 8103b1c:	4603      	mov	r3, r0
 8103b1e:	2b03      	cmp	r3, #3
 8103b20:	d101      	bne.n	8103b26 <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8103b22:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8103b24:	e001      	b.n	8103b2a <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8103b26:	bf40      	sev
    __WFE ();
 8103b28:	bf20      	wfe
}
 8103b2a:	bf00      	nop
 8103b2c:	bd80      	pop	{r7, pc}
	...

08103b30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8103b30:	b480      	push	{r7}
 8103b32:	b089      	sub	sp, #36	; 0x24
 8103b34:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8103b36:	4bb3      	ldr	r3, [pc, #716]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103b38:	691b      	ldr	r3, [r3, #16]
 8103b3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8103b3e:	2b18      	cmp	r3, #24
 8103b40:	f200 8155 	bhi.w	8103dee <HAL_RCC_GetSysClockFreq+0x2be>
 8103b44:	a201      	add	r2, pc, #4	; (adr r2, 8103b4c <HAL_RCC_GetSysClockFreq+0x1c>)
 8103b46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103b4a:	bf00      	nop
 8103b4c:	08103bb1 	.word	0x08103bb1
 8103b50:	08103def 	.word	0x08103def
 8103b54:	08103def 	.word	0x08103def
 8103b58:	08103def 	.word	0x08103def
 8103b5c:	08103def 	.word	0x08103def
 8103b60:	08103def 	.word	0x08103def
 8103b64:	08103def 	.word	0x08103def
 8103b68:	08103def 	.word	0x08103def
 8103b6c:	08103bd7 	.word	0x08103bd7
 8103b70:	08103def 	.word	0x08103def
 8103b74:	08103def 	.word	0x08103def
 8103b78:	08103def 	.word	0x08103def
 8103b7c:	08103def 	.word	0x08103def
 8103b80:	08103def 	.word	0x08103def
 8103b84:	08103def 	.word	0x08103def
 8103b88:	08103def 	.word	0x08103def
 8103b8c:	08103bdd 	.word	0x08103bdd
 8103b90:	08103def 	.word	0x08103def
 8103b94:	08103def 	.word	0x08103def
 8103b98:	08103def 	.word	0x08103def
 8103b9c:	08103def 	.word	0x08103def
 8103ba0:	08103def 	.word	0x08103def
 8103ba4:	08103def 	.word	0x08103def
 8103ba8:	08103def 	.word	0x08103def
 8103bac:	08103be3 	.word	0x08103be3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103bb0:	4b94      	ldr	r3, [pc, #592]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103bb2:	681b      	ldr	r3, [r3, #0]
 8103bb4:	f003 0320 	and.w	r3, r3, #32
 8103bb8:	2b00      	cmp	r3, #0
 8103bba:	d009      	beq.n	8103bd0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103bbc:	4b91      	ldr	r3, [pc, #580]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103bbe:	681b      	ldr	r3, [r3, #0]
 8103bc0:	08db      	lsrs	r3, r3, #3
 8103bc2:	f003 0303 	and.w	r3, r3, #3
 8103bc6:	4a90      	ldr	r2, [pc, #576]	; (8103e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8103bcc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8103bce:	e111      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8103bd0:	4b8d      	ldr	r3, [pc, #564]	; (8103e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103bd2:	61bb      	str	r3, [r7, #24]
    break;
 8103bd4:	e10e      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8103bd6:	4b8d      	ldr	r3, [pc, #564]	; (8103e0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103bd8:	61bb      	str	r3, [r7, #24]
    break;
 8103bda:	e10b      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8103bdc:	4b8c      	ldr	r3, [pc, #560]	; (8103e10 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8103bde:	61bb      	str	r3, [r7, #24]
    break;
 8103be0:	e108      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103be2:	4b88      	ldr	r3, [pc, #544]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103be4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103be6:	f003 0303 	and.w	r3, r3, #3
 8103bea:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8103bec:	4b85      	ldr	r3, [pc, #532]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103bf0:	091b      	lsrs	r3, r3, #4
 8103bf2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103bf6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8103bf8:	4b82      	ldr	r3, [pc, #520]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103bfc:	f003 0301 	and.w	r3, r3, #1
 8103c00:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8103c02:	4b80      	ldr	r3, [pc, #512]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103c06:	08db      	lsrs	r3, r3, #3
 8103c08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103c0c:	68fa      	ldr	r2, [r7, #12]
 8103c0e:	fb02 f303 	mul.w	r3, r2, r3
 8103c12:	ee07 3a90 	vmov	s15, r3
 8103c16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103c1a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8103c1e:	693b      	ldr	r3, [r7, #16]
 8103c20:	2b00      	cmp	r3, #0
 8103c22:	f000 80e1 	beq.w	8103de8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8103c26:	697b      	ldr	r3, [r7, #20]
 8103c28:	2b02      	cmp	r3, #2
 8103c2a:	f000 8083 	beq.w	8103d34 <HAL_RCC_GetSysClockFreq+0x204>
 8103c2e:	697b      	ldr	r3, [r7, #20]
 8103c30:	2b02      	cmp	r3, #2
 8103c32:	f200 80a1 	bhi.w	8103d78 <HAL_RCC_GetSysClockFreq+0x248>
 8103c36:	697b      	ldr	r3, [r7, #20]
 8103c38:	2b00      	cmp	r3, #0
 8103c3a:	d003      	beq.n	8103c44 <HAL_RCC_GetSysClockFreq+0x114>
 8103c3c:	697b      	ldr	r3, [r7, #20]
 8103c3e:	2b01      	cmp	r3, #1
 8103c40:	d056      	beq.n	8103cf0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8103c42:	e099      	b.n	8103d78 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8103c44:	4b6f      	ldr	r3, [pc, #444]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c46:	681b      	ldr	r3, [r3, #0]
 8103c48:	f003 0320 	and.w	r3, r3, #32
 8103c4c:	2b00      	cmp	r3, #0
 8103c4e:	d02d      	beq.n	8103cac <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103c50:	4b6c      	ldr	r3, [pc, #432]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c52:	681b      	ldr	r3, [r3, #0]
 8103c54:	08db      	lsrs	r3, r3, #3
 8103c56:	f003 0303 	and.w	r3, r3, #3
 8103c5a:	4a6b      	ldr	r2, [pc, #428]	; (8103e08 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8103c5c:	fa22 f303 	lsr.w	r3, r2, r3
 8103c60:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103c62:	687b      	ldr	r3, [r7, #4]
 8103c64:	ee07 3a90 	vmov	s15, r3
 8103c68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103c6c:	693b      	ldr	r3, [r7, #16]
 8103c6e:	ee07 3a90 	vmov	s15, r3
 8103c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103c7a:	4b62      	ldr	r3, [pc, #392]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103c82:	ee07 3a90 	vmov	s15, r3
 8103c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103c8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103c8e:	eddf 5a61 	vldr	s11, [pc, #388]	; 8103e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103c9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103ca6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8103caa:	e087      	b.n	8103dbc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103cac:	693b      	ldr	r3, [r7, #16]
 8103cae:	ee07 3a90 	vmov	s15, r3
 8103cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103cb6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8103e18 <HAL_RCC_GetSysClockFreq+0x2e8>
 8103cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103cbe:	4b51      	ldr	r3, [pc, #324]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103cc6:	ee07 3a90 	vmov	s15, r3
 8103cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103cce:	ed97 6a02 	vldr	s12, [r7, #8]
 8103cd2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8103e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103cde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103cea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103cee:	e065      	b.n	8103dbc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103cf0:	693b      	ldr	r3, [r7, #16]
 8103cf2:	ee07 3a90 	vmov	s15, r3
 8103cf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103cfa:	eddf 6a48 	vldr	s13, [pc, #288]	; 8103e1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8103cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103d02:	4b40      	ldr	r3, [pc, #256]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103d0a:	ee07 3a90 	vmov	s15, r3
 8103d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103d12:	ed97 6a02 	vldr	s12, [r7, #8]
 8103d16:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8103e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103d22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103d2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103d32:	e043      	b.n	8103dbc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103d34:	693b      	ldr	r3, [r7, #16]
 8103d36:	ee07 3a90 	vmov	s15, r3
 8103d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103d3e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8103e20 <HAL_RCC_GetSysClockFreq+0x2f0>
 8103d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103d46:	4b2f      	ldr	r3, [pc, #188]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103d4e:	ee07 3a90 	vmov	s15, r3
 8103d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103d56:	ed97 6a02 	vldr	s12, [r7, #8]
 8103d5a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8103e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103d66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103d72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103d76:	e021      	b.n	8103dbc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8103d78:	693b      	ldr	r3, [r7, #16]
 8103d7a:	ee07 3a90 	vmov	s15, r3
 8103d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103d82:	eddf 6a26 	vldr	s13, [pc, #152]	; 8103e1c <HAL_RCC_GetSysClockFreq+0x2ec>
 8103d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103d8a:	4b1e      	ldr	r3, [pc, #120]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103d92:	ee07 3a90 	vmov	s15, r3
 8103d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8103d9e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8103e14 <HAL_RCC_GetSysClockFreq+0x2e4>
 8103da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103daa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8103dba:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8103dbc:	4b11      	ldr	r3, [pc, #68]	; (8103e04 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8103dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103dc0:	0a5b      	lsrs	r3, r3, #9
 8103dc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103dc6:	3301      	adds	r3, #1
 8103dc8:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8103dca:	683b      	ldr	r3, [r7, #0]
 8103dcc:	ee07 3a90 	vmov	s15, r3
 8103dd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8103dd4:	edd7 6a07 	vldr	s13, [r7, #28]
 8103dd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103ddc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103de0:	ee17 3a90 	vmov	r3, s15
 8103de4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8103de6:	e005      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8103de8:	2300      	movs	r3, #0
 8103dea:	61bb      	str	r3, [r7, #24]
    break;
 8103dec:	e002      	b.n	8103df4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8103dee:	4b07      	ldr	r3, [pc, #28]	; (8103e0c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8103df0:	61bb      	str	r3, [r7, #24]
    break;
 8103df2:	bf00      	nop
  }

  return sysclockfreq;
 8103df4:	69bb      	ldr	r3, [r7, #24]
}
 8103df6:	4618      	mov	r0, r3
 8103df8:	3724      	adds	r7, #36	; 0x24
 8103dfa:	46bd      	mov	sp, r7
 8103dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103e00:	4770      	bx	lr
 8103e02:	bf00      	nop
 8103e04:	58024400 	.word	0x58024400
 8103e08:	03d09000 	.word	0x03d09000
 8103e0c:	003d0900 	.word	0x003d0900
 8103e10:	007a1200 	.word	0x007a1200
 8103e14:	46000000 	.word	0x46000000
 8103e18:	4c742400 	.word	0x4c742400
 8103e1c:	4a742400 	.word	0x4a742400
 8103e20:	4af42400 	.word	0x4af42400

08103e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8103e24:	b580      	push	{r7, lr}
 8103e26:	b082      	sub	sp, #8
 8103e28:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8103e2a:	f7ff fe81 	bl	8103b30 <HAL_RCC_GetSysClockFreq>
 8103e2e:	4602      	mov	r2, r0
 8103e30:	4b11      	ldr	r3, [pc, #68]	; (8103e78 <HAL_RCC_GetHCLKFreq+0x54>)
 8103e32:	699b      	ldr	r3, [r3, #24]
 8103e34:	0a1b      	lsrs	r3, r3, #8
 8103e36:	f003 030f 	and.w	r3, r3, #15
 8103e3a:	4910      	ldr	r1, [pc, #64]	; (8103e7c <HAL_RCC_GetHCLKFreq+0x58>)
 8103e3c:	5ccb      	ldrb	r3, [r1, r3]
 8103e3e:	f003 031f 	and.w	r3, r3, #31
 8103e42:	fa22 f303 	lsr.w	r3, r2, r3
 8103e46:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8103e48:	4b0b      	ldr	r3, [pc, #44]	; (8103e78 <HAL_RCC_GetHCLKFreq+0x54>)
 8103e4a:	699b      	ldr	r3, [r3, #24]
 8103e4c:	f003 030f 	and.w	r3, r3, #15
 8103e50:	4a0a      	ldr	r2, [pc, #40]	; (8103e7c <HAL_RCC_GetHCLKFreq+0x58>)
 8103e52:	5cd3      	ldrb	r3, [r2, r3]
 8103e54:	f003 031f 	and.w	r3, r3, #31
 8103e58:	687a      	ldr	r2, [r7, #4]
 8103e5a:	fa22 f303 	lsr.w	r3, r2, r3
 8103e5e:	4a08      	ldr	r2, [pc, #32]	; (8103e80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103e60:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8103e62:	4b07      	ldr	r3, [pc, #28]	; (8103e80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103e64:	681b      	ldr	r3, [r3, #0]
 8103e66:	4a07      	ldr	r2, [pc, #28]	; (8103e84 <HAL_RCC_GetHCLKFreq+0x60>)
 8103e68:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8103e6a:	4b05      	ldr	r3, [pc, #20]	; (8103e80 <HAL_RCC_GetHCLKFreq+0x5c>)
 8103e6c:	681b      	ldr	r3, [r3, #0]
}
 8103e6e:	4618      	mov	r0, r3
 8103e70:	3708      	adds	r7, #8
 8103e72:	46bd      	mov	sp, r7
 8103e74:	bd80      	pop	{r7, pc}
 8103e76:	bf00      	nop
 8103e78:	58024400 	.word	0x58024400
 8103e7c:	0810cfb4 	.word	0x0810cfb4
 8103e80:	10000004 	.word	0x10000004
 8103e84:	10000000 	.word	0x10000000

08103e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8103e88:	b580      	push	{r7, lr}
 8103e8a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8103e8c:	f7ff ffca 	bl	8103e24 <HAL_RCC_GetHCLKFreq>
 8103e90:	4602      	mov	r2, r0
 8103e92:	4b06      	ldr	r3, [pc, #24]	; (8103eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8103e94:	69db      	ldr	r3, [r3, #28]
 8103e96:	091b      	lsrs	r3, r3, #4
 8103e98:	f003 0307 	and.w	r3, r3, #7
 8103e9c:	4904      	ldr	r1, [pc, #16]	; (8103eb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8103e9e:	5ccb      	ldrb	r3, [r1, r3]
 8103ea0:	f003 031f 	and.w	r3, r3, #31
 8103ea4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8103ea8:	4618      	mov	r0, r3
 8103eaa:	bd80      	pop	{r7, pc}
 8103eac:	58024400 	.word	0x58024400
 8103eb0:	0810cfb4 	.word	0x0810cfb4

08103eb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8103eb4:	b580      	push	{r7, lr}
 8103eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8103eb8:	f7ff ffb4 	bl	8103e24 <HAL_RCC_GetHCLKFreq>
 8103ebc:	4602      	mov	r2, r0
 8103ebe:	4b06      	ldr	r3, [pc, #24]	; (8103ed8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8103ec0:	69db      	ldr	r3, [r3, #28]
 8103ec2:	0a1b      	lsrs	r3, r3, #8
 8103ec4:	f003 0307 	and.w	r3, r3, #7
 8103ec8:	4904      	ldr	r1, [pc, #16]	; (8103edc <HAL_RCC_GetPCLK2Freq+0x28>)
 8103eca:	5ccb      	ldrb	r3, [r1, r3]
 8103ecc:	f003 031f 	and.w	r3, r3, #31
 8103ed0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8103ed4:	4618      	mov	r0, r3
 8103ed6:	bd80      	pop	{r7, pc}
 8103ed8:	58024400 	.word	0x58024400
 8103edc:	0810cfb4 	.word	0x0810cfb4

08103ee0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8103ee0:	b580      	push	{r7, lr}
 8103ee2:	b086      	sub	sp, #24
 8103ee4:	af00      	add	r7, sp, #0
 8103ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8103ee8:	2300      	movs	r3, #0
 8103eea:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8103eec:	2300      	movs	r3, #0
 8103eee:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8103ef0:	687b      	ldr	r3, [r7, #4]
 8103ef2:	681b      	ldr	r3, [r3, #0]
 8103ef4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103ef8:	2b00      	cmp	r3, #0
 8103efa:	d03f      	beq.n	8103f7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8103efc:	687b      	ldr	r3, [r7, #4]
 8103efe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103f00:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103f04:	d02a      	beq.n	8103f5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8103f06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8103f0a:	d824      	bhi.n	8103f56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103f0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103f10:	d018      	beq.n	8103f44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8103f12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8103f16:	d81e      	bhi.n	8103f56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8103f18:	2b00      	cmp	r3, #0
 8103f1a:	d003      	beq.n	8103f24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8103f1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8103f20:	d007      	beq.n	8103f32 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8103f22:	e018      	b.n	8103f56 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103f24:	4ba3      	ldr	r3, [pc, #652]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103f28:	4aa2      	ldr	r2, [pc, #648]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103f30:	e015      	b.n	8103f5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103f32:	687b      	ldr	r3, [r7, #4]
 8103f34:	3304      	adds	r3, #4
 8103f36:	2102      	movs	r1, #2
 8103f38:	4618      	mov	r0, r3
 8103f3a:	f001 fff9 	bl	8105f30 <RCCEx_PLL2_Config>
 8103f3e:	4603      	mov	r3, r0
 8103f40:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103f42:	e00c      	b.n	8103f5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8103f44:	687b      	ldr	r3, [r7, #4]
 8103f46:	3324      	adds	r3, #36	; 0x24
 8103f48:	2102      	movs	r1, #2
 8103f4a:	4618      	mov	r0, r3
 8103f4c:	f002 f8a2 	bl	8106094 <RCCEx_PLL3_Config>
 8103f50:	4603      	mov	r3, r0
 8103f52:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8103f54:	e003      	b.n	8103f5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103f56:	2301      	movs	r3, #1
 8103f58:	75fb      	strb	r3, [r7, #23]
      break;
 8103f5a:	e000      	b.n	8103f5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8103f5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103f5e:	7dfb      	ldrb	r3, [r7, #23]
 8103f60:	2b00      	cmp	r3, #0
 8103f62:	d109      	bne.n	8103f78 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8103f64:	4b93      	ldr	r3, [pc, #588]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103f66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103f68:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8103f6c:	687b      	ldr	r3, [r7, #4]
 8103f6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8103f70:	4990      	ldr	r1, [pc, #576]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103f72:	4313      	orrs	r3, r2
 8103f74:	650b      	str	r3, [r1, #80]	; 0x50
 8103f76:	e001      	b.n	8103f7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103f78:	7dfb      	ldrb	r3, [r7, #23]
 8103f7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8103f7c:	687b      	ldr	r3, [r7, #4]
 8103f7e:	681b      	ldr	r3, [r3, #0]
 8103f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103f84:	2b00      	cmp	r3, #0
 8103f86:	d03d      	beq.n	8104004 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8103f88:	687b      	ldr	r3, [r7, #4]
 8103f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103f8c:	2b04      	cmp	r3, #4
 8103f8e:	d826      	bhi.n	8103fde <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8103f90:	a201      	add	r2, pc, #4	; (adr r2, 8103f98 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8103f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8103f96:	bf00      	nop
 8103f98:	08103fad 	.word	0x08103fad
 8103f9c:	08103fbb 	.word	0x08103fbb
 8103fa0:	08103fcd 	.word	0x08103fcd
 8103fa4:	08103fe5 	.word	0x08103fe5
 8103fa8:	08103fe5 	.word	0x08103fe5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8103fac:	4b81      	ldr	r3, [pc, #516]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103fb0:	4a80      	ldr	r2, [pc, #512]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103fb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103fb6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103fb8:	e015      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8103fba:	687b      	ldr	r3, [r7, #4]
 8103fbc:	3304      	adds	r3, #4
 8103fbe:	2100      	movs	r1, #0
 8103fc0:	4618      	mov	r0, r3
 8103fc2:	f001 ffb5 	bl	8105f30 <RCCEx_PLL2_Config>
 8103fc6:	4603      	mov	r3, r0
 8103fc8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103fca:	e00c      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8103fcc:	687b      	ldr	r3, [r7, #4]
 8103fce:	3324      	adds	r3, #36	; 0x24
 8103fd0:	2100      	movs	r1, #0
 8103fd2:	4618      	mov	r0, r3
 8103fd4:	f002 f85e 	bl	8106094 <RCCEx_PLL3_Config>
 8103fd8:	4603      	mov	r3, r0
 8103fda:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8103fdc:	e003      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103fde:	2301      	movs	r3, #1
 8103fe0:	75fb      	strb	r3, [r7, #23]
      break;
 8103fe2:	e000      	b.n	8103fe6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8103fe4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103fe6:	7dfb      	ldrb	r3, [r7, #23]
 8103fe8:	2b00      	cmp	r3, #0
 8103fea:	d109      	bne.n	8104000 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8103fec:	4b71      	ldr	r3, [pc, #452]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103ff0:	f023 0207 	bic.w	r2, r3, #7
 8103ff4:	687b      	ldr	r3, [r7, #4]
 8103ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103ff8:	496e      	ldr	r1, [pc, #440]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8103ffa:	4313      	orrs	r3, r2
 8103ffc:	650b      	str	r3, [r1, #80]	; 0x50
 8103ffe:	e001      	b.n	8104004 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104000:	7dfb      	ldrb	r3, [r7, #23]
 8104002:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104004:	687b      	ldr	r3, [r7, #4]
 8104006:	681b      	ldr	r3, [r3, #0]
 8104008:	f403 7300 	and.w	r3, r3, #512	; 0x200
 810400c:	2b00      	cmp	r3, #0
 810400e:	d042      	beq.n	8104096 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8104010:	687b      	ldr	r3, [r7, #4]
 8104012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104014:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104018:	d02b      	beq.n	8104072 <HAL_RCCEx_PeriphCLKConfig+0x192>
 810401a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810401e:	d825      	bhi.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104020:	2bc0      	cmp	r3, #192	; 0xc0
 8104022:	d028      	beq.n	8104076 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8104024:	2bc0      	cmp	r3, #192	; 0xc0
 8104026:	d821      	bhi.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104028:	2b80      	cmp	r3, #128	; 0x80
 810402a:	d016      	beq.n	810405a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 810402c:	2b80      	cmp	r3, #128	; 0x80
 810402e:	d81d      	bhi.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8104030:	2b00      	cmp	r3, #0
 8104032:	d002      	beq.n	810403a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8104034:	2b40      	cmp	r3, #64	; 0x40
 8104036:	d007      	beq.n	8104048 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8104038:	e018      	b.n	810406c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810403a:	4b5e      	ldr	r3, [pc, #376]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810403c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810403e:	4a5d      	ldr	r2, [pc, #372]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104040:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104044:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104046:	e017      	b.n	8104078 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104048:	687b      	ldr	r3, [r7, #4]
 810404a:	3304      	adds	r3, #4
 810404c:	2100      	movs	r1, #0
 810404e:	4618      	mov	r0, r3
 8104050:	f001 ff6e 	bl	8105f30 <RCCEx_PLL2_Config>
 8104054:	4603      	mov	r3, r0
 8104056:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8104058:	e00e      	b.n	8104078 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 810405a:	687b      	ldr	r3, [r7, #4]
 810405c:	3324      	adds	r3, #36	; 0x24
 810405e:	2100      	movs	r1, #0
 8104060:	4618      	mov	r0, r3
 8104062:	f002 f817 	bl	8106094 <RCCEx_PLL3_Config>
 8104066:	4603      	mov	r3, r0
 8104068:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810406a:	e005      	b.n	8104078 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810406c:	2301      	movs	r3, #1
 810406e:	75fb      	strb	r3, [r7, #23]
      break;
 8104070:	e002      	b.n	8104078 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104072:	bf00      	nop
 8104074:	e000      	b.n	8104078 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8104076:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104078:	7dfb      	ldrb	r3, [r7, #23]
 810407a:	2b00      	cmp	r3, #0
 810407c:	d109      	bne.n	8104092 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 810407e:	4b4d      	ldr	r3, [pc, #308]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8104080:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104082:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8104086:	687b      	ldr	r3, [r7, #4]
 8104088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810408a:	494a      	ldr	r1, [pc, #296]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810408c:	4313      	orrs	r3, r2
 810408e:	650b      	str	r3, [r1, #80]	; 0x50
 8104090:	e001      	b.n	8104096 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104092:	7dfb      	ldrb	r3, [r7, #23]
 8104094:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104096:	687b      	ldr	r3, [r7, #4]
 8104098:	681b      	ldr	r3, [r3, #0]
 810409a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 810409e:	2b00      	cmp	r3, #0
 81040a0:	d049      	beq.n	8104136 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81040a2:	687b      	ldr	r3, [r7, #4]
 81040a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81040a8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81040ac:	d030      	beq.n	8104110 <HAL_RCCEx_PeriphCLKConfig+0x230>
 81040ae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81040b2:	d82a      	bhi.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81040b4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81040b8:	d02c      	beq.n	8104114 <HAL_RCCEx_PeriphCLKConfig+0x234>
 81040ba:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81040be:	d824      	bhi.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81040c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81040c4:	d018      	beq.n	81040f8 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81040c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81040ca:	d81e      	bhi.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81040cc:	2b00      	cmp	r3, #0
 81040ce:	d003      	beq.n	81040d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 81040d0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 81040d4:	d007      	beq.n	81040e6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 81040d6:	e018      	b.n	810410a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81040d8:	4b36      	ldr	r3, [pc, #216]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81040da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81040dc:	4a35      	ldr	r2, [pc, #212]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81040de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81040e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81040e4:	e017      	b.n	8104116 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81040e6:	687b      	ldr	r3, [r7, #4]
 81040e8:	3304      	adds	r3, #4
 81040ea:	2100      	movs	r1, #0
 81040ec:	4618      	mov	r0, r3
 81040ee:	f001 ff1f 	bl	8105f30 <RCCEx_PLL2_Config>
 81040f2:	4603      	mov	r3, r0
 81040f4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81040f6:	e00e      	b.n	8104116 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	3324      	adds	r3, #36	; 0x24
 81040fc:	2100      	movs	r1, #0
 81040fe:	4618      	mov	r0, r3
 8104100:	f001 ffc8 	bl	8106094 <RCCEx_PLL3_Config>
 8104104:	4603      	mov	r3, r0
 8104106:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104108:	e005      	b.n	8104116 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 810410a:	2301      	movs	r3, #1
 810410c:	75fb      	strb	r3, [r7, #23]
      break;
 810410e:	e002      	b.n	8104116 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104110:	bf00      	nop
 8104112:	e000      	b.n	8104116 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8104114:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104116:	7dfb      	ldrb	r3, [r7, #23]
 8104118:	2b00      	cmp	r3, #0
 810411a:	d10a      	bne.n	8104132 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 810411c:	4b25      	ldr	r3, [pc, #148]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810411e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104120:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8104124:	687b      	ldr	r3, [r7, #4]
 8104126:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 810412a:	4922      	ldr	r1, [pc, #136]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810412c:	4313      	orrs	r3, r2
 810412e:	658b      	str	r3, [r1, #88]	; 0x58
 8104130:	e001      	b.n	8104136 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104132:	7dfb      	ldrb	r3, [r7, #23]
 8104134:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104136:	687b      	ldr	r3, [r7, #4]
 8104138:	681b      	ldr	r3, [r3, #0]
 810413a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810413e:	2b00      	cmp	r3, #0
 8104140:	d04b      	beq.n	81041da <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8104142:	687b      	ldr	r3, [r7, #4]
 8104144:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104148:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810414c:	d030      	beq.n	81041b0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 810414e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104152:	d82a      	bhi.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104154:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104158:	d02e      	beq.n	81041b8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 810415a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810415e:	d824      	bhi.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8104160:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104164:	d018      	beq.n	8104198 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8104166:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810416a:	d81e      	bhi.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810416c:	2b00      	cmp	r3, #0
 810416e:	d003      	beq.n	8104178 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8104170:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104174:	d007      	beq.n	8104186 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8104176:	e018      	b.n	81041aa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104178:	4b0e      	ldr	r3, [pc, #56]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810417a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810417c:	4a0d      	ldr	r2, [pc, #52]	; (81041b4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810417e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104182:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8104184:	e019      	b.n	81041ba <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104186:	687b      	ldr	r3, [r7, #4]
 8104188:	3304      	adds	r3, #4
 810418a:	2100      	movs	r1, #0
 810418c:	4618      	mov	r0, r3
 810418e:	f001 fecf 	bl	8105f30 <RCCEx_PLL2_Config>
 8104192:	4603      	mov	r3, r0
 8104194:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8104196:	e010      	b.n	81041ba <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104198:	687b      	ldr	r3, [r7, #4]
 810419a:	3324      	adds	r3, #36	; 0x24
 810419c:	2100      	movs	r1, #0
 810419e:	4618      	mov	r0, r3
 81041a0:	f001 ff78 	bl	8106094 <RCCEx_PLL3_Config>
 81041a4:	4603      	mov	r3, r0
 81041a6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81041a8:	e007      	b.n	81041ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81041aa:	2301      	movs	r3, #1
 81041ac:	75fb      	strb	r3, [r7, #23]
      break;
 81041ae:	e004      	b.n	81041ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 81041b0:	bf00      	nop
 81041b2:	e002      	b.n	81041ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
 81041b4:	58024400 	.word	0x58024400
      break;
 81041b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81041ba:	7dfb      	ldrb	r3, [r7, #23]
 81041bc:	2b00      	cmp	r3, #0
 81041be:	d10a      	bne.n	81041d6 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81041c0:	4b99      	ldr	r3, [pc, #612]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81041c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81041c4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 81041ce:	4996      	ldr	r1, [pc, #600]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81041d0:	4313      	orrs	r3, r2
 81041d2:	658b      	str	r3, [r1, #88]	; 0x58
 81041d4:	e001      	b.n	81041da <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81041d6:	7dfb      	ldrb	r3, [r7, #23]
 81041d8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81041da:	687b      	ldr	r3, [r7, #4]
 81041dc:	681b      	ldr	r3, [r3, #0]
 81041de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81041e2:	2b00      	cmp	r3, #0
 81041e4:	d032      	beq.n	810424c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 81041e6:	687b      	ldr	r3, [r7, #4]
 81041e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81041ea:	2b30      	cmp	r3, #48	; 0x30
 81041ec:	d01c      	beq.n	8104228 <HAL_RCCEx_PeriphCLKConfig+0x348>
 81041ee:	2b30      	cmp	r3, #48	; 0x30
 81041f0:	d817      	bhi.n	8104222 <HAL_RCCEx_PeriphCLKConfig+0x342>
 81041f2:	2b20      	cmp	r3, #32
 81041f4:	d00c      	beq.n	8104210 <HAL_RCCEx_PeriphCLKConfig+0x330>
 81041f6:	2b20      	cmp	r3, #32
 81041f8:	d813      	bhi.n	8104222 <HAL_RCCEx_PeriphCLKConfig+0x342>
 81041fa:	2b00      	cmp	r3, #0
 81041fc:	d016      	beq.n	810422c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 81041fe:	2b10      	cmp	r3, #16
 8104200:	d10f      	bne.n	8104222 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104202:	4b89      	ldr	r3, [pc, #548]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104206:	4a88      	ldr	r2, [pc, #544]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810420c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 810420e:	e00e      	b.n	810422e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104210:	687b      	ldr	r3, [r7, #4]
 8104212:	3304      	adds	r3, #4
 8104214:	2102      	movs	r1, #2
 8104216:	4618      	mov	r0, r3
 8104218:	f001 fe8a 	bl	8105f30 <RCCEx_PLL2_Config>
 810421c:	4603      	mov	r3, r0
 810421e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8104220:	e005      	b.n	810422e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8104222:	2301      	movs	r3, #1
 8104224:	75fb      	strb	r3, [r7, #23]
      break;
 8104226:	e002      	b.n	810422e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8104228:	bf00      	nop
 810422a:	e000      	b.n	810422e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 810422c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810422e:	7dfb      	ldrb	r3, [r7, #23]
 8104230:	2b00      	cmp	r3, #0
 8104232:	d109      	bne.n	8104248 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104234:	4b7c      	ldr	r3, [pc, #496]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104238:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 810423c:	687b      	ldr	r3, [r7, #4]
 810423e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104240:	4979      	ldr	r1, [pc, #484]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104242:	4313      	orrs	r3, r2
 8104244:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104246:	e001      	b.n	810424c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104248:	7dfb      	ldrb	r3, [r7, #23]
 810424a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810424c:	687b      	ldr	r3, [r7, #4]
 810424e:	681b      	ldr	r3, [r3, #0]
 8104250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8104254:	2b00      	cmp	r3, #0
 8104256:	d047      	beq.n	81042e8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8104258:	687b      	ldr	r3, [r7, #4]
 810425a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810425c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104260:	d030      	beq.n	81042c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8104262:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104266:	d82a      	bhi.n	81042be <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104268:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 810426c:	d02c      	beq.n	81042c8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 810426e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104272:	d824      	bhi.n	81042be <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104274:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104278:	d018      	beq.n	81042ac <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 810427a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810427e:	d81e      	bhi.n	81042be <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8104280:	2b00      	cmp	r3, #0
 8104282:	d003      	beq.n	810428c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8104284:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104288:	d007      	beq.n	810429a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 810428a:	e018      	b.n	81042be <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810428c:	4b66      	ldr	r3, [pc, #408]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810428e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104290:	4a65      	ldr	r2, [pc, #404]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104292:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104296:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8104298:	e017      	b.n	81042ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810429a:	687b      	ldr	r3, [r7, #4]
 810429c:	3304      	adds	r3, #4
 810429e:	2100      	movs	r1, #0
 81042a0:	4618      	mov	r0, r3
 81042a2:	f001 fe45 	bl	8105f30 <RCCEx_PLL2_Config>
 81042a6:	4603      	mov	r3, r0
 81042a8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81042aa:	e00e      	b.n	81042ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81042ac:	687b      	ldr	r3, [r7, #4]
 81042ae:	3324      	adds	r3, #36	; 0x24
 81042b0:	2100      	movs	r1, #0
 81042b2:	4618      	mov	r0, r3
 81042b4:	f001 feee 	bl	8106094 <RCCEx_PLL3_Config>
 81042b8:	4603      	mov	r3, r0
 81042ba:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81042bc:	e005      	b.n	81042ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81042be:	2301      	movs	r3, #1
 81042c0:	75fb      	strb	r3, [r7, #23]
      break;
 81042c2:	e002      	b.n	81042ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81042c4:	bf00      	nop
 81042c6:	e000      	b.n	81042ca <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81042c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 81042ca:	7dfb      	ldrb	r3, [r7, #23]
 81042cc:	2b00      	cmp	r3, #0
 81042ce:	d109      	bne.n	81042e4 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 81042d0:	4b55      	ldr	r3, [pc, #340]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81042d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81042d4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 81042d8:	687b      	ldr	r3, [r7, #4]
 81042da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81042dc:	4952      	ldr	r1, [pc, #328]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81042de:	4313      	orrs	r3, r2
 81042e0:	650b      	str	r3, [r1, #80]	; 0x50
 81042e2:	e001      	b.n	81042e8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81042e4:	7dfb      	ldrb	r3, [r7, #23]
 81042e6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 81042e8:	687b      	ldr	r3, [r7, #4]
 81042ea:	681b      	ldr	r3, [r3, #0]
 81042ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81042f0:	2b00      	cmp	r3, #0
 81042f2:	d049      	beq.n	8104388 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 81042f4:	687b      	ldr	r3, [r7, #4]
 81042f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81042f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81042fc:	d02e      	beq.n	810435c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 81042fe:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104302:	d828      	bhi.n	8104356 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104304:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104308:	d02a      	beq.n	8104360 <HAL_RCCEx_PeriphCLKConfig+0x480>
 810430a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 810430e:	d822      	bhi.n	8104356 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104310:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104314:	d026      	beq.n	8104364 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8104316:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810431a:	d81c      	bhi.n	8104356 <HAL_RCCEx_PeriphCLKConfig+0x476>
 810431c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104320:	d010      	beq.n	8104344 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8104322:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104326:	d816      	bhi.n	8104356 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8104328:	2b00      	cmp	r3, #0
 810432a:	d01d      	beq.n	8104368 <HAL_RCCEx_PeriphCLKConfig+0x488>
 810432c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104330:	d111      	bne.n	8104356 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	3304      	adds	r3, #4
 8104336:	2101      	movs	r1, #1
 8104338:	4618      	mov	r0, r3
 810433a:	f001 fdf9 	bl	8105f30 <RCCEx_PLL2_Config>
 810433e:	4603      	mov	r3, r0
 8104340:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104342:	e012      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104344:	687b      	ldr	r3, [r7, #4]
 8104346:	3324      	adds	r3, #36	; 0x24
 8104348:	2101      	movs	r1, #1
 810434a:	4618      	mov	r0, r3
 810434c:	f001 fea2 	bl	8106094 <RCCEx_PLL3_Config>
 8104350:	4603      	mov	r3, r0
 8104352:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8104354:	e009      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104356:	2301      	movs	r3, #1
 8104358:	75fb      	strb	r3, [r7, #23]
      break;
 810435a:	e006      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810435c:	bf00      	nop
 810435e:	e004      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104360:	bf00      	nop
 8104362:	e002      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104364:	bf00      	nop
 8104366:	e000      	b.n	810436a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8104368:	bf00      	nop
    }

    if(ret == HAL_OK)
 810436a:	7dfb      	ldrb	r3, [r7, #23]
 810436c:	2b00      	cmp	r3, #0
 810436e:	d109      	bne.n	8104384 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104370:	4b2d      	ldr	r3, [pc, #180]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104372:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104374:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8104378:	687b      	ldr	r3, [r7, #4]
 810437a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810437c:	492a      	ldr	r1, [pc, #168]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810437e:	4313      	orrs	r3, r2
 8104380:	650b      	str	r3, [r1, #80]	; 0x50
 8104382:	e001      	b.n	8104388 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104384:	7dfb      	ldrb	r3, [r7, #23]
 8104386:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104388:	687b      	ldr	r3, [r7, #4]
 810438a:	681b      	ldr	r3, [r3, #0]
 810438c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8104390:	2b00      	cmp	r3, #0
 8104392:	d04d      	beq.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 810439a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810439e:	d02e      	beq.n	81043fe <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81043a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81043a4:	d828      	bhi.n	81043f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81043a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81043aa:	d02a      	beq.n	8104402 <HAL_RCCEx_PeriphCLKConfig+0x522>
 81043ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81043b0:	d822      	bhi.n	81043f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81043b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81043b6:	d026      	beq.n	8104406 <HAL_RCCEx_PeriphCLKConfig+0x526>
 81043b8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81043bc:	d81c      	bhi.n	81043f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81043be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81043c2:	d010      	beq.n	81043e6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 81043c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81043c8:	d816      	bhi.n	81043f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81043ca:	2b00      	cmp	r3, #0
 81043cc:	d01d      	beq.n	810440a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 81043ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81043d2:	d111      	bne.n	81043f8 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81043d4:	687b      	ldr	r3, [r7, #4]
 81043d6:	3304      	adds	r3, #4
 81043d8:	2101      	movs	r1, #1
 81043da:	4618      	mov	r0, r3
 81043dc:	f001 fda8 	bl	8105f30 <RCCEx_PLL2_Config>
 81043e0:	4603      	mov	r3, r0
 81043e2:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81043e4:	e012      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81043e6:	687b      	ldr	r3, [r7, #4]
 81043e8:	3324      	adds	r3, #36	; 0x24
 81043ea:	2101      	movs	r1, #1
 81043ec:	4618      	mov	r0, r3
 81043ee:	f001 fe51 	bl	8106094 <RCCEx_PLL3_Config>
 81043f2:	4603      	mov	r3, r0
 81043f4:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 81043f6:	e009      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 81043f8:	2301      	movs	r3, #1
 81043fa:	75fb      	strb	r3, [r7, #23]
      break;
 81043fc:	e006      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 81043fe:	bf00      	nop
 8104400:	e004      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104402:	bf00      	nop
 8104404:	e002      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8104406:	bf00      	nop
 8104408:	e000      	b.n	810440c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810440a:	bf00      	nop
    }

    if(ret == HAL_OK)
 810440c:	7dfb      	ldrb	r3, [r7, #23]
 810440e:	2b00      	cmp	r3, #0
 8104410:	d10c      	bne.n	810442c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104412:	4b05      	ldr	r3, [pc, #20]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104416:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104420:	4901      	ldr	r1, [pc, #4]	; (8104428 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8104422:	4313      	orrs	r3, r2
 8104424:	658b      	str	r3, [r1, #88]	; 0x58
 8104426:	e003      	b.n	8104430 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8104428:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 810442c:	7dfb      	ldrb	r3, [r7, #23]
 810442e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104430:	687b      	ldr	r3, [r7, #4]
 8104432:	681b      	ldr	r3, [r3, #0]
 8104434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8104438:	2b00      	cmp	r3, #0
 810443a:	d02f      	beq.n	810449c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 810443c:	687b      	ldr	r3, [r7, #4]
 810443e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104440:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104444:	d00e      	beq.n	8104464 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8104446:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810444a:	d814      	bhi.n	8104476 <HAL_RCCEx_PeriphCLKConfig+0x596>
 810444c:	2b00      	cmp	r3, #0
 810444e:	d015      	beq.n	810447c <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8104450:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104454:	d10f      	bne.n	8104476 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104456:	4bb0      	ldr	r3, [pc, #704]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810445a:	4aaf      	ldr	r2, [pc, #700]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810445c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104460:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8104462:	e00c      	b.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104464:	687b      	ldr	r3, [r7, #4]
 8104466:	3304      	adds	r3, #4
 8104468:	2101      	movs	r1, #1
 810446a:	4618      	mov	r0, r3
 810446c:	f001 fd60 	bl	8105f30 <RCCEx_PLL2_Config>
 8104470:	4603      	mov	r3, r0
 8104472:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8104474:	e003      	b.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104476:	2301      	movs	r3, #1
 8104478:	75fb      	strb	r3, [r7, #23]
      break;
 810447a:	e000      	b.n	810447e <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 810447c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810447e:	7dfb      	ldrb	r3, [r7, #23]
 8104480:	2b00      	cmp	r3, #0
 8104482:	d109      	bne.n	8104498 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104484:	4ba4      	ldr	r3, [pc, #656]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104488:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 810448c:	687b      	ldr	r3, [r7, #4]
 810448e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8104490:	49a1      	ldr	r1, [pc, #644]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104492:	4313      	orrs	r3, r2
 8104494:	650b      	str	r3, [r1, #80]	; 0x50
 8104496:	e001      	b.n	810449c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104498:	7dfb      	ldrb	r3, [r7, #23]
 810449a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 810449c:	687b      	ldr	r3, [r7, #4]
 810449e:	681b      	ldr	r3, [r3, #0]
 81044a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81044a4:	2b00      	cmp	r3, #0
 81044a6:	d032      	beq.n	810450e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81044a8:	687b      	ldr	r3, [r7, #4]
 81044aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81044ac:	2b03      	cmp	r3, #3
 81044ae:	d81b      	bhi.n	81044e8 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81044b0:	a201      	add	r2, pc, #4	; (adr r2, 81044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81044b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81044b6:	bf00      	nop
 81044b8:	081044ef 	.word	0x081044ef
 81044bc:	081044c9 	.word	0x081044c9
 81044c0:	081044d7 	.word	0x081044d7
 81044c4:	081044ef 	.word	0x081044ef
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81044c8:	4b93      	ldr	r3, [pc, #588]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81044ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81044cc:	4a92      	ldr	r2, [pc, #584]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81044ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81044d2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 81044d4:	e00c      	b.n	81044f0 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 81044d6:	687b      	ldr	r3, [r7, #4]
 81044d8:	3304      	adds	r3, #4
 81044da:	2102      	movs	r1, #2
 81044dc:	4618      	mov	r0, r3
 81044de:	f001 fd27 	bl	8105f30 <RCCEx_PLL2_Config>
 81044e2:	4603      	mov	r3, r0
 81044e4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 81044e6:	e003      	b.n	81044f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 81044e8:	2301      	movs	r3, #1
 81044ea:	75fb      	strb	r3, [r7, #23]
      break;
 81044ec:	e000      	b.n	81044f0 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 81044ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 81044f0:	7dfb      	ldrb	r3, [r7, #23]
 81044f2:	2b00      	cmp	r3, #0
 81044f4:	d109      	bne.n	810450a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81044f6:	4b88      	ldr	r3, [pc, #544]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81044f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81044fa:	f023 0203 	bic.w	r2, r3, #3
 81044fe:	687b      	ldr	r3, [r7, #4]
 8104500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8104502:	4985      	ldr	r1, [pc, #532]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104504:	4313      	orrs	r3, r2
 8104506:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104508:	e001      	b.n	810450e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810450a:	7dfb      	ldrb	r3, [r7, #23]
 810450c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810450e:	687b      	ldr	r3, [r7, #4]
 8104510:	681b      	ldr	r3, [r3, #0]
 8104512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8104516:	2b00      	cmp	r3, #0
 8104518:	f000 8088 	beq.w	810462c <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810451c:	4b7f      	ldr	r3, [pc, #508]	; (810471c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810451e:	681b      	ldr	r3, [r3, #0]
 8104520:	4a7e      	ldr	r2, [pc, #504]	; (810471c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104522:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8104526:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8104528:	f7fd fc2e 	bl	8101d88 <HAL_GetTick>
 810452c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810452e:	e009      	b.n	8104544 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8104530:	f7fd fc2a 	bl	8101d88 <HAL_GetTick>
 8104534:	4602      	mov	r2, r0
 8104536:	693b      	ldr	r3, [r7, #16]
 8104538:	1ad3      	subs	r3, r2, r3
 810453a:	2b64      	cmp	r3, #100	; 0x64
 810453c:	d902      	bls.n	8104544 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 810453e:	2303      	movs	r3, #3
 8104540:	75fb      	strb	r3, [r7, #23]
        break;
 8104542:	e005      	b.n	8104550 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8104544:	4b75      	ldr	r3, [pc, #468]	; (810471c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8104546:	681b      	ldr	r3, [r3, #0]
 8104548:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810454c:	2b00      	cmp	r3, #0
 810454e:	d0ef      	beq.n	8104530 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8104550:	7dfb      	ldrb	r3, [r7, #23]
 8104552:	2b00      	cmp	r3, #0
 8104554:	d168      	bne.n	8104628 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8104556:	4b70      	ldr	r3, [pc, #448]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104558:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 810455a:	687b      	ldr	r3, [r7, #4]
 810455c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104560:	4053      	eors	r3, r2
 8104562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8104566:	2b00      	cmp	r3, #0
 8104568:	d013      	beq.n	8104592 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 810456a:	4b6b      	ldr	r3, [pc, #428]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810456c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810456e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8104572:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8104574:	4b68      	ldr	r3, [pc, #416]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104576:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104578:	4a67      	ldr	r2, [pc, #412]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810457a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810457e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8104580:	4b65      	ldr	r3, [pc, #404]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104584:	4a64      	ldr	r2, [pc, #400]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 810458a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810458c:	4a62      	ldr	r2, [pc, #392]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810458e:	68fb      	ldr	r3, [r7, #12]
 8104590:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8104592:	687b      	ldr	r3, [r7, #4]
 8104594:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104598:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810459c:	d115      	bne.n	81045ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810459e:	f7fd fbf3 	bl	8101d88 <HAL_GetTick>
 81045a2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81045a4:	e00b      	b.n	81045be <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81045a6:	f7fd fbef 	bl	8101d88 <HAL_GetTick>
 81045aa:	4602      	mov	r2, r0
 81045ac:	693b      	ldr	r3, [r7, #16]
 81045ae:	1ad3      	subs	r3, r2, r3
 81045b0:	f241 3288 	movw	r2, #5000	; 0x1388
 81045b4:	4293      	cmp	r3, r2
 81045b6:	d902      	bls.n	81045be <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81045b8:	2303      	movs	r3, #3
 81045ba:	75fb      	strb	r3, [r7, #23]
            break;
 81045bc:	e005      	b.n	81045ca <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81045be:	4b56      	ldr	r3, [pc, #344]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81045c2:	f003 0302 	and.w	r3, r3, #2
 81045c6:	2b00      	cmp	r3, #0
 81045c8:	d0ed      	beq.n	81045a6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 81045ca:	7dfb      	ldrb	r3, [r7, #23]
 81045cc:	2b00      	cmp	r3, #0
 81045ce:	d128      	bne.n	8104622 <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81045d0:	687b      	ldr	r3, [r7, #4]
 81045d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81045d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81045da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81045de:	d10f      	bne.n	8104600 <HAL_RCCEx_PeriphCLKConfig+0x720>
 81045e0:	4b4d      	ldr	r3, [pc, #308]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045e2:	691b      	ldr	r3, [r3, #16]
 81045e4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 81045e8:	687b      	ldr	r3, [r7, #4]
 81045ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81045ee:	091b      	lsrs	r3, r3, #4
 81045f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81045f4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81045f8:	4947      	ldr	r1, [pc, #284]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81045fa:	4313      	orrs	r3, r2
 81045fc:	610b      	str	r3, [r1, #16]
 81045fe:	e005      	b.n	810460c <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8104600:	4b45      	ldr	r3, [pc, #276]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104602:	691b      	ldr	r3, [r3, #16]
 8104604:	4a44      	ldr	r2, [pc, #272]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8104606:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 810460a:	6113      	str	r3, [r2, #16]
 810460c:	4b42      	ldr	r3, [pc, #264]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810460e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8104610:	687b      	ldr	r3, [r7, #4]
 8104612:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104616:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810461a:	493f      	ldr	r1, [pc, #252]	; (8104718 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810461c:	4313      	orrs	r3, r2
 810461e:	670b      	str	r3, [r1, #112]	; 0x70
 8104620:	e004      	b.n	810462c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8104622:	7dfb      	ldrb	r3, [r7, #23]
 8104624:	75bb      	strb	r3, [r7, #22]
 8104626:	e001      	b.n	810462c <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104628:	7dfb      	ldrb	r3, [r7, #23]
 810462a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810462c:	687b      	ldr	r3, [r7, #4]
 810462e:	681b      	ldr	r3, [r3, #0]
 8104630:	f003 0301 	and.w	r3, r3, #1
 8104634:	2b00      	cmp	r3, #0
 8104636:	f000 8083 	beq.w	8104740 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 810463a:	687b      	ldr	r3, [r7, #4]
 810463c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 810463e:	2b28      	cmp	r3, #40	; 0x28
 8104640:	d866      	bhi.n	8104710 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8104642:	a201      	add	r2, pc, #4	; (adr r2, 8104648 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8104644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104648:	08104721 	.word	0x08104721
 810464c:	08104711 	.word	0x08104711
 8104650:	08104711 	.word	0x08104711
 8104654:	08104711 	.word	0x08104711
 8104658:	08104711 	.word	0x08104711
 810465c:	08104711 	.word	0x08104711
 8104660:	08104711 	.word	0x08104711
 8104664:	08104711 	.word	0x08104711
 8104668:	081046ed 	.word	0x081046ed
 810466c:	08104711 	.word	0x08104711
 8104670:	08104711 	.word	0x08104711
 8104674:	08104711 	.word	0x08104711
 8104678:	08104711 	.word	0x08104711
 810467c:	08104711 	.word	0x08104711
 8104680:	08104711 	.word	0x08104711
 8104684:	08104711 	.word	0x08104711
 8104688:	081046ff 	.word	0x081046ff
 810468c:	08104711 	.word	0x08104711
 8104690:	08104711 	.word	0x08104711
 8104694:	08104711 	.word	0x08104711
 8104698:	08104711 	.word	0x08104711
 810469c:	08104711 	.word	0x08104711
 81046a0:	08104711 	.word	0x08104711
 81046a4:	08104711 	.word	0x08104711
 81046a8:	08104721 	.word	0x08104721
 81046ac:	08104711 	.word	0x08104711
 81046b0:	08104711 	.word	0x08104711
 81046b4:	08104711 	.word	0x08104711
 81046b8:	08104711 	.word	0x08104711
 81046bc:	08104711 	.word	0x08104711
 81046c0:	08104711 	.word	0x08104711
 81046c4:	08104711 	.word	0x08104711
 81046c8:	08104721 	.word	0x08104721
 81046cc:	08104711 	.word	0x08104711
 81046d0:	08104711 	.word	0x08104711
 81046d4:	08104711 	.word	0x08104711
 81046d8:	08104711 	.word	0x08104711
 81046dc:	08104711 	.word	0x08104711
 81046e0:	08104711 	.word	0x08104711
 81046e4:	08104711 	.word	0x08104711
 81046e8:	08104721 	.word	0x08104721
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81046ec:	687b      	ldr	r3, [r7, #4]
 81046ee:	3304      	adds	r3, #4
 81046f0:	2101      	movs	r1, #1
 81046f2:	4618      	mov	r0, r3
 81046f4:	f001 fc1c 	bl	8105f30 <RCCEx_PLL2_Config>
 81046f8:	4603      	mov	r3, r0
 81046fa:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 81046fc:	e011      	b.n	8104722 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 81046fe:	687b      	ldr	r3, [r7, #4]
 8104700:	3324      	adds	r3, #36	; 0x24
 8104702:	2101      	movs	r1, #1
 8104704:	4618      	mov	r0, r3
 8104706:	f001 fcc5 	bl	8106094 <RCCEx_PLL3_Config>
 810470a:	4603      	mov	r3, r0
 810470c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 810470e:	e008      	b.n	8104722 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104710:	2301      	movs	r3, #1
 8104712:	75fb      	strb	r3, [r7, #23]
      break;
 8104714:	e005      	b.n	8104722 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8104716:	bf00      	nop
 8104718:	58024400 	.word	0x58024400
 810471c:	58024800 	.word	0x58024800
      break;
 8104720:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104722:	7dfb      	ldrb	r3, [r7, #23]
 8104724:	2b00      	cmp	r3, #0
 8104726:	d109      	bne.n	810473c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8104728:	4b96      	ldr	r3, [pc, #600]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810472a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810472c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8104730:	687b      	ldr	r3, [r7, #4]
 8104732:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104734:	4993      	ldr	r1, [pc, #588]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104736:	4313      	orrs	r3, r2
 8104738:	654b      	str	r3, [r1, #84]	; 0x54
 810473a:	e001      	b.n	8104740 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810473c:	7dfb      	ldrb	r3, [r7, #23]
 810473e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8104740:	687b      	ldr	r3, [r7, #4]
 8104742:	681b      	ldr	r3, [r3, #0]
 8104744:	f003 0302 	and.w	r3, r3, #2
 8104748:	2b00      	cmp	r3, #0
 810474a:	d038      	beq.n	81047be <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 810474c:	687b      	ldr	r3, [r7, #4]
 810474e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104750:	2b05      	cmp	r3, #5
 8104752:	d821      	bhi.n	8104798 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8104754:	a201      	add	r2, pc, #4	; (adr r2, 810475c <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8104756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810475a:	bf00      	nop
 810475c:	0810479f 	.word	0x0810479f
 8104760:	08104775 	.word	0x08104775
 8104764:	08104787 	.word	0x08104787
 8104768:	0810479f 	.word	0x0810479f
 810476c:	0810479f 	.word	0x0810479f
 8104770:	0810479f 	.word	0x0810479f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8104774:	687b      	ldr	r3, [r7, #4]
 8104776:	3304      	adds	r3, #4
 8104778:	2101      	movs	r1, #1
 810477a:	4618      	mov	r0, r3
 810477c:	f001 fbd8 	bl	8105f30 <RCCEx_PLL2_Config>
 8104780:	4603      	mov	r3, r0
 8104782:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104784:	e00c      	b.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104786:	687b      	ldr	r3, [r7, #4]
 8104788:	3324      	adds	r3, #36	; 0x24
 810478a:	2101      	movs	r1, #1
 810478c:	4618      	mov	r0, r3
 810478e:	f001 fc81 	bl	8106094 <RCCEx_PLL3_Config>
 8104792:	4603      	mov	r3, r0
 8104794:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8104796:	e003      	b.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104798:	2301      	movs	r3, #1
 810479a:	75fb      	strb	r3, [r7, #23]
      break;
 810479c:	e000      	b.n	81047a0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 810479e:	bf00      	nop
    }

    if(ret == HAL_OK)
 81047a0:	7dfb      	ldrb	r3, [r7, #23]
 81047a2:	2b00      	cmp	r3, #0
 81047a4:	d109      	bne.n	81047ba <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81047a6:	4b77      	ldr	r3, [pc, #476]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81047a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81047aa:	f023 0207 	bic.w	r2, r3, #7
 81047ae:	687b      	ldr	r3, [r7, #4]
 81047b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 81047b2:	4974      	ldr	r1, [pc, #464]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81047b4:	4313      	orrs	r3, r2
 81047b6:	654b      	str	r3, [r1, #84]	; 0x54
 81047b8:	e001      	b.n	81047be <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81047ba:	7dfb      	ldrb	r3, [r7, #23]
 81047bc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81047be:	687b      	ldr	r3, [r7, #4]
 81047c0:	681b      	ldr	r3, [r3, #0]
 81047c2:	f003 0304 	and.w	r3, r3, #4
 81047c6:	2b00      	cmp	r3, #0
 81047c8:	d03a      	beq.n	8104840 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 81047ca:	687b      	ldr	r3, [r7, #4]
 81047cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81047d0:	2b05      	cmp	r3, #5
 81047d2:	d821      	bhi.n	8104818 <HAL_RCCEx_PeriphCLKConfig+0x938>
 81047d4:	a201      	add	r2, pc, #4	; (adr r2, 81047dc <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 81047d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81047da:	bf00      	nop
 81047dc:	0810481f 	.word	0x0810481f
 81047e0:	081047f5 	.word	0x081047f5
 81047e4:	08104807 	.word	0x08104807
 81047e8:	0810481f 	.word	0x0810481f
 81047ec:	0810481f 	.word	0x0810481f
 81047f0:	0810481f 	.word	0x0810481f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 81047f4:	687b      	ldr	r3, [r7, #4]
 81047f6:	3304      	adds	r3, #4
 81047f8:	2101      	movs	r1, #1
 81047fa:	4618      	mov	r0, r3
 81047fc:	f001 fb98 	bl	8105f30 <RCCEx_PLL2_Config>
 8104800:	4603      	mov	r3, r0
 8104802:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104804:	e00c      	b.n	8104820 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104806:	687b      	ldr	r3, [r7, #4]
 8104808:	3324      	adds	r3, #36	; 0x24
 810480a:	2101      	movs	r1, #1
 810480c:	4618      	mov	r0, r3
 810480e:	f001 fc41 	bl	8106094 <RCCEx_PLL3_Config>
 8104812:	4603      	mov	r3, r0
 8104814:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8104816:	e003      	b.n	8104820 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104818:	2301      	movs	r3, #1
 810481a:	75fb      	strb	r3, [r7, #23]
      break;
 810481c:	e000      	b.n	8104820 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 810481e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104820:	7dfb      	ldrb	r3, [r7, #23]
 8104822:	2b00      	cmp	r3, #0
 8104824:	d10a      	bne.n	810483c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8104826:	4b57      	ldr	r3, [pc, #348]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810482a:	f023 0207 	bic.w	r2, r3, #7
 810482e:	687b      	ldr	r3, [r7, #4]
 8104830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8104834:	4953      	ldr	r1, [pc, #332]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104836:	4313      	orrs	r3, r2
 8104838:	658b      	str	r3, [r1, #88]	; 0x58
 810483a:	e001      	b.n	8104840 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810483c:	7dfb      	ldrb	r3, [r7, #23]
 810483e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8104840:	687b      	ldr	r3, [r7, #4]
 8104842:	681b      	ldr	r3, [r3, #0]
 8104844:	f003 0320 	and.w	r3, r3, #32
 8104848:	2b00      	cmp	r3, #0
 810484a:	d04b      	beq.n	81048e4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 810484c:	687b      	ldr	r3, [r7, #4]
 810484e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8104852:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104856:	d02e      	beq.n	81048b6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8104858:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810485c:	d828      	bhi.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810485e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104862:	d02a      	beq.n	81048ba <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8104864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104868:	d822      	bhi.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 810486a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810486e:	d026      	beq.n	81048be <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8104870:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104874:	d81c      	bhi.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104876:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810487a:	d010      	beq.n	810489e <HAL_RCCEx_PeriphCLKConfig+0x9be>
 810487c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104880:	d816      	bhi.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8104882:	2b00      	cmp	r3, #0
 8104884:	d01d      	beq.n	81048c2 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8104886:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810488a:	d111      	bne.n	81048b0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810488c:	687b      	ldr	r3, [r7, #4]
 810488e:	3304      	adds	r3, #4
 8104890:	2100      	movs	r1, #0
 8104892:	4618      	mov	r0, r3
 8104894:	f001 fb4c 	bl	8105f30 <RCCEx_PLL2_Config>
 8104898:	4603      	mov	r3, r0
 810489a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 810489c:	e012      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810489e:	687b      	ldr	r3, [r7, #4]
 81048a0:	3324      	adds	r3, #36	; 0x24
 81048a2:	2102      	movs	r1, #2
 81048a4:	4618      	mov	r0, r3
 81048a6:	f001 fbf5 	bl	8106094 <RCCEx_PLL3_Config>
 81048aa:	4603      	mov	r3, r0
 81048ac:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 81048ae:	e009      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81048b0:	2301      	movs	r3, #1
 81048b2:	75fb      	strb	r3, [r7, #23]
      break;
 81048b4:	e006      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81048b6:	bf00      	nop
 81048b8:	e004      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81048ba:	bf00      	nop
 81048bc:	e002      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81048be:	bf00      	nop
 81048c0:	e000      	b.n	81048c4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 81048c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 81048c4:	7dfb      	ldrb	r3, [r7, #23]
 81048c6:	2b00      	cmp	r3, #0
 81048c8:	d10a      	bne.n	81048e0 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 81048ca:	4b2e      	ldr	r3, [pc, #184]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81048cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81048ce:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 81048d2:	687b      	ldr	r3, [r7, #4]
 81048d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 81048d8:	492a      	ldr	r1, [pc, #168]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 81048da:	4313      	orrs	r3, r2
 81048dc:	654b      	str	r3, [r1, #84]	; 0x54
 81048de:	e001      	b.n	81048e4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81048e0:	7dfb      	ldrb	r3, [r7, #23]
 81048e2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	681b      	ldr	r3, [r3, #0]
 81048e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81048ec:	2b00      	cmp	r3, #0
 81048ee:	d04d      	beq.n	810498c <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 81048f0:	687b      	ldr	r3, [r7, #4]
 81048f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 81048f6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 81048fa:	d02e      	beq.n	810495a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 81048fc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8104900:	d828      	bhi.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104906:	d02a      	beq.n	810495e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8104908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810490c:	d822      	bhi.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810490e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104912:	d026      	beq.n	8104962 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8104914:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8104918:	d81c      	bhi.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 810491a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810491e:	d010      	beq.n	8104942 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8104920:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8104924:	d816      	bhi.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8104926:	2b00      	cmp	r3, #0
 8104928:	d01d      	beq.n	8104966 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 810492a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 810492e:	d111      	bne.n	8104954 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104930:	687b      	ldr	r3, [r7, #4]
 8104932:	3304      	adds	r3, #4
 8104934:	2100      	movs	r1, #0
 8104936:	4618      	mov	r0, r3
 8104938:	f001 fafa 	bl	8105f30 <RCCEx_PLL2_Config>
 810493c:	4603      	mov	r3, r0
 810493e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104940:	e012      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104942:	687b      	ldr	r3, [r7, #4]
 8104944:	3324      	adds	r3, #36	; 0x24
 8104946:	2102      	movs	r1, #2
 8104948:	4618      	mov	r0, r3
 810494a:	f001 fba3 	bl	8106094 <RCCEx_PLL3_Config>
 810494e:	4603      	mov	r3, r0
 8104950:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8104952:	e009      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104954:	2301      	movs	r3, #1
 8104956:	75fb      	strb	r3, [r7, #23]
      break;
 8104958:	e006      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810495a:	bf00      	nop
 810495c:	e004      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 810495e:	bf00      	nop
 8104960:	e002      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104962:	bf00      	nop
 8104964:	e000      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8104966:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104968:	7dfb      	ldrb	r3, [r7, #23]
 810496a:	2b00      	cmp	r3, #0
 810496c:	d10c      	bne.n	8104988 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 810496e:	4b05      	ldr	r3, [pc, #20]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8104970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104972:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8104976:	687b      	ldr	r3, [r7, #4]
 8104978:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810497c:	4901      	ldr	r1, [pc, #4]	; (8104984 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 810497e:	4313      	orrs	r3, r2
 8104980:	658b      	str	r3, [r1, #88]	; 0x58
 8104982:	e003      	b.n	810498c <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8104984:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104988:	7dfb      	ldrb	r3, [r7, #23]
 810498a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 810498c:	687b      	ldr	r3, [r7, #4]
 810498e:	681b      	ldr	r3, [r3, #0]
 8104990:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8104994:	2b00      	cmp	r3, #0
 8104996:	d04b      	beq.n	8104a30 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8104998:	687b      	ldr	r3, [r7, #4]
 810499a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 810499e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81049a2:	d02e      	beq.n	8104a02 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 81049a4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 81049a8:	d828      	bhi.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81049aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81049ae:	d02a      	beq.n	8104a06 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 81049b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81049b4:	d822      	bhi.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81049b6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81049ba:	d026      	beq.n	8104a0a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 81049bc:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 81049c0:	d81c      	bhi.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81049c2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81049c6:	d010      	beq.n	81049ea <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 81049c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81049cc:	d816      	bhi.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 81049ce:	2b00      	cmp	r3, #0
 81049d0:	d01d      	beq.n	8104a0e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 81049d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81049d6:	d111      	bne.n	81049fc <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81049d8:	687b      	ldr	r3, [r7, #4]
 81049da:	3304      	adds	r3, #4
 81049dc:	2100      	movs	r1, #0
 81049de:	4618      	mov	r0, r3
 81049e0:	f001 faa6 	bl	8105f30 <RCCEx_PLL2_Config>
 81049e4:	4603      	mov	r3, r0
 81049e6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81049e8:	e012      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 81049ea:	687b      	ldr	r3, [r7, #4]
 81049ec:	3324      	adds	r3, #36	; 0x24
 81049ee:	2102      	movs	r1, #2
 81049f0:	4618      	mov	r0, r3
 81049f2:	f001 fb4f 	bl	8106094 <RCCEx_PLL3_Config>
 81049f6:	4603      	mov	r3, r0
 81049f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 81049fa:	e009      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81049fc:	2301      	movs	r3, #1
 81049fe:	75fb      	strb	r3, [r7, #23]
      break;
 8104a00:	e006      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104a02:	bf00      	nop
 8104a04:	e004      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104a06:	bf00      	nop
 8104a08:	e002      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104a0a:	bf00      	nop
 8104a0c:	e000      	b.n	8104a10 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8104a0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104a10:	7dfb      	ldrb	r3, [r7, #23]
 8104a12:	2b00      	cmp	r3, #0
 8104a14:	d10a      	bne.n	8104a2c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8104a16:	4b9d      	ldr	r3, [pc, #628]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104a1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8104a1e:	687b      	ldr	r3, [r7, #4]
 8104a20:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8104a24:	4999      	ldr	r1, [pc, #612]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104a26:	4313      	orrs	r3, r2
 8104a28:	658b      	str	r3, [r1, #88]	; 0x58
 8104a2a:	e001      	b.n	8104a30 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a2c:	7dfb      	ldrb	r3, [r7, #23]
 8104a2e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8104a30:	687b      	ldr	r3, [r7, #4]
 8104a32:	681b      	ldr	r3, [r3, #0]
 8104a34:	f003 0308 	and.w	r3, r3, #8
 8104a38:	2b00      	cmp	r3, #0
 8104a3a:	d01a      	beq.n	8104a72 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8104a3c:	687b      	ldr	r3, [r7, #4]
 8104a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104a46:	d10a      	bne.n	8104a5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8104a48:	687b      	ldr	r3, [r7, #4]
 8104a4a:	3324      	adds	r3, #36	; 0x24
 8104a4c:	2102      	movs	r1, #2
 8104a4e:	4618      	mov	r0, r3
 8104a50:	f001 fb20 	bl	8106094 <RCCEx_PLL3_Config>
 8104a54:	4603      	mov	r3, r0
 8104a56:	2b00      	cmp	r3, #0
 8104a58:	d001      	beq.n	8104a5e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8104a5a:	2301      	movs	r3, #1
 8104a5c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8104a5e:	4b8b      	ldr	r3, [pc, #556]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104a62:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8104a66:	687b      	ldr	r3, [r7, #4]
 8104a68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8104a6c:	4987      	ldr	r1, [pc, #540]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104a6e:	4313      	orrs	r3, r2
 8104a70:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8104a72:	687b      	ldr	r3, [r7, #4]
 8104a74:	681b      	ldr	r3, [r3, #0]
 8104a76:	f003 0310 	and.w	r3, r3, #16
 8104a7a:	2b00      	cmp	r3, #0
 8104a7c:	d01a      	beq.n	8104ab4 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8104a7e:	687b      	ldr	r3, [r7, #4]
 8104a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104a88:	d10a      	bne.n	8104aa0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8104a8a:	687b      	ldr	r3, [r7, #4]
 8104a8c:	3324      	adds	r3, #36	; 0x24
 8104a8e:	2102      	movs	r1, #2
 8104a90:	4618      	mov	r0, r3
 8104a92:	f001 faff 	bl	8106094 <RCCEx_PLL3_Config>
 8104a96:	4603      	mov	r3, r0
 8104a98:	2b00      	cmp	r3, #0
 8104a9a:	d001      	beq.n	8104aa0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8104a9c:	2301      	movs	r3, #1
 8104a9e:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8104aa0:	4b7a      	ldr	r3, [pc, #488]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104aa4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104aa8:	687b      	ldr	r3, [r7, #4]
 8104aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8104aae:	4977      	ldr	r1, [pc, #476]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104ab0:	4313      	orrs	r3, r2
 8104ab2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8104ab4:	687b      	ldr	r3, [r7, #4]
 8104ab6:	681b      	ldr	r3, [r3, #0]
 8104ab8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8104abc:	2b00      	cmp	r3, #0
 8104abe:	d034      	beq.n	8104b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104ac6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104aca:	d01d      	beq.n	8104b08 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8104acc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104ad0:	d817      	bhi.n	8104b02 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8104ad2:	2b00      	cmp	r3, #0
 8104ad4:	d003      	beq.n	8104ade <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8104ad6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104ada:	d009      	beq.n	8104af0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8104adc:	e011      	b.n	8104b02 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8104ade:	687b      	ldr	r3, [r7, #4]
 8104ae0:	3304      	adds	r3, #4
 8104ae2:	2100      	movs	r1, #0
 8104ae4:	4618      	mov	r0, r3
 8104ae6:	f001 fa23 	bl	8105f30 <RCCEx_PLL2_Config>
 8104aea:	4603      	mov	r3, r0
 8104aec:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8104aee:	e00c      	b.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8104af0:	687b      	ldr	r3, [r7, #4]
 8104af2:	3324      	adds	r3, #36	; 0x24
 8104af4:	2102      	movs	r1, #2
 8104af6:	4618      	mov	r0, r3
 8104af8:	f001 facc 	bl	8106094 <RCCEx_PLL3_Config>
 8104afc:	4603      	mov	r3, r0
 8104afe:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8104b00:	e003      	b.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104b02:	2301      	movs	r3, #1
 8104b04:	75fb      	strb	r3, [r7, #23]
      break;
 8104b06:	e000      	b.n	8104b0a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8104b08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104b0a:	7dfb      	ldrb	r3, [r7, #23]
 8104b0c:	2b00      	cmp	r3, #0
 8104b0e:	d10a      	bne.n	8104b26 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8104b10:	4b5e      	ldr	r3, [pc, #376]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104b14:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8104b18:	687b      	ldr	r3, [r7, #4]
 8104b1a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8104b1e:	495b      	ldr	r1, [pc, #364]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b20:	4313      	orrs	r3, r2
 8104b22:	658b      	str	r3, [r1, #88]	; 0x58
 8104b24:	e001      	b.n	8104b2a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b26:	7dfb      	ldrb	r3, [r7, #23]
 8104b28:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8104b2a:	687b      	ldr	r3, [r7, #4]
 8104b2c:	681b      	ldr	r3, [r3, #0]
 8104b2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8104b32:	2b00      	cmp	r3, #0
 8104b34:	d033      	beq.n	8104b9e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8104b36:	687b      	ldr	r3, [r7, #4]
 8104b38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104b3c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104b40:	d01c      	beq.n	8104b7c <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8104b42:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104b46:	d816      	bhi.n	8104b76 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8104b48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8104b4c:	d003      	beq.n	8104b56 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8104b4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104b52:	d007      	beq.n	8104b64 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8104b54:	e00f      	b.n	8104b76 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b56:	4b4d      	ldr	r3, [pc, #308]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b5a:	4a4c      	ldr	r2, [pc, #304]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104b60:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8104b62:	e00c      	b.n	8104b7e <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8104b64:	687b      	ldr	r3, [r7, #4]
 8104b66:	3324      	adds	r3, #36	; 0x24
 8104b68:	2101      	movs	r1, #1
 8104b6a:	4618      	mov	r0, r3
 8104b6c:	f001 fa92 	bl	8106094 <RCCEx_PLL3_Config>
 8104b70:	4603      	mov	r3, r0
 8104b72:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8104b74:	e003      	b.n	8104b7e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104b76:	2301      	movs	r3, #1
 8104b78:	75fb      	strb	r3, [r7, #23]
      break;
 8104b7a:	e000      	b.n	8104b7e <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8104b7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104b7e:	7dfb      	ldrb	r3, [r7, #23]
 8104b80:	2b00      	cmp	r3, #0
 8104b82:	d10a      	bne.n	8104b9a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8104b84:	4b41      	ldr	r3, [pc, #260]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104b88:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8104b8c:	687b      	ldr	r3, [r7, #4]
 8104b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104b92:	493e      	ldr	r1, [pc, #248]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104b94:	4313      	orrs	r3, r2
 8104b96:	654b      	str	r3, [r1, #84]	; 0x54
 8104b98:	e001      	b.n	8104b9e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104b9a:	7dfb      	ldrb	r3, [r7, #23]
 8104b9c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8104b9e:	687b      	ldr	r3, [r7, #4]
 8104ba0:	681b      	ldr	r3, [r3, #0]
 8104ba2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8104ba6:	2b00      	cmp	r3, #0
 8104ba8:	d029      	beq.n	8104bfe <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8104baa:	687b      	ldr	r3, [r7, #4]
 8104bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104bae:	2b00      	cmp	r3, #0
 8104bb0:	d003      	beq.n	8104bba <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8104bb2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104bb6:	d007      	beq.n	8104bc8 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8104bb8:	e00f      	b.n	8104bda <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104bba:	4b34      	ldr	r3, [pc, #208]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104bbe:	4a33      	ldr	r2, [pc, #204]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104bc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104bc4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8104bc6:	e00b      	b.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8104bc8:	687b      	ldr	r3, [r7, #4]
 8104bca:	3304      	adds	r3, #4
 8104bcc:	2102      	movs	r1, #2
 8104bce:	4618      	mov	r0, r3
 8104bd0:	f001 f9ae 	bl	8105f30 <RCCEx_PLL2_Config>
 8104bd4:	4603      	mov	r3, r0
 8104bd6:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8104bd8:	e002      	b.n	8104be0 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8104bda:	2301      	movs	r3, #1
 8104bdc:	75fb      	strb	r3, [r7, #23]
      break;
 8104bde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104be0:	7dfb      	ldrb	r3, [r7, #23]
 8104be2:	2b00      	cmp	r3, #0
 8104be4:	d109      	bne.n	8104bfa <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8104be6:	4b29      	ldr	r3, [pc, #164]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104bea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8104bee:	687b      	ldr	r3, [r7, #4]
 8104bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104bf2:	4926      	ldr	r1, [pc, #152]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104bf4:	4313      	orrs	r3, r2
 8104bf6:	64cb      	str	r3, [r1, #76]	; 0x4c
 8104bf8:	e001      	b.n	8104bfe <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bfa:	7dfb      	ldrb	r3, [r7, #23]
 8104bfc:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8104bfe:	687b      	ldr	r3, [r7, #4]
 8104c00:	681b      	ldr	r3, [r3, #0]
 8104c02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104c06:	2b00      	cmp	r3, #0
 8104c08:	d00a      	beq.n	8104c20 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8104c0a:	687b      	ldr	r3, [r7, #4]
 8104c0c:	3324      	adds	r3, #36	; 0x24
 8104c0e:	2102      	movs	r1, #2
 8104c10:	4618      	mov	r0, r3
 8104c12:	f001 fa3f 	bl	8106094 <RCCEx_PLL3_Config>
 8104c16:	4603      	mov	r3, r0
 8104c18:	2b00      	cmp	r3, #0
 8104c1a:	d001      	beq.n	8104c20 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8104c1c:	2301      	movs	r3, #1
 8104c1e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8104c20:	687b      	ldr	r3, [r7, #4]
 8104c22:	681b      	ldr	r3, [r3, #0]
 8104c24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104c28:	2b00      	cmp	r3, #0
 8104c2a:	d033      	beq.n	8104c94 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8104c2c:	687b      	ldr	r3, [r7, #4]
 8104c2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104c30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104c34:	d017      	beq.n	8104c66 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8104c36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8104c3a:	d811      	bhi.n	8104c60 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8104c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104c40:	d013      	beq.n	8104c6a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8104c42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104c46:	d80b      	bhi.n	8104c60 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8104c48:	2b00      	cmp	r3, #0
 8104c4a:	d010      	beq.n	8104c6e <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8104c4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104c50:	d106      	bne.n	8104c60 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c52:	4b0e      	ldr	r3, [pc, #56]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c56:	4a0d      	ldr	r2, [pc, #52]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104c5c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8104c5e:	e007      	b.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8104c60:	2301      	movs	r3, #1
 8104c62:	75fb      	strb	r3, [r7, #23]
      break;
 8104c64:	e004      	b.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104c66:	bf00      	nop
 8104c68:	e002      	b.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104c6a:	bf00      	nop
 8104c6c:	e000      	b.n	8104c70 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8104c6e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8104c70:	7dfb      	ldrb	r3, [r7, #23]
 8104c72:	2b00      	cmp	r3, #0
 8104c74:	d10c      	bne.n	8104c90 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8104c76:	4b05      	ldr	r3, [pc, #20]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104c7a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8104c7e:	687b      	ldr	r3, [r7, #4]
 8104c80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8104c82:	4902      	ldr	r1, [pc, #8]	; (8104c8c <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8104c84:	4313      	orrs	r3, r2
 8104c86:	654b      	str	r3, [r1, #84]	; 0x54
 8104c88:	e004      	b.n	8104c94 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 8104c8a:	bf00      	nop
 8104c8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c90:	7dfb      	ldrb	r3, [r7, #23]
 8104c92:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8104c94:	687b      	ldr	r3, [r7, #4]
 8104c96:	681b      	ldr	r3, [r3, #0]
 8104c98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8104c9c:	2b00      	cmp	r3, #0
 8104c9e:	d008      	beq.n	8104cb2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8104ca0:	4b31      	ldr	r3, [pc, #196]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104ca4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8104ca8:	687b      	ldr	r3, [r7, #4]
 8104caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104cac:	492e      	ldr	r1, [pc, #184]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104cae:	4313      	orrs	r3, r2
 8104cb0:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8104cb2:	687b      	ldr	r3, [r7, #4]
 8104cb4:	681b      	ldr	r3, [r3, #0]
 8104cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8104cba:	2b00      	cmp	r3, #0
 8104cbc:	d009      	beq.n	8104cd2 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8104cbe:	4b2a      	ldr	r3, [pc, #168]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104cc0:	691b      	ldr	r3, [r3, #16]
 8104cc2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8104cc6:	687b      	ldr	r3, [r7, #4]
 8104cc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8104ccc:	4926      	ldr	r1, [pc, #152]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104cce:	4313      	orrs	r3, r2
 8104cd0:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8104cd2:	687b      	ldr	r3, [r7, #4]
 8104cd4:	681b      	ldr	r3, [r3, #0]
 8104cd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8104cda:	2b00      	cmp	r3, #0
 8104cdc:	d008      	beq.n	8104cf0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8104cde:	4b22      	ldr	r3, [pc, #136]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104ce2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8104ce6:	687b      	ldr	r3, [r7, #4]
 8104ce8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104cea:	491f      	ldr	r1, [pc, #124]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104cec:	4313      	orrs	r3, r2
 8104cee:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8104cf0:	687b      	ldr	r3, [r7, #4]
 8104cf2:	681b      	ldr	r3, [r3, #0]
 8104cf4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8104cf8:	2b00      	cmp	r3, #0
 8104cfa:	d00d      	beq.n	8104d18 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8104cfc:	4b1a      	ldr	r3, [pc, #104]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104cfe:	691b      	ldr	r3, [r3, #16]
 8104d00:	4a19      	ldr	r2, [pc, #100]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8104d06:	6113      	str	r3, [r2, #16]
 8104d08:	4b17      	ldr	r3, [pc, #92]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d0a:	691a      	ldr	r2, [r3, #16]
 8104d0c:	687b      	ldr	r3, [r7, #4]
 8104d0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8104d12:	4915      	ldr	r1, [pc, #84]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d14:	4313      	orrs	r3, r2
 8104d16:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8104d18:	687b      	ldr	r3, [r7, #4]
 8104d1a:	681b      	ldr	r3, [r3, #0]
 8104d1c:	2b00      	cmp	r3, #0
 8104d1e:	da08      	bge.n	8104d32 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8104d20:	4b11      	ldr	r3, [pc, #68]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104d24:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8104d28:	687b      	ldr	r3, [r7, #4]
 8104d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104d2c:	490e      	ldr	r1, [pc, #56]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d2e:	4313      	orrs	r3, r2
 8104d30:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8104d32:	687b      	ldr	r3, [r7, #4]
 8104d34:	681b      	ldr	r3, [r3, #0]
 8104d36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8104d3a:	2b00      	cmp	r3, #0
 8104d3c:	d009      	beq.n	8104d52 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8104d3e:	4b0a      	ldr	r3, [pc, #40]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104d42:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8104d46:	687b      	ldr	r3, [r7, #4]
 8104d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8104d4c:	4906      	ldr	r1, [pc, #24]	; (8104d68 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8104d4e:	4313      	orrs	r3, r2
 8104d50:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8104d52:	7dbb      	ldrb	r3, [r7, #22]
 8104d54:	2b00      	cmp	r3, #0
 8104d56:	d101      	bne.n	8104d5c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8104d58:	2300      	movs	r3, #0
 8104d5a:	e000      	b.n	8104d5e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8104d5c:	2301      	movs	r3, #1
}
 8104d5e:	4618      	mov	r0, r3
 8104d60:	3718      	adds	r7, #24
 8104d62:	46bd      	mov	sp, r7
 8104d64:	bd80      	pop	{r7, pc}
 8104d66:	bf00      	nop
 8104d68:	58024400 	.word	0x58024400

08104d6c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8104d6c:	b580      	push	{r7, lr}
 8104d6e:	b090      	sub	sp, #64	; 0x40
 8104d70:	af00      	add	r7, sp, #0
 8104d72:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8104d74:	687b      	ldr	r3, [r7, #4]
 8104d76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104d7a:	f040 8095 	bne.w	8104ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8104d7e:	4b97      	ldr	r3, [pc, #604]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104d82:	f003 0307 	and.w	r3, r3, #7
 8104d86:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8104d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104d8a:	2b04      	cmp	r3, #4
 8104d8c:	f200 8088 	bhi.w	8104ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8104d90:	a201      	add	r2, pc, #4	; (adr r2, 8104d98 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8104d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d96:	bf00      	nop
 8104d98:	08104dad 	.word	0x08104dad
 8104d9c:	08104dd5 	.word	0x08104dd5
 8104da0:	08104dfd 	.word	0x08104dfd
 8104da4:	08104e99 	.word	0x08104e99
 8104da8:	08104e25 	.word	0x08104e25
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104dac:	4b8b      	ldr	r3, [pc, #556]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104dae:	681b      	ldr	r3, [r3, #0]
 8104db0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104db4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104db8:	d108      	bne.n	8104dcc <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104dba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8104dbe:	4618      	mov	r0, r3
 8104dc0:	f000 ff64 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8104dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104dc8:	f000 bc94 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104dcc:	2300      	movs	r3, #0
 8104dce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104dd0:	f000 bc90 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104dd4:	4b81      	ldr	r3, [pc, #516]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104dd6:	681b      	ldr	r3, [r3, #0]
 8104dd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104ddc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8104de0:	d108      	bne.n	8104df4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104de2:	f107 0318 	add.w	r3, r7, #24
 8104de6:	4618      	mov	r0, r3
 8104de8:	f000 fca8 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104dec:	69bb      	ldr	r3, [r7, #24]
 8104dee:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104df0:	f000 bc80 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104df4:	2300      	movs	r3, #0
 8104df6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104df8:	f000 bc7c 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104dfc:	4b77      	ldr	r3, [pc, #476]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104dfe:	681b      	ldr	r3, [r3, #0]
 8104e00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104e04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104e08:	d108      	bne.n	8104e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104e0a:	f107 030c 	add.w	r3, r7, #12
 8104e0e:	4618      	mov	r0, r3
 8104e10:	f000 fde8 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104e14:	68fb      	ldr	r3, [r7, #12]
 8104e16:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104e18:	f000 bc6c 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104e1c:	2300      	movs	r3, #0
 8104e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104e20:	f000 bc68 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8104e24:	4b6d      	ldr	r3, [pc, #436]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104e26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104e28:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8104e2c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104e2e:	4b6b      	ldr	r3, [pc, #428]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104e30:	681b      	ldr	r3, [r3, #0]
 8104e32:	f003 0304 	and.w	r3, r3, #4
 8104e36:	2b04      	cmp	r3, #4
 8104e38:	d10c      	bne.n	8104e54 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8104e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104e3c:	2b00      	cmp	r3, #0
 8104e3e:	d109      	bne.n	8104e54 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104e40:	4b66      	ldr	r3, [pc, #408]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104e42:	681b      	ldr	r3, [r3, #0]
 8104e44:	08db      	lsrs	r3, r3, #3
 8104e46:	f003 0303 	and.w	r3, r3, #3
 8104e4a:	4a65      	ldr	r2, [pc, #404]	; (8104fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8104e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8104e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104e52:	e01f      	b.n	8104e94 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104e54:	4b61      	ldr	r3, [pc, #388]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104e56:	681b      	ldr	r3, [r3, #0]
 8104e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104e5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104e60:	d106      	bne.n	8104e70 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8104e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104e64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104e68:	d102      	bne.n	8104e70 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8104e6a:	4b5e      	ldr	r3, [pc, #376]	; (8104fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8104e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104e6e:	e011      	b.n	8104e94 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104e70:	4b5a      	ldr	r3, [pc, #360]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104e72:	681b      	ldr	r3, [r3, #0]
 8104e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104e78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104e7c:	d106      	bne.n	8104e8c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8104e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104e80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104e84:	d102      	bne.n	8104e8c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8104e86:	4b58      	ldr	r3, [pc, #352]	; (8104fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8104e88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104e8a:	e003      	b.n	8104e94 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8104e8c:	2300      	movs	r3, #0
 8104e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8104e90:	f000 bc30 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8104e94:	f000 bc2e 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8104e98:	4b54      	ldr	r3, [pc, #336]	; (8104fec <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8104e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104e9c:	f000 bc2a 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8104ea0:	2300      	movs	r3, #0
 8104ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104ea4:	f000 bc26 	b.w	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8104ea8:	687b      	ldr	r3, [r7, #4]
 8104eaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8104eae:	f040 809f 	bne.w	8104ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8104eb2:	4b4a      	ldr	r3, [pc, #296]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104eb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104eb6:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8104eba:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8104ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ebe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104ec2:	d04d      	beq.n	8104f60 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 8104ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ec6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104eca:	f200 8084 	bhi.w	8104fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8104ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ed0:	2bc0      	cmp	r3, #192	; 0xc0
 8104ed2:	d07d      	beq.n	8104fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8104ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ed6:	2bc0      	cmp	r3, #192	; 0xc0
 8104ed8:	d87d      	bhi.n	8104fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8104eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104edc:	2b80      	cmp	r3, #128	; 0x80
 8104ede:	d02d      	beq.n	8104f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 8104ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ee2:	2b80      	cmp	r3, #128	; 0x80
 8104ee4:	d877      	bhi.n	8104fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 8104ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104ee8:	2b00      	cmp	r3, #0
 8104eea:	d003      	beq.n	8104ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 8104eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8104eee:	2b40      	cmp	r3, #64	; 0x40
 8104ef0:	d012      	beq.n	8104f18 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8104ef2:	e070      	b.n	8104fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8104ef4:	4b39      	ldr	r3, [pc, #228]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104ef6:	681b      	ldr	r3, [r3, #0]
 8104ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8104efc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104f00:	d107      	bne.n	8104f12 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8104f02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8104f06:	4618      	mov	r0, r3
 8104f08:	f000 fec0 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8104f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104f10:	e3f0      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104f12:	2300      	movs	r3, #0
 8104f14:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104f16:	e3ed      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8104f18:	4b30      	ldr	r3, [pc, #192]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f1a:	681b      	ldr	r3, [r3, #0]
 8104f1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8104f20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8104f24:	d107      	bne.n	8104f36 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8104f26:	f107 0318 	add.w	r3, r7, #24
 8104f2a:	4618      	mov	r0, r3
 8104f2c:	f000 fc06 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8104f30:	69bb      	ldr	r3, [r7, #24]
 8104f32:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104f34:	e3de      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104f36:	2300      	movs	r3, #0
 8104f38:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104f3a:	e3db      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8104f3c:	4b27      	ldr	r3, [pc, #156]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f3e:	681b      	ldr	r3, [r3, #0]
 8104f40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8104f44:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f48:	d107      	bne.n	8104f5a <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8104f4a:	f107 030c 	add.w	r3, r7, #12
 8104f4e:	4618      	mov	r0, r3
 8104f50:	f000 fd48 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8104f54:	68fb      	ldr	r3, [r7, #12]
 8104f56:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8104f58:	e3cc      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8104f5a:	2300      	movs	r3, #0
 8104f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104f5e:	e3c9      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8104f60:	4b1e      	ldr	r3, [pc, #120]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104f64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8104f68:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8104f6a:	4b1c      	ldr	r3, [pc, #112]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f6c:	681b      	ldr	r3, [r3, #0]
 8104f6e:	f003 0304 	and.w	r3, r3, #4
 8104f72:	2b04      	cmp	r3, #4
 8104f74:	d10c      	bne.n	8104f90 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 8104f76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104f78:	2b00      	cmp	r3, #0
 8104f7a:	d109      	bne.n	8104f90 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8104f7c:	4b17      	ldr	r3, [pc, #92]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f7e:	681b      	ldr	r3, [r3, #0]
 8104f80:	08db      	lsrs	r3, r3, #3
 8104f82:	f003 0303 	and.w	r3, r3, #3
 8104f86:	4a16      	ldr	r2, [pc, #88]	; (8104fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8104f88:	fa22 f303 	lsr.w	r3, r2, r3
 8104f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104f8e:	e01e      	b.n	8104fce <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8104f90:	4b12      	ldr	r3, [pc, #72]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104f92:	681b      	ldr	r3, [r3, #0]
 8104f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104f98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104f9c:	d106      	bne.n	8104fac <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 8104f9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104fa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104fa4:	d102      	bne.n	8104fac <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8104fa6:	4b0f      	ldr	r3, [pc, #60]	; (8104fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8104fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104faa:	e010      	b.n	8104fce <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8104fac:	4b0b      	ldr	r3, [pc, #44]	; (8104fdc <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8104fae:	681b      	ldr	r3, [r3, #0]
 8104fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8104fb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104fb8:	d106      	bne.n	8104fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 8104fba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8104fbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fc0:	d102      	bne.n	8104fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8104fc2:	4b09      	ldr	r3, [pc, #36]	; (8104fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 8104fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8104fc6:	e002      	b.n	8104fce <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8104fc8:	2300      	movs	r3, #0
 8104fca:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8104fcc:	e392      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8104fce:	e391      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8104fd0:	4b06      	ldr	r3, [pc, #24]	; (8104fec <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 8104fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104fd4:	e38e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 8104fd6:	2300      	movs	r3, #0
 8104fd8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8104fda:	e38b      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8104fdc:	58024400 	.word	0x58024400
 8104fe0:	03d09000 	.word	0x03d09000
 8104fe4:	003d0900 	.word	0x003d0900
 8104fe8:	007a1200 	.word	0x007a1200
 8104fec:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8104ff0:	687b      	ldr	r3, [r7, #4]
 8104ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8104ff6:	f040 809c 	bne.w	8105132 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8104ffa:	4b9d      	ldr	r3, [pc, #628]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8104ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104ffe:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8105002:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105006:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 810500a:	d054      	beq.n	81050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 810500c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810500e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105012:	f200 808b 	bhi.w	810512c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8105016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105018:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 810501c:	f000 8083 	beq.w	8105126 <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8105020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105022:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105026:	f200 8081 	bhi.w	810512c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 810502a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810502c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105030:	d02f      	beq.n	8105092 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 8105032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105034:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105038:	d878      	bhi.n	810512c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 810503a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810503c:	2b00      	cmp	r3, #0
 810503e:	d004      	beq.n	810504a <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8105040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105042:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105046:	d012      	beq.n	810506e <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 8105048:	e070      	b.n	810512c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810504a:	4b89      	ldr	r3, [pc, #548]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810504c:	681b      	ldr	r3, [r3, #0]
 810504e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105052:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105056:	d107      	bne.n	8105068 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105058:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810505c:	4618      	mov	r0, r3
 810505e:	f000 fe15 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105064:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105066:	e345      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105068:	2300      	movs	r3, #0
 810506a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810506c:	e342      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810506e:	4b80      	ldr	r3, [pc, #512]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105070:	681b      	ldr	r3, [r3, #0]
 8105072:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105076:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810507a:	d107      	bne.n	810508c <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810507c:	f107 0318 	add.w	r3, r7, #24
 8105080:	4618      	mov	r0, r3
 8105082:	f000 fb5b 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105086:	69bb      	ldr	r3, [r7, #24]
 8105088:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810508a:	e333      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810508c:	2300      	movs	r3, #0
 810508e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105090:	e330      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105092:	4b77      	ldr	r3, [pc, #476]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105094:	681b      	ldr	r3, [r3, #0]
 8105096:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810509a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810509e:	d107      	bne.n	81050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81050a0:	f107 030c 	add.w	r3, r7, #12
 81050a4:	4618      	mov	r0, r3
 81050a6:	f000 fc9d 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81050aa:	68fb      	ldr	r3, [r7, #12]
 81050ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81050ae:	e321      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81050b0:	2300      	movs	r3, #0
 81050b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81050b4:	e31e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81050b6:	4b6e      	ldr	r3, [pc, #440]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81050b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81050ba:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81050be:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81050c0:	4b6b      	ldr	r3, [pc, #428]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81050c2:	681b      	ldr	r3, [r3, #0]
 81050c4:	f003 0304 	and.w	r3, r3, #4
 81050c8:	2b04      	cmp	r3, #4
 81050ca:	d10c      	bne.n	81050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 81050cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050ce:	2b00      	cmp	r3, #0
 81050d0:	d109      	bne.n	81050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81050d2:	4b67      	ldr	r3, [pc, #412]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81050d4:	681b      	ldr	r3, [r3, #0]
 81050d6:	08db      	lsrs	r3, r3, #3
 81050d8:	f003 0303 	and.w	r3, r3, #3
 81050dc:	4a65      	ldr	r2, [pc, #404]	; (8105274 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 81050de:	fa22 f303 	lsr.w	r3, r2, r3
 81050e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81050e4:	e01e      	b.n	8105124 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81050e6:	4b62      	ldr	r3, [pc, #392]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81050e8:	681b      	ldr	r3, [r3, #0]
 81050ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81050ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81050f2:	d106      	bne.n	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 81050f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81050f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81050fa:	d102      	bne.n	8105102 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 81050fc:	4b5e      	ldr	r3, [pc, #376]	; (8105278 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 81050fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105100:	e010      	b.n	8105124 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105102:	4b5b      	ldr	r3, [pc, #364]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105104:	681b      	ldr	r3, [r3, #0]
 8105106:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810510a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810510e:	d106      	bne.n	810511e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8105110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105112:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105116:	d102      	bne.n	810511e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8105118:	4b58      	ldr	r3, [pc, #352]	; (810527c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 810511a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810511c:	e002      	b.n	8105124 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 810511e:	2300      	movs	r3, #0
 8105120:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105122:	e2e7      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105124:	e2e6      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8105126:	4b56      	ldr	r3, [pc, #344]	; (8105280 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 8105128:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810512a:	e2e3      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 810512c:	2300      	movs	r3, #0
 810512e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105130:	e2e0      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8105132:	687b      	ldr	r3, [r7, #4]
 8105134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8105138:	f040 80a7 	bne.w	810528a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 810513c:	4b4c      	ldr	r3, [pc, #304]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810513e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105140:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8105144:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8105146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105148:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810514c:	d055      	beq.n	81051fa <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 810514e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105150:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8105154:	f200 8096 	bhi.w	8105284 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 8105158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810515a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810515e:	f000 8084 	beq.w	810526a <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 8105162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105164:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8105168:	f200 808c 	bhi.w	8105284 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 810516c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810516e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105172:	d030      	beq.n	81051d6 <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8105174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105176:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810517a:	f200 8083 	bhi.w	8105284 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 810517e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105180:	2b00      	cmp	r3, #0
 8105182:	d004      	beq.n	810518e <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8105184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105186:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810518a:	d012      	beq.n	81051b2 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 810518c:	e07a      	b.n	8105284 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810518e:	4b38      	ldr	r3, [pc, #224]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105190:	681b      	ldr	r3, [r3, #0]
 8105192:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105196:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810519a:	d107      	bne.n	81051ac <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810519c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81051a0:	4618      	mov	r0, r3
 81051a2:	f000 fd73 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81051a8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81051aa:	e2a3      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81051ac:	2300      	movs	r3, #0
 81051ae:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81051b0:	e2a0      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81051b2:	4b2f      	ldr	r3, [pc, #188]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051b4:	681b      	ldr	r3, [r3, #0]
 81051b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81051ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81051be:	d107      	bne.n	81051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81051c0:	f107 0318 	add.w	r3, r7, #24
 81051c4:	4618      	mov	r0, r3
 81051c6:	f000 fab9 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81051ca:	69bb      	ldr	r3, [r7, #24]
 81051cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 81051ce:	e291      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81051d0:	2300      	movs	r3, #0
 81051d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81051d4:	e28e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81051d6:	4b26      	ldr	r3, [pc, #152]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051d8:	681b      	ldr	r3, [r3, #0]
 81051da:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81051de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81051e2:	d107      	bne.n	81051f4 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81051e4:	f107 030c 	add.w	r3, r7, #12
 81051e8:	4618      	mov	r0, r3
 81051ea:	f000 fbfb 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81051ee:	68fb      	ldr	r3, [r7, #12]
 81051f0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 81051f2:	e27f      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 81051f4:	2300      	movs	r3, #0
 81051f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81051f8:	e27c      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 81051fa:	4b1d      	ldr	r3, [pc, #116]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 81051fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81051fe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105202:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105204:	4b1a      	ldr	r3, [pc, #104]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105206:	681b      	ldr	r3, [r3, #0]
 8105208:	f003 0304 	and.w	r3, r3, #4
 810520c:	2b04      	cmp	r3, #4
 810520e:	d10c      	bne.n	810522a <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8105210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105212:	2b00      	cmp	r3, #0
 8105214:	d109      	bne.n	810522a <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105216:	4b16      	ldr	r3, [pc, #88]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105218:	681b      	ldr	r3, [r3, #0]
 810521a:	08db      	lsrs	r3, r3, #3
 810521c:	f003 0303 	and.w	r3, r3, #3
 8105220:	4a14      	ldr	r2, [pc, #80]	; (8105274 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8105222:	fa22 f303 	lsr.w	r3, r2, r3
 8105226:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105228:	e01e      	b.n	8105268 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810522a:	4b11      	ldr	r3, [pc, #68]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 810522c:	681b      	ldr	r3, [r3, #0]
 810522e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105232:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105236:	d106      	bne.n	8105246 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 8105238:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810523a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810523e:	d102      	bne.n	8105246 <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105240:	4b0d      	ldr	r3, [pc, #52]	; (8105278 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8105242:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105244:	e010      	b.n	8105268 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105246:	4b0a      	ldr	r3, [pc, #40]	; (8105270 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8105248:	681b      	ldr	r3, [r3, #0]
 810524a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810524e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105252:	d106      	bne.n	8105262 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8105254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105256:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810525a:	d102      	bne.n	8105262 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 810525c:	4b07      	ldr	r3, [pc, #28]	; (810527c <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 810525e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105260:	e002      	b.n	8105268 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8105262:	2300      	movs	r3, #0
 8105264:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8105266:	e245      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105268:	e244      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 810526a:	4b05      	ldr	r3, [pc, #20]	; (8105280 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 810526c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810526e:	e241      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105270:	58024400 	.word	0x58024400
 8105274:	03d09000 	.word	0x03d09000
 8105278:	003d0900 	.word	0x003d0900
 810527c:	007a1200 	.word	0x007a1200
 8105280:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 8105284:	2300      	movs	r3, #0
 8105286:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105288:	e234      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810528a:	687b      	ldr	r3, [r7, #4]
 810528c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105290:	f040 809c 	bne.w	81053cc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8105294:	4b9b      	ldr	r3, [pc, #620]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105298:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 810529c:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 810529e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81052a4:	d054      	beq.n	8105350 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 81052a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 81052ac:	f200 808b 	bhi.w	81053c6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81052b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052b2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81052b6:	f000 8083 	beq.w	81053c0 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 81052ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052bc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81052c0:	f200 8081 	bhi.w	81053c6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81052c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81052ca:	d02f      	beq.n	810532c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 81052cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81052d2:	d878      	bhi.n	81053c6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 81052d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052d6:	2b00      	cmp	r3, #0
 81052d8:	d004      	beq.n	81052e4 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 81052da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81052dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81052e0:	d012      	beq.n	8105308 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 81052e2:	e070      	b.n	81053c6 <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81052e4:	4b87      	ldr	r3, [pc, #540]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81052e6:	681b      	ldr	r3, [r3, #0]
 81052e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81052ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81052f0:	d107      	bne.n	8105302 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81052f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81052f6:	4618      	mov	r0, r3
 81052f8:	f000 fcc8 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81052fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81052fe:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105300:	e1f8      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105302:	2300      	movs	r3, #0
 8105304:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105306:	e1f5      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105308:	4b7e      	ldr	r3, [pc, #504]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810530a:	681b      	ldr	r3, [r3, #0]
 810530c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105310:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105314:	d107      	bne.n	8105326 <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105316:	f107 0318 	add.w	r3, r7, #24
 810531a:	4618      	mov	r0, r3
 810531c:	f000 fa0e 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105320:	69bb      	ldr	r3, [r7, #24]
 8105322:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105324:	e1e6      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105326:	2300      	movs	r3, #0
 8105328:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810532a:	e1e3      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810532c:	4b75      	ldr	r3, [pc, #468]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810532e:	681b      	ldr	r3, [r3, #0]
 8105330:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105334:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105338:	d107      	bne.n	810534a <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810533a:	f107 030c 	add.w	r3, r7, #12
 810533e:	4618      	mov	r0, r3
 8105340:	f000 fb50 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105344:	68fb      	ldr	r3, [r7, #12]
 8105346:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8105348:	e1d4      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810534a:	2300      	movs	r3, #0
 810534c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810534e:	e1d1      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105350:	4b6c      	ldr	r3, [pc, #432]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105354:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105358:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810535a:	4b6a      	ldr	r3, [pc, #424]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810535c:	681b      	ldr	r3, [r3, #0]
 810535e:	f003 0304 	and.w	r3, r3, #4
 8105362:	2b04      	cmp	r3, #4
 8105364:	d10c      	bne.n	8105380 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8105366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105368:	2b00      	cmp	r3, #0
 810536a:	d109      	bne.n	8105380 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 810536c:	4b65      	ldr	r3, [pc, #404]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810536e:	681b      	ldr	r3, [r3, #0]
 8105370:	08db      	lsrs	r3, r3, #3
 8105372:	f003 0303 	and.w	r3, r3, #3
 8105376:	4a64      	ldr	r2, [pc, #400]	; (8105508 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8105378:	fa22 f303 	lsr.w	r3, r2, r3
 810537c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810537e:	e01e      	b.n	81053be <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105380:	4b60      	ldr	r3, [pc, #384]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105382:	681b      	ldr	r3, [r3, #0]
 8105384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105388:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810538c:	d106      	bne.n	810539c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 810538e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105390:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105394:	d102      	bne.n	810539c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8105396:	4b5d      	ldr	r3, [pc, #372]	; (810550c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8105398:	63fb      	str	r3, [r7, #60]	; 0x3c
 810539a:	e010      	b.n	81053be <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810539c:	4b59      	ldr	r3, [pc, #356]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 810539e:	681b      	ldr	r3, [r3, #0]
 81053a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81053a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81053a8:	d106      	bne.n	81053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 81053aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81053ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81053b0:	d102      	bne.n	81053b8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81053b2:	4b57      	ldr	r3, [pc, #348]	; (8105510 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81053b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 81053b6:	e002      	b.n	81053be <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81053b8:	2300      	movs	r3, #0
 81053ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81053bc:	e19a      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81053be:	e199      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 81053c0:	4b54      	ldr	r3, [pc, #336]	; (8105514 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81053c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81053c4:	e196      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 81053c6:	2300      	movs	r3, #0
 81053c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81053ca:	e193      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 81053cc:	687b      	ldr	r3, [r7, #4]
 81053ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 81053d2:	d173      	bne.n	81054bc <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 81053d4:	4b4b      	ldr	r3, [pc, #300]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81053d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81053d8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81053dc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81053de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81053e4:	d02f      	beq.n	8105446 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 81053e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81053ec:	d863      	bhi.n	81054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 81053ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053f0:	2b00      	cmp	r3, #0
 81053f2:	d004      	beq.n	81053fe <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 81053f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81053f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81053fa:	d012      	beq.n	8105422 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 81053fc:	e05b      	b.n	81054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81053fe:	4b41      	ldr	r3, [pc, #260]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105400:	681b      	ldr	r3, [r3, #0]
 8105402:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105406:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810540a:	d107      	bne.n	810541c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810540c:	f107 0318 	add.w	r3, r7, #24
 8105410:	4618      	mov	r0, r3
 8105412:	f000 f993 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105416:	69bb      	ldr	r3, [r7, #24]
 8105418:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810541a:	e16b      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 810541c:	2300      	movs	r3, #0
 810541e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105420:	e168      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105422:	4b38      	ldr	r3, [pc, #224]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105424:	681b      	ldr	r3, [r3, #0]
 8105426:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810542a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810542e:	d107      	bne.n	8105440 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105430:	f107 030c 	add.w	r3, r7, #12
 8105434:	4618      	mov	r0, r3
 8105436:	f000 fad5 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810543a:	697b      	ldr	r3, [r7, #20]
 810543c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810543e:	e159      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105440:	2300      	movs	r3, #0
 8105442:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105444:	e156      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8105446:	4b2f      	ldr	r3, [pc, #188]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810544a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810544e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105450:	4b2c      	ldr	r3, [pc, #176]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105452:	681b      	ldr	r3, [r3, #0]
 8105454:	f003 0304 	and.w	r3, r3, #4
 8105458:	2b04      	cmp	r3, #4
 810545a:	d10c      	bne.n	8105476 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 810545c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810545e:	2b00      	cmp	r3, #0
 8105460:	d109      	bne.n	8105476 <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105462:	4b28      	ldr	r3, [pc, #160]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105464:	681b      	ldr	r3, [r3, #0]
 8105466:	08db      	lsrs	r3, r3, #3
 8105468:	f003 0303 	and.w	r3, r3, #3
 810546c:	4a26      	ldr	r2, [pc, #152]	; (8105508 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 810546e:	fa22 f303 	lsr.w	r3, r2, r3
 8105472:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105474:	e01e      	b.n	81054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105476:	4b23      	ldr	r3, [pc, #140]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105478:	681b      	ldr	r3, [r3, #0]
 810547a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810547e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105482:	d106      	bne.n	8105492 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 8105484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105486:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810548a:	d102      	bne.n	8105492 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 810548c:	4b1f      	ldr	r3, [pc, #124]	; (810550c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 810548e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105490:	e010      	b.n	81054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105492:	4b1c      	ldr	r3, [pc, #112]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8105494:	681b      	ldr	r3, [r3, #0]
 8105496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810549a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810549e:	d106      	bne.n	81054ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 81054a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81054a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81054a6:	d102      	bne.n	81054ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 81054a8:	4b19      	ldr	r3, [pc, #100]	; (8105510 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 81054aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 81054ac:	e002      	b.n	81054b4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 81054ae:	2300      	movs	r3, #0
 81054b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 81054b2:	e11f      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 81054b4:	e11e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 81054b6:	2300      	movs	r3, #0
 81054b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81054ba:	e11b      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 81054bc:	687b      	ldr	r3, [r7, #4]
 81054be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81054c2:	d13e      	bne.n	8105542 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 81054c4:	4b0f      	ldr	r3, [pc, #60]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81054c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81054c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81054cc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 81054ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81054d0:	2b00      	cmp	r3, #0
 81054d2:	d004      	beq.n	81054de <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 81054d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81054d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81054da:	d01d      	beq.n	8105518 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 81054dc:	e02e      	b.n	810553c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81054de:	4b09      	ldr	r3, [pc, #36]	; (8105504 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 81054e0:	681b      	ldr	r3, [r3, #0]
 81054e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81054e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81054ea:	d107      	bne.n	81054fc <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81054ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81054f0:	4618      	mov	r0, r3
 81054f2:	f000 fbcb 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81054f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81054f8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81054fa:	e0fb      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81054fc:	2300      	movs	r3, #0
 81054fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105500:	e0f8      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 8105502:	bf00      	nop
 8105504:	58024400 	.word	0x58024400
 8105508:	03d09000 	.word	0x03d09000
 810550c:	003d0900 	.word	0x003d0900
 8105510:	007a1200 	.word	0x007a1200
 8105514:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105518:	4b79      	ldr	r3, [pc, #484]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810551a:	681b      	ldr	r3, [r3, #0]
 810551c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105520:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105524:	d107      	bne.n	8105536 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105526:	f107 0318 	add.w	r3, r7, #24
 810552a:	4618      	mov	r0, r3
 810552c:	f000 f906 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8105530:	6a3b      	ldr	r3, [r7, #32]
 8105532:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105534:	e0de      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105536:	2300      	movs	r3, #0
 8105538:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810553a:	e0db      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 810553c:	2300      	movs	r3, #0
 810553e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105540:	e0d8      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8105542:	687b      	ldr	r3, [r7, #4]
 8105544:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105548:	f040 8085 	bne.w	8105656 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 810554c:	4b6c      	ldr	r3, [pc, #432]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810554e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105550:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8105554:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105558:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810555c:	d06b      	beq.n	8105636 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 810555e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105560:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8105564:	d874      	bhi.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105568:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810556c:	d056      	beq.n	810561c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 810556e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8105574:	d86c      	bhi.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105578:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810557c:	d03b      	beq.n	81055f6 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 810557e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105580:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8105584:	d864      	bhi.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105586:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105588:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810558c:	d021      	beq.n	81055d2 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 810558e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105590:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105594:	d85c      	bhi.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 8105596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105598:	2b00      	cmp	r3, #0
 810559a:	d004      	beq.n	81055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 810559c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810559e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81055a2:	d004      	beq.n	81055ae <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 81055a4:	e054      	b.n	8105650 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81055a6:	f000 f8b3 	bl	8105710 <HAL_RCCEx_GetD3PCLK1Freq>
 81055aa:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 81055ac:	e0a2      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81055ae:	4b54      	ldr	r3, [pc, #336]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81055b0:	681b      	ldr	r3, [r3, #0]
 81055b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81055b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81055ba:	d107      	bne.n	81055cc <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81055bc:	f107 0318 	add.w	r3, r7, #24
 81055c0:	4618      	mov	r0, r3
 81055c2:	f000 f8bb 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81055c6:	69fb      	ldr	r3, [r7, #28]
 81055c8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81055ca:	e093      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81055cc:	2300      	movs	r3, #0
 81055ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81055d0:	e090      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81055d2:	4b4b      	ldr	r3, [pc, #300]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81055d4:	681b      	ldr	r3, [r3, #0]
 81055d6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81055da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81055de:	d107      	bne.n	81055f0 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81055e0:	f107 030c 	add.w	r3, r7, #12
 81055e4:	4618      	mov	r0, r3
 81055e6:	f000 f9fd 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81055ea:	693b      	ldr	r3, [r7, #16]
 81055ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81055ee:	e081      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81055f0:	2300      	movs	r3, #0
 81055f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81055f4:	e07e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81055f6:	4b42      	ldr	r3, [pc, #264]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81055f8:	681b      	ldr	r3, [r3, #0]
 81055fa:	f003 0304 	and.w	r3, r3, #4
 81055fe:	2b04      	cmp	r3, #4
 8105600:	d109      	bne.n	8105616 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105602:	4b3f      	ldr	r3, [pc, #252]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105604:	681b      	ldr	r3, [r3, #0]
 8105606:	08db      	lsrs	r3, r3, #3
 8105608:	f003 0303 	and.w	r3, r3, #3
 810560c:	4a3d      	ldr	r2, [pc, #244]	; (8105704 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 810560e:	fa22 f303 	lsr.w	r3, r2, r3
 8105612:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105614:	e06e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 8105616:	2300      	movs	r3, #0
 8105618:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810561a:	e06b      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810561c:	4b38      	ldr	r3, [pc, #224]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810561e:	681b      	ldr	r3, [r3, #0]
 8105620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105624:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105628:	d102      	bne.n	8105630 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 810562a:	4b37      	ldr	r3, [pc, #220]	; (8105708 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 810562c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 810562e:	e061      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 8105630:	2300      	movs	r3, #0
 8105632:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105634:	e05e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105636:	4b32      	ldr	r3, [pc, #200]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105638:	681b      	ldr	r3, [r3, #0]
 810563a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810563e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105642:	d102      	bne.n	810564a <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 8105644:	4b31      	ldr	r3, [pc, #196]	; (810570c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8105646:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8105648:	e054      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810564a:	2300      	movs	r3, #0
 810564c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 810564e:	e051      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8105650:	2300      	movs	r3, #0
 8105652:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8105654:	e04e      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8105656:	687b      	ldr	r3, [r7, #4]
 8105658:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810565c:	d148      	bne.n	81056f0 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 810565e:	4b28      	ldr	r3, [pc, #160]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8105660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105662:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105666:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8105668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810566a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810566e:	d02a      	beq.n	81056c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 8105670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105676:	d838      	bhi.n	81056ea <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 8105678:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810567a:	2b00      	cmp	r3, #0
 810567c:	d004      	beq.n	8105688 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 810567e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105680:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105684:	d00d      	beq.n	81056a2 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 8105686:	e030      	b.n	81056ea <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8105688:	4b1d      	ldr	r3, [pc, #116]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 810568a:	681b      	ldr	r3, [r3, #0]
 810568c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105690:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105694:	d102      	bne.n	810569c <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 8105696:	4b1d      	ldr	r3, [pc, #116]	; (810570c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8105698:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 810569a:	e02b      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 810569c:	2300      	movs	r3, #0
 810569e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056a0:	e028      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81056a2:	4b17      	ldr	r3, [pc, #92]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81056a4:	681b      	ldr	r3, [r3, #0]
 81056a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81056aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81056ae:	d107      	bne.n	81056c0 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81056b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81056b4:	4618      	mov	r0, r3
 81056b6:	f000 fae9 	bl	8105c8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81056bc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81056be:	e019      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81056c0:	2300      	movs	r3, #0
 81056c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056c4:	e016      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81056c6:	4b0e      	ldr	r3, [pc, #56]	; (8105700 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 81056c8:	681b      	ldr	r3, [r3, #0]
 81056ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81056ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81056d2:	d107      	bne.n	81056e4 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81056d4:	f107 0318 	add.w	r3, r7, #24
 81056d8:	4618      	mov	r0, r3
 81056da:	f000 f82f 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81056de:	69fb      	ldr	r3, [r7, #28]
 81056e0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 81056e2:	e007      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 81056e4:	2300      	movs	r3, #0
 81056e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056e8:	e004      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 81056ea:	2300      	movs	r3, #0
 81056ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 81056ee:	e001      	b.n	81056f4 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 81056f0:	2300      	movs	r3, #0
 81056f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 81056f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 81056f6:	4618      	mov	r0, r3
 81056f8:	3740      	adds	r7, #64	; 0x40
 81056fa:	46bd      	mov	sp, r7
 81056fc:	bd80      	pop	{r7, pc}
 81056fe:	bf00      	nop
 8105700:	58024400 	.word	0x58024400
 8105704:	03d09000 	.word	0x03d09000
 8105708:	003d0900 	.word	0x003d0900
 810570c:	007a1200 	.word	0x007a1200

08105710 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8105710:	b580      	push	{r7, lr}
 8105712:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8105714:	f7fe fb86 	bl	8103e24 <HAL_RCC_GetHCLKFreq>
 8105718:	4602      	mov	r2, r0
 810571a:	4b06      	ldr	r3, [pc, #24]	; (8105734 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 810571c:	6a1b      	ldr	r3, [r3, #32]
 810571e:	091b      	lsrs	r3, r3, #4
 8105720:	f003 0307 	and.w	r3, r3, #7
 8105724:	4904      	ldr	r1, [pc, #16]	; (8105738 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8105726:	5ccb      	ldrb	r3, [r1, r3]
 8105728:	f003 031f 	and.w	r3, r3, #31
 810572c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8105730:	4618      	mov	r0, r3
 8105732:	bd80      	pop	{r7, pc}
 8105734:	58024400 	.word	0x58024400
 8105738:	0810cfb4 	.word	0x0810cfb4

0810573c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 810573c:	b480      	push	{r7}
 810573e:	b089      	sub	sp, #36	; 0x24
 8105740:	af00      	add	r7, sp, #0
 8105742:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105744:	4ba1      	ldr	r3, [pc, #644]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105748:	f003 0303 	and.w	r3, r3, #3
 810574c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 810574e:	4b9f      	ldr	r3, [pc, #636]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105752:	0b1b      	lsrs	r3, r3, #12
 8105754:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105758:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 810575a:	4b9c      	ldr	r3, [pc, #624]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810575c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810575e:	091b      	lsrs	r3, r3, #4
 8105760:	f003 0301 	and.w	r3, r3, #1
 8105764:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8105766:	4b99      	ldr	r3, [pc, #612]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810576a:	08db      	lsrs	r3, r3, #3
 810576c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105770:	693a      	ldr	r2, [r7, #16]
 8105772:	fb02 f303 	mul.w	r3, r2, r3
 8105776:	ee07 3a90 	vmov	s15, r3
 810577a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810577e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8105782:	697b      	ldr	r3, [r7, #20]
 8105784:	2b00      	cmp	r3, #0
 8105786:	f000 8111 	beq.w	81059ac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810578a:	69bb      	ldr	r3, [r7, #24]
 810578c:	2b02      	cmp	r3, #2
 810578e:	f000 8083 	beq.w	8105898 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8105792:	69bb      	ldr	r3, [r7, #24]
 8105794:	2b02      	cmp	r3, #2
 8105796:	f200 80a1 	bhi.w	81058dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810579a:	69bb      	ldr	r3, [r7, #24]
 810579c:	2b00      	cmp	r3, #0
 810579e:	d003      	beq.n	81057a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 81057a0:	69bb      	ldr	r3, [r7, #24]
 81057a2:	2b01      	cmp	r3, #1
 81057a4:	d056      	beq.n	8105854 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 81057a6:	e099      	b.n	81058dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81057a8:	4b88      	ldr	r3, [pc, #544]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81057aa:	681b      	ldr	r3, [r3, #0]
 81057ac:	f003 0320 	and.w	r3, r3, #32
 81057b0:	2b00      	cmp	r3, #0
 81057b2:	d02d      	beq.n	8105810 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81057b4:	4b85      	ldr	r3, [pc, #532]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81057b6:	681b      	ldr	r3, [r3, #0]
 81057b8:	08db      	lsrs	r3, r3, #3
 81057ba:	f003 0303 	and.w	r3, r3, #3
 81057be:	4a84      	ldr	r2, [pc, #528]	; (81059d0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 81057c0:	fa22 f303 	lsr.w	r3, r2, r3
 81057c4:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81057c6:	68bb      	ldr	r3, [r7, #8]
 81057c8:	ee07 3a90 	vmov	s15, r3
 81057cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81057d0:	697b      	ldr	r3, [r7, #20]
 81057d2:	ee07 3a90 	vmov	s15, r3
 81057d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81057da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81057de:	4b7b      	ldr	r3, [pc, #492]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81057e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81057e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81057e6:	ee07 3a90 	vmov	s15, r3
 81057ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81057ee:	ed97 6a03 	vldr	s12, [r7, #12]
 81057f2:	eddf 5a78 	vldr	s11, [pc, #480]	; 81059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81057f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81057fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81057fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105806:	ee67 7a27 	vmul.f32	s15, s14, s15
 810580a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810580e:	e087      	b.n	8105920 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105810:	697b      	ldr	r3, [r7, #20]
 8105812:	ee07 3a90 	vmov	s15, r3
 8105816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810581a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 81059d8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 810581e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105822:	4b6a      	ldr	r3, [pc, #424]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810582a:	ee07 3a90 	vmov	s15, r3
 810582e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105832:	ed97 6a03 	vldr	s12, [r7, #12]
 8105836:	eddf 5a67 	vldr	s11, [pc, #412]	; 81059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810583a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810583e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105842:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810584a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810584e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105852:	e065      	b.n	8105920 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105854:	697b      	ldr	r3, [r7, #20]
 8105856:	ee07 3a90 	vmov	s15, r3
 810585a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810585e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 81059dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8105862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105866:	4b59      	ldr	r3, [pc, #356]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810586a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810586e:	ee07 3a90 	vmov	s15, r3
 8105872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105876:	ed97 6a03 	vldr	s12, [r7, #12]
 810587a:	eddf 5a56 	vldr	s11, [pc, #344]	; 81059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810587e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105886:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810588a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810588e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105892:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105896:	e043      	b.n	8105920 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8105898:	697b      	ldr	r3, [r7, #20]
 810589a:	ee07 3a90 	vmov	s15, r3
 810589e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058a2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 81059e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 81058a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81058aa:	4b48      	ldr	r3, [pc, #288]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81058ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81058ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81058b2:	ee07 3a90 	vmov	s15, r3
 81058b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81058ba:	ed97 6a03 	vldr	s12, [r7, #12]
 81058be:	eddf 5a45 	vldr	s11, [pc, #276]	; 81059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81058c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81058c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81058ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81058ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81058d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81058d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81058da:	e021      	b.n	8105920 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81058dc:	697b      	ldr	r3, [r7, #20]
 81058de:	ee07 3a90 	vmov	s15, r3
 81058e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058e6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 81059dc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81058ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81058ee:	4b37      	ldr	r3, [pc, #220]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81058f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81058f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81058f6:	ee07 3a90 	vmov	s15, r3
 81058fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81058fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8105902:	eddf 5a34 	vldr	s11, [pc, #208]	; 81059d4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8105906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810590a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810590e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105916:	ee67 7a27 	vmul.f32	s15, s14, s15
 810591a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810591e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8105920:	4b2a      	ldr	r3, [pc, #168]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105924:	0a5b      	lsrs	r3, r3, #9
 8105926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810592a:	ee07 3a90 	vmov	s15, r3
 810592e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105932:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105936:	ee37 7a87 	vadd.f32	s14, s15, s14
 810593a:	edd7 6a07 	vldr	s13, [r7, #28]
 810593e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105946:	ee17 2a90 	vmov	r2, s15
 810594a:	687b      	ldr	r3, [r7, #4]
 810594c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 810594e:	4b1f      	ldr	r3, [pc, #124]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8105950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105952:	0c1b      	lsrs	r3, r3, #16
 8105954:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105958:	ee07 3a90 	vmov	s15, r3
 810595c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105960:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105964:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105968:	edd7 6a07 	vldr	s13, [r7, #28]
 810596c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105974:	ee17 2a90 	vmov	r2, s15
 8105978:	687b      	ldr	r3, [r7, #4]
 810597a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 810597c:	4b13      	ldr	r3, [pc, #76]	; (81059cc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810597e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8105980:	0e1b      	lsrs	r3, r3, #24
 8105982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105986:	ee07 3a90 	vmov	s15, r3
 810598a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810598e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105992:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105996:	edd7 6a07 	vldr	s13, [r7, #28]
 810599a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810599e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81059a2:	ee17 2a90 	vmov	r2, s15
 81059a6:	687b      	ldr	r3, [r7, #4]
 81059a8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 81059aa:	e008      	b.n	81059be <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 81059ac:	687b      	ldr	r3, [r7, #4]
 81059ae:	2200      	movs	r2, #0
 81059b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 81059b2:	687b      	ldr	r3, [r7, #4]
 81059b4:	2200      	movs	r2, #0
 81059b6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 81059b8:	687b      	ldr	r3, [r7, #4]
 81059ba:	2200      	movs	r2, #0
 81059bc:	609a      	str	r2, [r3, #8]
}
 81059be:	bf00      	nop
 81059c0:	3724      	adds	r7, #36	; 0x24
 81059c2:	46bd      	mov	sp, r7
 81059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81059c8:	4770      	bx	lr
 81059ca:	bf00      	nop
 81059cc:	58024400 	.word	0x58024400
 81059d0:	03d09000 	.word	0x03d09000
 81059d4:	46000000 	.word	0x46000000
 81059d8:	4c742400 	.word	0x4c742400
 81059dc:	4a742400 	.word	0x4a742400
 81059e0:	4af42400 	.word	0x4af42400

081059e4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 81059e4:	b480      	push	{r7}
 81059e6:	b089      	sub	sp, #36	; 0x24
 81059e8:	af00      	add	r7, sp, #0
 81059ea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81059ec:	4ba1      	ldr	r3, [pc, #644]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81059ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81059f0:	f003 0303 	and.w	r3, r3, #3
 81059f4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 81059f6:	4b9f      	ldr	r3, [pc, #636]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81059fa:	0d1b      	lsrs	r3, r3, #20
 81059fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105a00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8105a02:	4b9c      	ldr	r3, [pc, #624]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105a06:	0a1b      	lsrs	r3, r3, #8
 8105a08:	f003 0301 	and.w	r3, r3, #1
 8105a0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8105a0e:	4b99      	ldr	r3, [pc, #612]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8105a12:	08db      	lsrs	r3, r3, #3
 8105a14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105a18:	693a      	ldr	r2, [r7, #16]
 8105a1a:	fb02 f303 	mul.w	r3, r2, r3
 8105a1e:	ee07 3a90 	vmov	s15, r3
 8105a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8105a2a:	697b      	ldr	r3, [r7, #20]
 8105a2c:	2b00      	cmp	r3, #0
 8105a2e:	f000 8111 	beq.w	8105c54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8105a32:	69bb      	ldr	r3, [r7, #24]
 8105a34:	2b02      	cmp	r3, #2
 8105a36:	f000 8083 	beq.w	8105b40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8105a3a:	69bb      	ldr	r3, [r7, #24]
 8105a3c:	2b02      	cmp	r3, #2
 8105a3e:	f200 80a1 	bhi.w	8105b84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8105a42:	69bb      	ldr	r3, [r7, #24]
 8105a44:	2b00      	cmp	r3, #0
 8105a46:	d003      	beq.n	8105a50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8105a48:	69bb      	ldr	r3, [r7, #24]
 8105a4a:	2b01      	cmp	r3, #1
 8105a4c:	d056      	beq.n	8105afc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8105a4e:	e099      	b.n	8105b84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105a50:	4b88      	ldr	r3, [pc, #544]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105a52:	681b      	ldr	r3, [r3, #0]
 8105a54:	f003 0320 	and.w	r3, r3, #32
 8105a58:	2b00      	cmp	r3, #0
 8105a5a:	d02d      	beq.n	8105ab8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105a5c:	4b85      	ldr	r3, [pc, #532]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105a5e:	681b      	ldr	r3, [r3, #0]
 8105a60:	08db      	lsrs	r3, r3, #3
 8105a62:	f003 0303 	and.w	r3, r3, #3
 8105a66:	4a84      	ldr	r2, [pc, #528]	; (8105c78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8105a68:	fa22 f303 	lsr.w	r3, r2, r3
 8105a6c:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105a6e:	68bb      	ldr	r3, [r7, #8]
 8105a70:	ee07 3a90 	vmov	s15, r3
 8105a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a78:	697b      	ldr	r3, [r7, #20]
 8105a7a:	ee07 3a90 	vmov	s15, r3
 8105a7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a86:	4b7b      	ldr	r3, [pc, #492]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105a8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a8e:	ee07 3a90 	vmov	s15, r3
 8105a92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a96:	ed97 6a03 	vldr	s12, [r7, #12]
 8105a9a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8105c7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105a9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105aa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105aa6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105aaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105ab2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105ab6:	e087      	b.n	8105bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105ab8:	697b      	ldr	r3, [r7, #20]
 8105aba:	ee07 3a90 	vmov	s15, r3
 8105abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ac2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8105c80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8105ac6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105aca:	4b6a      	ldr	r3, [pc, #424]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105ace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105ad2:	ee07 3a90 	vmov	s15, r3
 8105ad6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ada:	ed97 6a03 	vldr	s12, [r7, #12]
 8105ade:	eddf 5a67 	vldr	s11, [pc, #412]	; 8105c7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105ae2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105ae6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105aea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105aee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105af6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105afa:	e065      	b.n	8105bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105afc:	697b      	ldr	r3, [r7, #20]
 8105afe:	ee07 3a90 	vmov	s15, r3
 8105b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b06:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8105c84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105b0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105b0e:	4b59      	ldr	r3, [pc, #356]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105b12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105b16:	ee07 3a90 	vmov	s15, r3
 8105b1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105b1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8105b22:	eddf 5a56 	vldr	s11, [pc, #344]	; 8105c7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105b26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105b2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105b2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105b32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105b36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b3a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105b3e:	e043      	b.n	8105bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105b40:	697b      	ldr	r3, [r7, #20]
 8105b42:	ee07 3a90 	vmov	s15, r3
 8105b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b4a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8105c88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8105b4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105b52:	4b48      	ldr	r3, [pc, #288]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105b5a:	ee07 3a90 	vmov	s15, r3
 8105b5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105b62:	ed97 6a03 	vldr	s12, [r7, #12]
 8105b66:	eddf 5a45 	vldr	s11, [pc, #276]	; 8105c7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105b6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105b6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105b72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105b76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105b7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105b7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105b82:	e021      	b.n	8105bc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8105b84:	697b      	ldr	r3, [r7, #20]
 8105b86:	ee07 3a90 	vmov	s15, r3
 8105b8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105b8e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8105c84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8105b92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105b96:	4b37      	ldr	r3, [pc, #220]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105b9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105b9e:	ee07 3a90 	vmov	s15, r3
 8105ba2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105ba6:	ed97 6a03 	vldr	s12, [r7, #12]
 8105baa:	eddf 5a34 	vldr	s11, [pc, #208]	; 8105c7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8105bae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105bb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105bc2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105bc6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8105bc8:	4b2a      	ldr	r3, [pc, #168]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105bcc:	0a5b      	lsrs	r3, r3, #9
 8105bce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105bd2:	ee07 3a90 	vmov	s15, r3
 8105bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105bda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105bde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105be2:	edd7 6a07 	vldr	s13, [r7, #28]
 8105be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105bea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105bee:	ee17 2a90 	vmov	r2, s15
 8105bf2:	687b      	ldr	r3, [r7, #4]
 8105bf4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8105bf6:	4b1f      	ldr	r3, [pc, #124]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105bfa:	0c1b      	lsrs	r3, r3, #16
 8105bfc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105c00:	ee07 3a90 	vmov	s15, r3
 8105c04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c08:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105c0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105c10:	edd7 6a07 	vldr	s13, [r7, #28]
 8105c14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105c18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105c1c:	ee17 2a90 	vmov	r2, s15
 8105c20:	687b      	ldr	r3, [r7, #4]
 8105c22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8105c24:	4b13      	ldr	r3, [pc, #76]	; (8105c74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8105c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8105c28:	0e1b      	lsrs	r3, r3, #24
 8105c2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105c2e:	ee07 3a90 	vmov	s15, r3
 8105c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105c36:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105c3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105c3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8105c42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105c46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105c4a:	ee17 2a90 	vmov	r2, s15
 8105c4e:	687b      	ldr	r3, [r7, #4]
 8105c50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8105c52:	e008      	b.n	8105c66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8105c54:	687b      	ldr	r3, [r7, #4]
 8105c56:	2200      	movs	r2, #0
 8105c58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8105c5a:	687b      	ldr	r3, [r7, #4]
 8105c5c:	2200      	movs	r2, #0
 8105c5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8105c60:	687b      	ldr	r3, [r7, #4]
 8105c62:	2200      	movs	r2, #0
 8105c64:	609a      	str	r2, [r3, #8]
}
 8105c66:	bf00      	nop
 8105c68:	3724      	adds	r7, #36	; 0x24
 8105c6a:	46bd      	mov	sp, r7
 8105c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105c70:	4770      	bx	lr
 8105c72:	bf00      	nop
 8105c74:	58024400 	.word	0x58024400
 8105c78:	03d09000 	.word	0x03d09000
 8105c7c:	46000000 	.word	0x46000000
 8105c80:	4c742400 	.word	0x4c742400
 8105c84:	4a742400 	.word	0x4a742400
 8105c88:	4af42400 	.word	0x4af42400

08105c8c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8105c8c:	b480      	push	{r7}
 8105c8e:	b089      	sub	sp, #36	; 0x24
 8105c90:	af00      	add	r7, sp, #0
 8105c92:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105c94:	4ba0      	ldr	r3, [pc, #640]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105c98:	f003 0303 	and.w	r3, r3, #3
 8105c9c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8105c9e:	4b9e      	ldr	r3, [pc, #632]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105ca2:	091b      	lsrs	r3, r3, #4
 8105ca4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8105ca8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8105caa:	4b9b      	ldr	r3, [pc, #620]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105cae:	f003 0301 	and.w	r3, r3, #1
 8105cb2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8105cb4:	4b98      	ldr	r3, [pc, #608]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8105cb8:	08db      	lsrs	r3, r3, #3
 8105cba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8105cbe:	693a      	ldr	r2, [r7, #16]
 8105cc0:	fb02 f303 	mul.w	r3, r2, r3
 8105cc4:	ee07 3a90 	vmov	s15, r3
 8105cc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105ccc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8105cd0:	697b      	ldr	r3, [r7, #20]
 8105cd2:	2b00      	cmp	r3, #0
 8105cd4:	f000 8111 	beq.w	8105efa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8105cd8:	69bb      	ldr	r3, [r7, #24]
 8105cda:	2b02      	cmp	r3, #2
 8105cdc:	f000 8083 	beq.w	8105de6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8105ce0:	69bb      	ldr	r3, [r7, #24]
 8105ce2:	2b02      	cmp	r3, #2
 8105ce4:	f200 80a1 	bhi.w	8105e2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8105ce8:	69bb      	ldr	r3, [r7, #24]
 8105cea:	2b00      	cmp	r3, #0
 8105cec:	d003      	beq.n	8105cf6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8105cee:	69bb      	ldr	r3, [r7, #24]
 8105cf0:	2b01      	cmp	r3, #1
 8105cf2:	d056      	beq.n	8105da2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8105cf4:	e099      	b.n	8105e2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105cf6:	4b88      	ldr	r3, [pc, #544]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105cf8:	681b      	ldr	r3, [r3, #0]
 8105cfa:	f003 0320 	and.w	r3, r3, #32
 8105cfe:	2b00      	cmp	r3, #0
 8105d00:	d02d      	beq.n	8105d5e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8105d02:	4b85      	ldr	r3, [pc, #532]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105d04:	681b      	ldr	r3, [r3, #0]
 8105d06:	08db      	lsrs	r3, r3, #3
 8105d08:	f003 0303 	and.w	r3, r3, #3
 8105d0c:	4a83      	ldr	r2, [pc, #524]	; (8105f1c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8105d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8105d12:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105d14:	68bb      	ldr	r3, [r7, #8]
 8105d16:	ee07 3a90 	vmov	s15, r3
 8105d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d1e:	697b      	ldr	r3, [r7, #20]
 8105d20:	ee07 3a90 	vmov	s15, r3
 8105d24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d2c:	4b7a      	ldr	r3, [pc, #488]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105d30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d34:	ee07 3a90 	vmov	s15, r3
 8105d38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d40:	eddf 5a77 	vldr	s11, [pc, #476]	; 8105f20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105d44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d4c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105d50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105d58:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8105d5c:	e087      	b.n	8105e6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105d5e:	697b      	ldr	r3, [r7, #20]
 8105d60:	ee07 3a90 	vmov	s15, r3
 8105d64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105d68:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8105f24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105d6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105d70:	4b69      	ldr	r3, [pc, #420]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105d74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105d78:	ee07 3a90 	vmov	s15, r3
 8105d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105d80:	ed97 6a03 	vldr	s12, [r7, #12]
 8105d84:	eddf 5a66 	vldr	s11, [pc, #408]	; 8105f20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105d88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105d8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105d90:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105d94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105d9c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105da0:	e065      	b.n	8105e6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105da2:	697b      	ldr	r3, [r7, #20]
 8105da4:	ee07 3a90 	vmov	s15, r3
 8105da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105dac:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8105f28 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8105db0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105db4:	4b58      	ldr	r3, [pc, #352]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105dbc:	ee07 3a90 	vmov	s15, r3
 8105dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105dc4:	ed97 6a03 	vldr	s12, [r7, #12]
 8105dc8:	eddf 5a55 	vldr	s11, [pc, #340]	; 8105f20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105dcc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105dd0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105dd4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105dd8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105ddc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105de0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105de4:	e043      	b.n	8105e6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105de6:	697b      	ldr	r3, [r7, #20]
 8105de8:	ee07 3a90 	vmov	s15, r3
 8105dec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105df0:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8105f2c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8105df4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105df8:	4b47      	ldr	r3, [pc, #284]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e00:	ee07 3a90 	vmov	s15, r3
 8105e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e08:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e0c:	eddf 5a44 	vldr	s11, [pc, #272]	; 8105f20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105e10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e18:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e24:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105e28:	e021      	b.n	8105e6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8105e2a:	697b      	ldr	r3, [r7, #20]
 8105e2c:	ee07 3a90 	vmov	s15, r3
 8105e30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e34:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8105f24 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8105e38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105e3c:	4b36      	ldr	r3, [pc, #216]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105e44:	ee07 3a90 	vmov	s15, r3
 8105e48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105e4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8105e50:	eddf 5a33 	vldr	s11, [pc, #204]	; 8105f20 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8105e54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105e58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105e5c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8105e60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105e68:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8105e6c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8105e6e:	4b2a      	ldr	r3, [pc, #168]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105e72:	0a5b      	lsrs	r3, r3, #9
 8105e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105e78:	ee07 3a90 	vmov	s15, r3
 8105e7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105e80:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105e84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105e88:	edd7 6a07 	vldr	s13, [r7, #28]
 8105e8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105e94:	ee17 2a90 	vmov	r2, s15
 8105e98:	687b      	ldr	r3, [r7, #4]
 8105e9a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8105e9c:	4b1e      	ldr	r3, [pc, #120]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105ea0:	0c1b      	lsrs	r3, r3, #16
 8105ea2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105ea6:	ee07 3a90 	vmov	s15, r3
 8105eaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105eae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105eb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105eb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8105eba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105ec2:	ee17 2a90 	vmov	r2, s15
 8105ec6:	687b      	ldr	r3, [r7, #4]
 8105ec8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8105eca:	4b13      	ldr	r3, [pc, #76]	; (8105f18 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8105ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8105ece:	0e1b      	lsrs	r3, r3, #24
 8105ed0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8105ed4:	ee07 3a90 	vmov	s15, r3
 8105ed8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105edc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8105ee0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8105ee4:	edd7 6a07 	vldr	s13, [r7, #28]
 8105ee8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105ef0:	ee17 2a90 	vmov	r2, s15
 8105ef4:	687b      	ldr	r3, [r7, #4]
 8105ef6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8105ef8:	e008      	b.n	8105f0c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8105efa:	687b      	ldr	r3, [r7, #4]
 8105efc:	2200      	movs	r2, #0
 8105efe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8105f00:	687b      	ldr	r3, [r7, #4]
 8105f02:	2200      	movs	r2, #0
 8105f04:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8105f06:	687b      	ldr	r3, [r7, #4]
 8105f08:	2200      	movs	r2, #0
 8105f0a:	609a      	str	r2, [r3, #8]
}
 8105f0c:	bf00      	nop
 8105f0e:	3724      	adds	r7, #36	; 0x24
 8105f10:	46bd      	mov	sp, r7
 8105f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105f16:	4770      	bx	lr
 8105f18:	58024400 	.word	0x58024400
 8105f1c:	03d09000 	.word	0x03d09000
 8105f20:	46000000 	.word	0x46000000
 8105f24:	4c742400 	.word	0x4c742400
 8105f28:	4a742400 	.word	0x4a742400
 8105f2c:	4af42400 	.word	0x4af42400

08105f30 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8105f30:	b580      	push	{r7, lr}
 8105f32:	b084      	sub	sp, #16
 8105f34:	af00      	add	r7, sp, #0
 8105f36:	6078      	str	r0, [r7, #4]
 8105f38:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8105f3a:	2300      	movs	r3, #0
 8105f3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8105f3e:	4b54      	ldr	r3, [pc, #336]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105f42:	f003 0303 	and.w	r3, r3, #3
 8105f46:	2b03      	cmp	r3, #3
 8105f48:	d101      	bne.n	8105f4e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8105f4a:	2301      	movs	r3, #1
 8105f4c:	e09b      	b.n	8106086 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8105f4e:	4b50      	ldr	r3, [pc, #320]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f50:	681b      	ldr	r3, [r3, #0]
 8105f52:	4a4f      	ldr	r2, [pc, #316]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f54:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8105f58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8105f5a:	f7fb ff15 	bl	8101d88 <HAL_GetTick>
 8105f5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105f60:	e008      	b.n	8105f74 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8105f62:	f7fb ff11 	bl	8101d88 <HAL_GetTick>
 8105f66:	4602      	mov	r2, r0
 8105f68:	68bb      	ldr	r3, [r7, #8]
 8105f6a:	1ad3      	subs	r3, r2, r3
 8105f6c:	2b02      	cmp	r3, #2
 8105f6e:	d901      	bls.n	8105f74 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8105f70:	2303      	movs	r3, #3
 8105f72:	e088      	b.n	8106086 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8105f74:	4b46      	ldr	r3, [pc, #280]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f76:	681b      	ldr	r3, [r3, #0]
 8105f78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105f7c:	2b00      	cmp	r3, #0
 8105f7e:	d1f0      	bne.n	8105f62 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8105f80:	4b43      	ldr	r3, [pc, #268]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105f84:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8105f88:	687b      	ldr	r3, [r7, #4]
 8105f8a:	681b      	ldr	r3, [r3, #0]
 8105f8c:	031b      	lsls	r3, r3, #12
 8105f8e:	4940      	ldr	r1, [pc, #256]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105f90:	4313      	orrs	r3, r2
 8105f92:	628b      	str	r3, [r1, #40]	; 0x28
 8105f94:	687b      	ldr	r3, [r7, #4]
 8105f96:	685b      	ldr	r3, [r3, #4]
 8105f98:	3b01      	subs	r3, #1
 8105f9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8105f9e:	687b      	ldr	r3, [r7, #4]
 8105fa0:	689b      	ldr	r3, [r3, #8]
 8105fa2:	3b01      	subs	r3, #1
 8105fa4:	025b      	lsls	r3, r3, #9
 8105fa6:	b29b      	uxth	r3, r3
 8105fa8:	431a      	orrs	r2, r3
 8105faa:	687b      	ldr	r3, [r7, #4]
 8105fac:	68db      	ldr	r3, [r3, #12]
 8105fae:	3b01      	subs	r3, #1
 8105fb0:	041b      	lsls	r3, r3, #16
 8105fb2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8105fb6:	431a      	orrs	r2, r3
 8105fb8:	687b      	ldr	r3, [r7, #4]
 8105fba:	691b      	ldr	r3, [r3, #16]
 8105fbc:	3b01      	subs	r3, #1
 8105fbe:	061b      	lsls	r3, r3, #24
 8105fc0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8105fc4:	4932      	ldr	r1, [pc, #200]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105fc6:	4313      	orrs	r3, r2
 8105fc8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8105fca:	4b31      	ldr	r3, [pc, #196]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105fce:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8105fd2:	687b      	ldr	r3, [r7, #4]
 8105fd4:	695b      	ldr	r3, [r3, #20]
 8105fd6:	492e      	ldr	r1, [pc, #184]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105fd8:	4313      	orrs	r3, r2
 8105fda:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8105fdc:	4b2c      	ldr	r3, [pc, #176]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105fe0:	f023 0220 	bic.w	r2, r3, #32
 8105fe4:	687b      	ldr	r3, [r7, #4]
 8105fe6:	699b      	ldr	r3, [r3, #24]
 8105fe8:	4929      	ldr	r1, [pc, #164]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105fea:	4313      	orrs	r3, r2
 8105fec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8105fee:	4b28      	ldr	r3, [pc, #160]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105ff2:	4a27      	ldr	r2, [pc, #156]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105ff4:	f023 0310 	bic.w	r3, r3, #16
 8105ff8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8105ffa:	4b25      	ldr	r3, [pc, #148]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8105ffc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8105ffe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106002:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8106006:	687a      	ldr	r2, [r7, #4]
 8106008:	69d2      	ldr	r2, [r2, #28]
 810600a:	00d2      	lsls	r2, r2, #3
 810600c:	4920      	ldr	r1, [pc, #128]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810600e:	4313      	orrs	r3, r2
 8106010:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8106012:	4b1f      	ldr	r3, [pc, #124]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106016:	4a1e      	ldr	r2, [pc, #120]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106018:	f043 0310 	orr.w	r3, r3, #16
 810601c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810601e:	683b      	ldr	r3, [r7, #0]
 8106020:	2b00      	cmp	r3, #0
 8106022:	d106      	bne.n	8106032 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8106024:	4b1a      	ldr	r3, [pc, #104]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106026:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106028:	4a19      	ldr	r2, [pc, #100]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810602a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810602e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106030:	e00f      	b.n	8106052 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106032:	683b      	ldr	r3, [r7, #0]
 8106034:	2b01      	cmp	r3, #1
 8106036:	d106      	bne.n	8106046 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8106038:	4b15      	ldr	r3, [pc, #84]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810603a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810603c:	4a14      	ldr	r2, [pc, #80]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810603e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8106042:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106044:	e005      	b.n	8106052 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8106046:	4b12      	ldr	r3, [pc, #72]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810604a:	4a11      	ldr	r2, [pc, #68]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810604c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8106050:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8106052:	4b0f      	ldr	r3, [pc, #60]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106054:	681b      	ldr	r3, [r3, #0]
 8106056:	4a0e      	ldr	r2, [pc, #56]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 8106058:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810605c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810605e:	f7fb fe93 	bl	8101d88 <HAL_GetTick>
 8106062:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106064:	e008      	b.n	8106078 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8106066:	f7fb fe8f 	bl	8101d88 <HAL_GetTick>
 810606a:	4602      	mov	r2, r0
 810606c:	68bb      	ldr	r3, [r7, #8]
 810606e:	1ad3      	subs	r3, r2, r3
 8106070:	2b02      	cmp	r3, #2
 8106072:	d901      	bls.n	8106078 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8106074:	2303      	movs	r3, #3
 8106076:	e006      	b.n	8106086 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8106078:	4b05      	ldr	r3, [pc, #20]	; (8106090 <RCCEx_PLL2_Config+0x160>)
 810607a:	681b      	ldr	r3, [r3, #0]
 810607c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106080:	2b00      	cmp	r3, #0
 8106082:	d0f0      	beq.n	8106066 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8106084:	7bfb      	ldrb	r3, [r7, #15]
}
 8106086:	4618      	mov	r0, r3
 8106088:	3710      	adds	r7, #16
 810608a:	46bd      	mov	sp, r7
 810608c:	bd80      	pop	{r7, pc}
 810608e:	bf00      	nop
 8106090:	58024400 	.word	0x58024400

08106094 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8106094:	b580      	push	{r7, lr}
 8106096:	b084      	sub	sp, #16
 8106098:	af00      	add	r7, sp, #0
 810609a:	6078      	str	r0, [r7, #4]
 810609c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810609e:	2300      	movs	r3, #0
 81060a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81060a2:	4b54      	ldr	r3, [pc, #336]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060a6:	f003 0303 	and.w	r3, r3, #3
 81060aa:	2b03      	cmp	r3, #3
 81060ac:	d101      	bne.n	81060b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81060ae:	2301      	movs	r3, #1
 81060b0:	e09b      	b.n	81061ea <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81060b2:	4b50      	ldr	r3, [pc, #320]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060b4:	681b      	ldr	r3, [r3, #0]
 81060b6:	4a4f      	ldr	r2, [pc, #316]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81060bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81060be:	f7fb fe63 	bl	8101d88 <HAL_GetTick>
 81060c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81060c4:	e008      	b.n	81060d8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81060c6:	f7fb fe5f 	bl	8101d88 <HAL_GetTick>
 81060ca:	4602      	mov	r2, r0
 81060cc:	68bb      	ldr	r3, [r7, #8]
 81060ce:	1ad3      	subs	r3, r2, r3
 81060d0:	2b02      	cmp	r3, #2
 81060d2:	d901      	bls.n	81060d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81060d4:	2303      	movs	r3, #3
 81060d6:	e088      	b.n	81061ea <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81060d8:	4b46      	ldr	r3, [pc, #280]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060da:	681b      	ldr	r3, [r3, #0]
 81060dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81060e0:	2b00      	cmp	r3, #0
 81060e2:	d1f0      	bne.n	81060c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81060e4:	4b43      	ldr	r3, [pc, #268]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81060e8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81060ec:	687b      	ldr	r3, [r7, #4]
 81060ee:	681b      	ldr	r3, [r3, #0]
 81060f0:	051b      	lsls	r3, r3, #20
 81060f2:	4940      	ldr	r1, [pc, #256]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81060f4:	4313      	orrs	r3, r2
 81060f6:	628b      	str	r3, [r1, #40]	; 0x28
 81060f8:	687b      	ldr	r3, [r7, #4]
 81060fa:	685b      	ldr	r3, [r3, #4]
 81060fc:	3b01      	subs	r3, #1
 81060fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8106102:	687b      	ldr	r3, [r7, #4]
 8106104:	689b      	ldr	r3, [r3, #8]
 8106106:	3b01      	subs	r3, #1
 8106108:	025b      	lsls	r3, r3, #9
 810610a:	b29b      	uxth	r3, r3
 810610c:	431a      	orrs	r2, r3
 810610e:	687b      	ldr	r3, [r7, #4]
 8106110:	68db      	ldr	r3, [r3, #12]
 8106112:	3b01      	subs	r3, #1
 8106114:	041b      	lsls	r3, r3, #16
 8106116:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810611a:	431a      	orrs	r2, r3
 810611c:	687b      	ldr	r3, [r7, #4]
 810611e:	691b      	ldr	r3, [r3, #16]
 8106120:	3b01      	subs	r3, #1
 8106122:	061b      	lsls	r3, r3, #24
 8106124:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8106128:	4932      	ldr	r1, [pc, #200]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810612a:	4313      	orrs	r3, r2
 810612c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810612e:	4b31      	ldr	r3, [pc, #196]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106132:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8106136:	687b      	ldr	r3, [r7, #4]
 8106138:	695b      	ldr	r3, [r3, #20]
 810613a:	492e      	ldr	r1, [pc, #184]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810613c:	4313      	orrs	r3, r2
 810613e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8106140:	4b2c      	ldr	r3, [pc, #176]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106144:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8106148:	687b      	ldr	r3, [r7, #4]
 810614a:	699b      	ldr	r3, [r3, #24]
 810614c:	4929      	ldr	r1, [pc, #164]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810614e:	4313      	orrs	r3, r2
 8106150:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8106152:	4b28      	ldr	r3, [pc, #160]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106156:	4a27      	ldr	r2, [pc, #156]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810615c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810615e:	4b25      	ldr	r3, [pc, #148]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106162:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8106166:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810616a:	687a      	ldr	r2, [r7, #4]
 810616c:	69d2      	ldr	r2, [r2, #28]
 810616e:	00d2      	lsls	r2, r2, #3
 8106170:	4920      	ldr	r1, [pc, #128]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106172:	4313      	orrs	r3, r2
 8106174:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8106176:	4b1f      	ldr	r3, [pc, #124]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 8106178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810617a:	4a1e      	ldr	r2, [pc, #120]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810617c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8106180:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8106182:	683b      	ldr	r3, [r7, #0]
 8106184:	2b00      	cmp	r3, #0
 8106186:	d106      	bne.n	8106196 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8106188:	4b1a      	ldr	r3, [pc, #104]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810618a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810618c:	4a19      	ldr	r2, [pc, #100]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810618e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8106192:	62d3      	str	r3, [r2, #44]	; 0x2c
 8106194:	e00f      	b.n	81061b6 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8106196:	683b      	ldr	r3, [r7, #0]
 8106198:	2b01      	cmp	r3, #1
 810619a:	d106      	bne.n	81061aa <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810619c:	4b15      	ldr	r3, [pc, #84]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 810619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81061a0:	4a14      	ldr	r2, [pc, #80]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81061a6:	62d3      	str	r3, [r2, #44]	; 0x2c
 81061a8:	e005      	b.n	81061b6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81061aa:	4b12      	ldr	r3, [pc, #72]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81061ae:	4a11      	ldr	r2, [pc, #68]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81061b4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81061b6:	4b0f      	ldr	r3, [pc, #60]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061b8:	681b      	ldr	r3, [r3, #0]
 81061ba:	4a0e      	ldr	r2, [pc, #56]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81061c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81061c2:	f7fb fde1 	bl	8101d88 <HAL_GetTick>
 81061c6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81061c8:	e008      	b.n	81061dc <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81061ca:	f7fb fddd 	bl	8101d88 <HAL_GetTick>
 81061ce:	4602      	mov	r2, r0
 81061d0:	68bb      	ldr	r3, [r7, #8]
 81061d2:	1ad3      	subs	r3, r2, r3
 81061d4:	2b02      	cmp	r3, #2
 81061d6:	d901      	bls.n	81061dc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81061d8:	2303      	movs	r3, #3
 81061da:	e006      	b.n	81061ea <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81061dc:	4b05      	ldr	r3, [pc, #20]	; (81061f4 <RCCEx_PLL3_Config+0x160>)
 81061de:	681b      	ldr	r3, [r3, #0]
 81061e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81061e4:	2b00      	cmp	r3, #0
 81061e6:	d0f0      	beq.n	81061ca <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81061e8:	7bfb      	ldrb	r3, [r7, #15]
}
 81061ea:	4618      	mov	r0, r3
 81061ec:	3710      	adds	r7, #16
 81061ee:	46bd      	mov	sp, r7
 81061f0:	bd80      	pop	{r7, pc}
 81061f2:	bf00      	nop
 81061f4:	58024400 	.word	0x58024400

081061f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 81061f8:	b580      	push	{r7, lr}
 81061fa:	b082      	sub	sp, #8
 81061fc:	af00      	add	r7, sp, #0
 81061fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8106200:	687b      	ldr	r3, [r7, #4]
 8106202:	2b00      	cmp	r3, #0
 8106204:	d101      	bne.n	810620a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8106206:	2301      	movs	r3, #1
 8106208:	e049      	b.n	810629e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810620a:	687b      	ldr	r3, [r7, #4]
 810620c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8106210:	b2db      	uxtb	r3, r3
 8106212:	2b00      	cmp	r3, #0
 8106214:	d106      	bne.n	8106224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8106216:	687b      	ldr	r3, [r7, #4]
 8106218:	2200      	movs	r2, #0
 810621a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 810621e:	6878      	ldr	r0, [r7, #4]
 8106220:	f7fb fb2c 	bl	810187c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8106224:	687b      	ldr	r3, [r7, #4]
 8106226:	2202      	movs	r2, #2
 8106228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810622c:	687b      	ldr	r3, [r7, #4]
 810622e:	681a      	ldr	r2, [r3, #0]
 8106230:	687b      	ldr	r3, [r7, #4]
 8106232:	3304      	adds	r3, #4
 8106234:	4619      	mov	r1, r3
 8106236:	4610      	mov	r0, r2
 8106238:	f000 fbb0 	bl	810699c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 810623c:	687b      	ldr	r3, [r7, #4]
 810623e:	2201      	movs	r2, #1
 8106240:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106244:	687b      	ldr	r3, [r7, #4]
 8106246:	2201      	movs	r2, #1
 8106248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810624c:	687b      	ldr	r3, [r7, #4]
 810624e:	2201      	movs	r2, #1
 8106250:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106254:	687b      	ldr	r3, [r7, #4]
 8106256:	2201      	movs	r2, #1
 8106258:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810625c:	687b      	ldr	r3, [r7, #4]
 810625e:	2201      	movs	r2, #1
 8106260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106264:	687b      	ldr	r3, [r7, #4]
 8106266:	2201      	movs	r2, #1
 8106268:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810626c:	687b      	ldr	r3, [r7, #4]
 810626e:	2201      	movs	r2, #1
 8106270:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106274:	687b      	ldr	r3, [r7, #4]
 8106276:	2201      	movs	r2, #1
 8106278:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810627c:	687b      	ldr	r3, [r7, #4]
 810627e:	2201      	movs	r2, #1
 8106280:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106284:	687b      	ldr	r3, [r7, #4]
 8106286:	2201      	movs	r2, #1
 8106288:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810628c:	687b      	ldr	r3, [r7, #4]
 810628e:	2201      	movs	r2, #1
 8106290:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106294:	687b      	ldr	r3, [r7, #4]
 8106296:	2201      	movs	r2, #1
 8106298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810629c:	2300      	movs	r3, #0
}
 810629e:	4618      	mov	r0, r3
 81062a0:	3708      	adds	r7, #8
 81062a2:	46bd      	mov	sp, r7
 81062a4:	bd80      	pop	{r7, pc}

081062a6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 81062a6:	b580      	push	{r7, lr}
 81062a8:	b082      	sub	sp, #8
 81062aa:	af00      	add	r7, sp, #0
 81062ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81062ae:	687b      	ldr	r3, [r7, #4]
 81062b0:	2b00      	cmp	r3, #0
 81062b2:	d101      	bne.n	81062b8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 81062b4:	2301      	movs	r3, #1
 81062b6:	e049      	b.n	810634c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81062b8:	687b      	ldr	r3, [r7, #4]
 81062ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 81062be:	b2db      	uxtb	r3, r3
 81062c0:	2b00      	cmp	r3, #0
 81062c2:	d106      	bne.n	81062d2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81062c4:	687b      	ldr	r3, [r7, #4]
 81062c6:	2200      	movs	r2, #0
 81062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 81062cc:	6878      	ldr	r0, [r7, #4]
 81062ce:	f000 f841 	bl	8106354 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81062d2:	687b      	ldr	r3, [r7, #4]
 81062d4:	2202      	movs	r2, #2
 81062d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81062da:	687b      	ldr	r3, [r7, #4]
 81062dc:	681a      	ldr	r2, [r3, #0]
 81062de:	687b      	ldr	r3, [r7, #4]
 81062e0:	3304      	adds	r3, #4
 81062e2:	4619      	mov	r1, r3
 81062e4:	4610      	mov	r0, r2
 81062e6:	f000 fb59 	bl	810699c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81062ea:	687b      	ldr	r3, [r7, #4]
 81062ec:	2201      	movs	r2, #1
 81062ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81062f2:	687b      	ldr	r3, [r7, #4]
 81062f4:	2201      	movs	r2, #1
 81062f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81062fa:	687b      	ldr	r3, [r7, #4]
 81062fc:	2201      	movs	r2, #1
 81062fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8106302:	687b      	ldr	r3, [r7, #4]
 8106304:	2201      	movs	r2, #1
 8106306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810630a:	687b      	ldr	r3, [r7, #4]
 810630c:	2201      	movs	r2, #1
 810630e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8106312:	687b      	ldr	r3, [r7, #4]
 8106314:	2201      	movs	r2, #1
 8106316:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810631a:	687b      	ldr	r3, [r7, #4]
 810631c:	2201      	movs	r2, #1
 810631e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8106322:	687b      	ldr	r3, [r7, #4]
 8106324:	2201      	movs	r2, #1
 8106326:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810632a:	687b      	ldr	r3, [r7, #4]
 810632c:	2201      	movs	r2, #1
 810632e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8106332:	687b      	ldr	r3, [r7, #4]
 8106334:	2201      	movs	r2, #1
 8106336:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 810633a:	687b      	ldr	r3, [r7, #4]
 810633c:	2201      	movs	r2, #1
 810633e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8106342:	687b      	ldr	r3, [r7, #4]
 8106344:	2201      	movs	r2, #1
 8106346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 810634a:	2300      	movs	r3, #0
}
 810634c:	4618      	mov	r0, r3
 810634e:	3708      	adds	r7, #8
 8106350:	46bd      	mov	sp, r7
 8106352:	bd80      	pop	{r7, pc}

08106354 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8106354:	b480      	push	{r7}
 8106356:	b083      	sub	sp, #12
 8106358:	af00      	add	r7, sp, #0
 810635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 810635c:	bf00      	nop
 810635e:	370c      	adds	r7, #12
 8106360:	46bd      	mov	sp, r7
 8106362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106366:	4770      	bx	lr

08106368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8106368:	b580      	push	{r7, lr}
 810636a:	b084      	sub	sp, #16
 810636c:	af00      	add	r7, sp, #0
 810636e:	6078      	str	r0, [r7, #4]
 8106370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8106372:	683b      	ldr	r3, [r7, #0]
 8106374:	2b00      	cmp	r3, #0
 8106376:	d109      	bne.n	810638c <HAL_TIM_PWM_Start+0x24>
 8106378:	687b      	ldr	r3, [r7, #4]
 810637a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 810637e:	b2db      	uxtb	r3, r3
 8106380:	2b01      	cmp	r3, #1
 8106382:	bf14      	ite	ne
 8106384:	2301      	movne	r3, #1
 8106386:	2300      	moveq	r3, #0
 8106388:	b2db      	uxtb	r3, r3
 810638a:	e03c      	b.n	8106406 <HAL_TIM_PWM_Start+0x9e>
 810638c:	683b      	ldr	r3, [r7, #0]
 810638e:	2b04      	cmp	r3, #4
 8106390:	d109      	bne.n	81063a6 <HAL_TIM_PWM_Start+0x3e>
 8106392:	687b      	ldr	r3, [r7, #4]
 8106394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8106398:	b2db      	uxtb	r3, r3
 810639a:	2b01      	cmp	r3, #1
 810639c:	bf14      	ite	ne
 810639e:	2301      	movne	r3, #1
 81063a0:	2300      	moveq	r3, #0
 81063a2:	b2db      	uxtb	r3, r3
 81063a4:	e02f      	b.n	8106406 <HAL_TIM_PWM_Start+0x9e>
 81063a6:	683b      	ldr	r3, [r7, #0]
 81063a8:	2b08      	cmp	r3, #8
 81063aa:	d109      	bne.n	81063c0 <HAL_TIM_PWM_Start+0x58>
 81063ac:	687b      	ldr	r3, [r7, #4]
 81063ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 81063b2:	b2db      	uxtb	r3, r3
 81063b4:	2b01      	cmp	r3, #1
 81063b6:	bf14      	ite	ne
 81063b8:	2301      	movne	r3, #1
 81063ba:	2300      	moveq	r3, #0
 81063bc:	b2db      	uxtb	r3, r3
 81063be:	e022      	b.n	8106406 <HAL_TIM_PWM_Start+0x9e>
 81063c0:	683b      	ldr	r3, [r7, #0]
 81063c2:	2b0c      	cmp	r3, #12
 81063c4:	d109      	bne.n	81063da <HAL_TIM_PWM_Start+0x72>
 81063c6:	687b      	ldr	r3, [r7, #4]
 81063c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81063cc:	b2db      	uxtb	r3, r3
 81063ce:	2b01      	cmp	r3, #1
 81063d0:	bf14      	ite	ne
 81063d2:	2301      	movne	r3, #1
 81063d4:	2300      	moveq	r3, #0
 81063d6:	b2db      	uxtb	r3, r3
 81063d8:	e015      	b.n	8106406 <HAL_TIM_PWM_Start+0x9e>
 81063da:	683b      	ldr	r3, [r7, #0]
 81063dc:	2b10      	cmp	r3, #16
 81063de:	d109      	bne.n	81063f4 <HAL_TIM_PWM_Start+0x8c>
 81063e0:	687b      	ldr	r3, [r7, #4]
 81063e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 81063e6:	b2db      	uxtb	r3, r3
 81063e8:	2b01      	cmp	r3, #1
 81063ea:	bf14      	ite	ne
 81063ec:	2301      	movne	r3, #1
 81063ee:	2300      	moveq	r3, #0
 81063f0:	b2db      	uxtb	r3, r3
 81063f2:	e008      	b.n	8106406 <HAL_TIM_PWM_Start+0x9e>
 81063f4:	687b      	ldr	r3, [r7, #4]
 81063f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 81063fa:	b2db      	uxtb	r3, r3
 81063fc:	2b01      	cmp	r3, #1
 81063fe:	bf14      	ite	ne
 8106400:	2301      	movne	r3, #1
 8106402:	2300      	moveq	r3, #0
 8106404:	b2db      	uxtb	r3, r3
 8106406:	2b00      	cmp	r3, #0
 8106408:	d001      	beq.n	810640e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 810640a:	2301      	movs	r3, #1
 810640c:	e0a1      	b.n	8106552 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 810640e:	683b      	ldr	r3, [r7, #0]
 8106410:	2b00      	cmp	r3, #0
 8106412:	d104      	bne.n	810641e <HAL_TIM_PWM_Start+0xb6>
 8106414:	687b      	ldr	r3, [r7, #4]
 8106416:	2202      	movs	r2, #2
 8106418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 810641c:	e023      	b.n	8106466 <HAL_TIM_PWM_Start+0xfe>
 810641e:	683b      	ldr	r3, [r7, #0]
 8106420:	2b04      	cmp	r3, #4
 8106422:	d104      	bne.n	810642e <HAL_TIM_PWM_Start+0xc6>
 8106424:	687b      	ldr	r3, [r7, #4]
 8106426:	2202      	movs	r2, #2
 8106428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 810642c:	e01b      	b.n	8106466 <HAL_TIM_PWM_Start+0xfe>
 810642e:	683b      	ldr	r3, [r7, #0]
 8106430:	2b08      	cmp	r3, #8
 8106432:	d104      	bne.n	810643e <HAL_TIM_PWM_Start+0xd6>
 8106434:	687b      	ldr	r3, [r7, #4]
 8106436:	2202      	movs	r2, #2
 8106438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 810643c:	e013      	b.n	8106466 <HAL_TIM_PWM_Start+0xfe>
 810643e:	683b      	ldr	r3, [r7, #0]
 8106440:	2b0c      	cmp	r3, #12
 8106442:	d104      	bne.n	810644e <HAL_TIM_PWM_Start+0xe6>
 8106444:	687b      	ldr	r3, [r7, #4]
 8106446:	2202      	movs	r2, #2
 8106448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 810644c:	e00b      	b.n	8106466 <HAL_TIM_PWM_Start+0xfe>
 810644e:	683b      	ldr	r3, [r7, #0]
 8106450:	2b10      	cmp	r3, #16
 8106452:	d104      	bne.n	810645e <HAL_TIM_PWM_Start+0xf6>
 8106454:	687b      	ldr	r3, [r7, #4]
 8106456:	2202      	movs	r2, #2
 8106458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 810645c:	e003      	b.n	8106466 <HAL_TIM_PWM_Start+0xfe>
 810645e:	687b      	ldr	r3, [r7, #4]
 8106460:	2202      	movs	r2, #2
 8106462:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8106466:	687b      	ldr	r3, [r7, #4]
 8106468:	681b      	ldr	r3, [r3, #0]
 810646a:	2201      	movs	r2, #1
 810646c:	6839      	ldr	r1, [r7, #0]
 810646e:	4618      	mov	r0, r3
 8106470:	f000 fea0 	bl	81071b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8106474:	687b      	ldr	r3, [r7, #4]
 8106476:	681b      	ldr	r3, [r3, #0]
 8106478:	4a38      	ldr	r2, [pc, #224]	; (810655c <HAL_TIM_PWM_Start+0x1f4>)
 810647a:	4293      	cmp	r3, r2
 810647c:	d013      	beq.n	81064a6 <HAL_TIM_PWM_Start+0x13e>
 810647e:	687b      	ldr	r3, [r7, #4]
 8106480:	681b      	ldr	r3, [r3, #0]
 8106482:	4a37      	ldr	r2, [pc, #220]	; (8106560 <HAL_TIM_PWM_Start+0x1f8>)
 8106484:	4293      	cmp	r3, r2
 8106486:	d00e      	beq.n	81064a6 <HAL_TIM_PWM_Start+0x13e>
 8106488:	687b      	ldr	r3, [r7, #4]
 810648a:	681b      	ldr	r3, [r3, #0]
 810648c:	4a35      	ldr	r2, [pc, #212]	; (8106564 <HAL_TIM_PWM_Start+0x1fc>)
 810648e:	4293      	cmp	r3, r2
 8106490:	d009      	beq.n	81064a6 <HAL_TIM_PWM_Start+0x13e>
 8106492:	687b      	ldr	r3, [r7, #4]
 8106494:	681b      	ldr	r3, [r3, #0]
 8106496:	4a34      	ldr	r2, [pc, #208]	; (8106568 <HAL_TIM_PWM_Start+0x200>)
 8106498:	4293      	cmp	r3, r2
 810649a:	d004      	beq.n	81064a6 <HAL_TIM_PWM_Start+0x13e>
 810649c:	687b      	ldr	r3, [r7, #4]
 810649e:	681b      	ldr	r3, [r3, #0]
 81064a0:	4a32      	ldr	r2, [pc, #200]	; (810656c <HAL_TIM_PWM_Start+0x204>)
 81064a2:	4293      	cmp	r3, r2
 81064a4:	d101      	bne.n	81064aa <HAL_TIM_PWM_Start+0x142>
 81064a6:	2301      	movs	r3, #1
 81064a8:	e000      	b.n	81064ac <HAL_TIM_PWM_Start+0x144>
 81064aa:	2300      	movs	r3, #0
 81064ac:	2b00      	cmp	r3, #0
 81064ae:	d007      	beq.n	81064c0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 81064b0:	687b      	ldr	r3, [r7, #4]
 81064b2:	681b      	ldr	r3, [r3, #0]
 81064b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81064b6:	687b      	ldr	r3, [r7, #4]
 81064b8:	681b      	ldr	r3, [r3, #0]
 81064ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 81064be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 81064c0:	687b      	ldr	r3, [r7, #4]
 81064c2:	681b      	ldr	r3, [r3, #0]
 81064c4:	4a25      	ldr	r2, [pc, #148]	; (810655c <HAL_TIM_PWM_Start+0x1f4>)
 81064c6:	4293      	cmp	r3, r2
 81064c8:	d022      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064ca:	687b      	ldr	r3, [r7, #4]
 81064cc:	681b      	ldr	r3, [r3, #0]
 81064ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81064d2:	d01d      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064d4:	687b      	ldr	r3, [r7, #4]
 81064d6:	681b      	ldr	r3, [r3, #0]
 81064d8:	4a25      	ldr	r2, [pc, #148]	; (8106570 <HAL_TIM_PWM_Start+0x208>)
 81064da:	4293      	cmp	r3, r2
 81064dc:	d018      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064de:	687b      	ldr	r3, [r7, #4]
 81064e0:	681b      	ldr	r3, [r3, #0]
 81064e2:	4a24      	ldr	r2, [pc, #144]	; (8106574 <HAL_TIM_PWM_Start+0x20c>)
 81064e4:	4293      	cmp	r3, r2
 81064e6:	d013      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064e8:	687b      	ldr	r3, [r7, #4]
 81064ea:	681b      	ldr	r3, [r3, #0]
 81064ec:	4a22      	ldr	r2, [pc, #136]	; (8106578 <HAL_TIM_PWM_Start+0x210>)
 81064ee:	4293      	cmp	r3, r2
 81064f0:	d00e      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064f2:	687b      	ldr	r3, [r7, #4]
 81064f4:	681b      	ldr	r3, [r3, #0]
 81064f6:	4a1a      	ldr	r2, [pc, #104]	; (8106560 <HAL_TIM_PWM_Start+0x1f8>)
 81064f8:	4293      	cmp	r3, r2
 81064fa:	d009      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 81064fc:	687b      	ldr	r3, [r7, #4]
 81064fe:	681b      	ldr	r3, [r3, #0]
 8106500:	4a1e      	ldr	r2, [pc, #120]	; (810657c <HAL_TIM_PWM_Start+0x214>)
 8106502:	4293      	cmp	r3, r2
 8106504:	d004      	beq.n	8106510 <HAL_TIM_PWM_Start+0x1a8>
 8106506:	687b      	ldr	r3, [r7, #4]
 8106508:	681b      	ldr	r3, [r3, #0]
 810650a:	4a16      	ldr	r2, [pc, #88]	; (8106564 <HAL_TIM_PWM_Start+0x1fc>)
 810650c:	4293      	cmp	r3, r2
 810650e:	d115      	bne.n	810653c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8106510:	687b      	ldr	r3, [r7, #4]
 8106512:	681b      	ldr	r3, [r3, #0]
 8106514:	689a      	ldr	r2, [r3, #8]
 8106516:	4b1a      	ldr	r3, [pc, #104]	; (8106580 <HAL_TIM_PWM_Start+0x218>)
 8106518:	4013      	ands	r3, r2
 810651a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810651c:	68fb      	ldr	r3, [r7, #12]
 810651e:	2b06      	cmp	r3, #6
 8106520:	d015      	beq.n	810654e <HAL_TIM_PWM_Start+0x1e6>
 8106522:	68fb      	ldr	r3, [r7, #12]
 8106524:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8106528:	d011      	beq.n	810654e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 810652a:	687b      	ldr	r3, [r7, #4]
 810652c:	681b      	ldr	r3, [r3, #0]
 810652e:	681a      	ldr	r2, [r3, #0]
 8106530:	687b      	ldr	r3, [r7, #4]
 8106532:	681b      	ldr	r3, [r3, #0]
 8106534:	f042 0201 	orr.w	r2, r2, #1
 8106538:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810653a:	e008      	b.n	810654e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 810653c:	687b      	ldr	r3, [r7, #4]
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	681a      	ldr	r2, [r3, #0]
 8106542:	687b      	ldr	r3, [r7, #4]
 8106544:	681b      	ldr	r3, [r3, #0]
 8106546:	f042 0201 	orr.w	r2, r2, #1
 810654a:	601a      	str	r2, [r3, #0]
 810654c:	e000      	b.n	8106550 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 810654e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8106550:	2300      	movs	r3, #0
}
 8106552:	4618      	mov	r0, r3
 8106554:	3710      	adds	r7, #16
 8106556:	46bd      	mov	sp, r7
 8106558:	bd80      	pop	{r7, pc}
 810655a:	bf00      	nop
 810655c:	40010000 	.word	0x40010000
 8106560:	40010400 	.word	0x40010400
 8106564:	40014000 	.word	0x40014000
 8106568:	40014400 	.word	0x40014400
 810656c:	40014800 	.word	0x40014800
 8106570:	40000400 	.word	0x40000400
 8106574:	40000800 	.word	0x40000800
 8106578:	40000c00 	.word	0x40000c00
 810657c:	40001800 	.word	0x40001800
 8106580:	00010007 	.word	0x00010007

08106584 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8106584:	b580      	push	{r7, lr}
 8106586:	b086      	sub	sp, #24
 8106588:	af00      	add	r7, sp, #0
 810658a:	60f8      	str	r0, [r7, #12]
 810658c:	60b9      	str	r1, [r7, #8]
 810658e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8106590:	2300      	movs	r3, #0
 8106592:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8106594:	68fb      	ldr	r3, [r7, #12]
 8106596:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 810659a:	2b01      	cmp	r3, #1
 810659c:	d101      	bne.n	81065a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 810659e:	2302      	movs	r3, #2
 81065a0:	e0ff      	b.n	81067a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 81065a2:	68fb      	ldr	r3, [r7, #12]
 81065a4:	2201      	movs	r2, #1
 81065a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 81065aa:	687b      	ldr	r3, [r7, #4]
 81065ac:	2b14      	cmp	r3, #20
 81065ae:	f200 80f0 	bhi.w	8106792 <HAL_TIM_PWM_ConfigChannel+0x20e>
 81065b2:	a201      	add	r2, pc, #4	; (adr r2, 81065b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 81065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81065b8:	0810660d 	.word	0x0810660d
 81065bc:	08106793 	.word	0x08106793
 81065c0:	08106793 	.word	0x08106793
 81065c4:	08106793 	.word	0x08106793
 81065c8:	0810664d 	.word	0x0810664d
 81065cc:	08106793 	.word	0x08106793
 81065d0:	08106793 	.word	0x08106793
 81065d4:	08106793 	.word	0x08106793
 81065d8:	0810668f 	.word	0x0810668f
 81065dc:	08106793 	.word	0x08106793
 81065e0:	08106793 	.word	0x08106793
 81065e4:	08106793 	.word	0x08106793
 81065e8:	081066cf 	.word	0x081066cf
 81065ec:	08106793 	.word	0x08106793
 81065f0:	08106793 	.word	0x08106793
 81065f4:	08106793 	.word	0x08106793
 81065f8:	08106711 	.word	0x08106711
 81065fc:	08106793 	.word	0x08106793
 8106600:	08106793 	.word	0x08106793
 8106604:	08106793 	.word	0x08106793
 8106608:	08106751 	.word	0x08106751
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 810660c:	68fb      	ldr	r3, [r7, #12]
 810660e:	681b      	ldr	r3, [r3, #0]
 8106610:	68b9      	ldr	r1, [r7, #8]
 8106612:	4618      	mov	r0, r3
 8106614:	f000 fa5c 	bl	8106ad0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8106618:	68fb      	ldr	r3, [r7, #12]
 810661a:	681b      	ldr	r3, [r3, #0]
 810661c:	699a      	ldr	r2, [r3, #24]
 810661e:	68fb      	ldr	r3, [r7, #12]
 8106620:	681b      	ldr	r3, [r3, #0]
 8106622:	f042 0208 	orr.w	r2, r2, #8
 8106626:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8106628:	68fb      	ldr	r3, [r7, #12]
 810662a:	681b      	ldr	r3, [r3, #0]
 810662c:	699a      	ldr	r2, [r3, #24]
 810662e:	68fb      	ldr	r3, [r7, #12]
 8106630:	681b      	ldr	r3, [r3, #0]
 8106632:	f022 0204 	bic.w	r2, r2, #4
 8106636:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8106638:	68fb      	ldr	r3, [r7, #12]
 810663a:	681b      	ldr	r3, [r3, #0]
 810663c:	6999      	ldr	r1, [r3, #24]
 810663e:	68bb      	ldr	r3, [r7, #8]
 8106640:	691a      	ldr	r2, [r3, #16]
 8106642:	68fb      	ldr	r3, [r7, #12]
 8106644:	681b      	ldr	r3, [r3, #0]
 8106646:	430a      	orrs	r2, r1
 8106648:	619a      	str	r2, [r3, #24]
      break;
 810664a:	e0a5      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 810664c:	68fb      	ldr	r3, [r7, #12]
 810664e:	681b      	ldr	r3, [r3, #0]
 8106650:	68b9      	ldr	r1, [r7, #8]
 8106652:	4618      	mov	r0, r3
 8106654:	f000 facc 	bl	8106bf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8106658:	68fb      	ldr	r3, [r7, #12]
 810665a:	681b      	ldr	r3, [r3, #0]
 810665c:	699a      	ldr	r2, [r3, #24]
 810665e:	68fb      	ldr	r3, [r7, #12]
 8106660:	681b      	ldr	r3, [r3, #0]
 8106662:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8106666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8106668:	68fb      	ldr	r3, [r7, #12]
 810666a:	681b      	ldr	r3, [r3, #0]
 810666c:	699a      	ldr	r2, [r3, #24]
 810666e:	68fb      	ldr	r3, [r7, #12]
 8106670:	681b      	ldr	r3, [r3, #0]
 8106672:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8106676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8106678:	68fb      	ldr	r3, [r7, #12]
 810667a:	681b      	ldr	r3, [r3, #0]
 810667c:	6999      	ldr	r1, [r3, #24]
 810667e:	68bb      	ldr	r3, [r7, #8]
 8106680:	691b      	ldr	r3, [r3, #16]
 8106682:	021a      	lsls	r2, r3, #8
 8106684:	68fb      	ldr	r3, [r7, #12]
 8106686:	681b      	ldr	r3, [r3, #0]
 8106688:	430a      	orrs	r2, r1
 810668a:	619a      	str	r2, [r3, #24]
      break;
 810668c:	e084      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 810668e:	68fb      	ldr	r3, [r7, #12]
 8106690:	681b      	ldr	r3, [r3, #0]
 8106692:	68b9      	ldr	r1, [r7, #8]
 8106694:	4618      	mov	r0, r3
 8106696:	f000 fb35 	bl	8106d04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 810669a:	68fb      	ldr	r3, [r7, #12]
 810669c:	681b      	ldr	r3, [r3, #0]
 810669e:	69da      	ldr	r2, [r3, #28]
 81066a0:	68fb      	ldr	r3, [r7, #12]
 81066a2:	681b      	ldr	r3, [r3, #0]
 81066a4:	f042 0208 	orr.w	r2, r2, #8
 81066a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 81066aa:	68fb      	ldr	r3, [r7, #12]
 81066ac:	681b      	ldr	r3, [r3, #0]
 81066ae:	69da      	ldr	r2, [r3, #28]
 81066b0:	68fb      	ldr	r3, [r7, #12]
 81066b2:	681b      	ldr	r3, [r3, #0]
 81066b4:	f022 0204 	bic.w	r2, r2, #4
 81066b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 81066ba:	68fb      	ldr	r3, [r7, #12]
 81066bc:	681b      	ldr	r3, [r3, #0]
 81066be:	69d9      	ldr	r1, [r3, #28]
 81066c0:	68bb      	ldr	r3, [r7, #8]
 81066c2:	691a      	ldr	r2, [r3, #16]
 81066c4:	68fb      	ldr	r3, [r7, #12]
 81066c6:	681b      	ldr	r3, [r3, #0]
 81066c8:	430a      	orrs	r2, r1
 81066ca:	61da      	str	r2, [r3, #28]
      break;
 81066cc:	e064      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81066ce:	68fb      	ldr	r3, [r7, #12]
 81066d0:	681b      	ldr	r3, [r3, #0]
 81066d2:	68b9      	ldr	r1, [r7, #8]
 81066d4:	4618      	mov	r0, r3
 81066d6:	f000 fb9d 	bl	8106e14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 81066da:	68fb      	ldr	r3, [r7, #12]
 81066dc:	681b      	ldr	r3, [r3, #0]
 81066de:	69da      	ldr	r2, [r3, #28]
 81066e0:	68fb      	ldr	r3, [r7, #12]
 81066e2:	681b      	ldr	r3, [r3, #0]
 81066e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81066e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 81066ea:	68fb      	ldr	r3, [r7, #12]
 81066ec:	681b      	ldr	r3, [r3, #0]
 81066ee:	69da      	ldr	r2, [r3, #28]
 81066f0:	68fb      	ldr	r3, [r7, #12]
 81066f2:	681b      	ldr	r3, [r3, #0]
 81066f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 81066f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 81066fa:	68fb      	ldr	r3, [r7, #12]
 81066fc:	681b      	ldr	r3, [r3, #0]
 81066fe:	69d9      	ldr	r1, [r3, #28]
 8106700:	68bb      	ldr	r3, [r7, #8]
 8106702:	691b      	ldr	r3, [r3, #16]
 8106704:	021a      	lsls	r2, r3, #8
 8106706:	68fb      	ldr	r3, [r7, #12]
 8106708:	681b      	ldr	r3, [r3, #0]
 810670a:	430a      	orrs	r2, r1
 810670c:	61da      	str	r2, [r3, #28]
      break;
 810670e:	e043      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8106710:	68fb      	ldr	r3, [r7, #12]
 8106712:	681b      	ldr	r3, [r3, #0]
 8106714:	68b9      	ldr	r1, [r7, #8]
 8106716:	4618      	mov	r0, r3
 8106718:	f000 fbe6 	bl	8106ee8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 810671c:	68fb      	ldr	r3, [r7, #12]
 810671e:	681b      	ldr	r3, [r3, #0]
 8106720:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106722:	68fb      	ldr	r3, [r7, #12]
 8106724:	681b      	ldr	r3, [r3, #0]
 8106726:	f042 0208 	orr.w	r2, r2, #8
 810672a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 810672c:	68fb      	ldr	r3, [r7, #12]
 810672e:	681b      	ldr	r3, [r3, #0]
 8106730:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106732:	68fb      	ldr	r3, [r7, #12]
 8106734:	681b      	ldr	r3, [r3, #0]
 8106736:	f022 0204 	bic.w	r2, r2, #4
 810673a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 810673c:	68fb      	ldr	r3, [r7, #12]
 810673e:	681b      	ldr	r3, [r3, #0]
 8106740:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106742:	68bb      	ldr	r3, [r7, #8]
 8106744:	691a      	ldr	r2, [r3, #16]
 8106746:	68fb      	ldr	r3, [r7, #12]
 8106748:	681b      	ldr	r3, [r3, #0]
 810674a:	430a      	orrs	r2, r1
 810674c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 810674e:	e023      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8106750:	68fb      	ldr	r3, [r7, #12]
 8106752:	681b      	ldr	r3, [r3, #0]
 8106754:	68b9      	ldr	r1, [r7, #8]
 8106756:	4618      	mov	r0, r3
 8106758:	f000 fc2a 	bl	8106fb0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 810675c:	68fb      	ldr	r3, [r7, #12]
 810675e:	681b      	ldr	r3, [r3, #0]
 8106760:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106762:	68fb      	ldr	r3, [r7, #12]
 8106764:	681b      	ldr	r3, [r3, #0]
 8106766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 810676a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 810676c:	68fb      	ldr	r3, [r7, #12]
 810676e:	681b      	ldr	r3, [r3, #0]
 8106770:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8106772:	68fb      	ldr	r3, [r7, #12]
 8106774:	681b      	ldr	r3, [r3, #0]
 8106776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 810677a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 810677c:	68fb      	ldr	r3, [r7, #12]
 810677e:	681b      	ldr	r3, [r3, #0]
 8106780:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8106782:	68bb      	ldr	r3, [r7, #8]
 8106784:	691b      	ldr	r3, [r3, #16]
 8106786:	021a      	lsls	r2, r3, #8
 8106788:	68fb      	ldr	r3, [r7, #12]
 810678a:	681b      	ldr	r3, [r3, #0]
 810678c:	430a      	orrs	r2, r1
 810678e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8106790:	e002      	b.n	8106798 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8106792:	2301      	movs	r3, #1
 8106794:	75fb      	strb	r3, [r7, #23]
      break;
 8106796:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8106798:	68fb      	ldr	r3, [r7, #12]
 810679a:	2200      	movs	r2, #0
 810679c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 81067a0:	7dfb      	ldrb	r3, [r7, #23]
}
 81067a2:	4618      	mov	r0, r3
 81067a4:	3718      	adds	r7, #24
 81067a6:	46bd      	mov	sp, r7
 81067a8:	bd80      	pop	{r7, pc}
 81067aa:	bf00      	nop

081067ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 81067ac:	b580      	push	{r7, lr}
 81067ae:	b084      	sub	sp, #16
 81067b0:	af00      	add	r7, sp, #0
 81067b2:	6078      	str	r0, [r7, #4]
 81067b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 81067b6:	2300      	movs	r3, #0
 81067b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 81067ba:	687b      	ldr	r3, [r7, #4]
 81067bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 81067c0:	2b01      	cmp	r3, #1
 81067c2:	d101      	bne.n	81067c8 <HAL_TIM_ConfigClockSource+0x1c>
 81067c4:	2302      	movs	r3, #2
 81067c6:	e0de      	b.n	8106986 <HAL_TIM_ConfigClockSource+0x1da>
 81067c8:	687b      	ldr	r3, [r7, #4]
 81067ca:	2201      	movs	r2, #1
 81067cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 81067d0:	687b      	ldr	r3, [r7, #4]
 81067d2:	2202      	movs	r2, #2
 81067d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 81067d8:	687b      	ldr	r3, [r7, #4]
 81067da:	681b      	ldr	r3, [r3, #0]
 81067dc:	689b      	ldr	r3, [r3, #8]
 81067de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 81067e0:	68bb      	ldr	r3, [r7, #8]
 81067e2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 81067e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 81067ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 81067ec:	68bb      	ldr	r3, [r7, #8]
 81067ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81067f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 81067f4:	687b      	ldr	r3, [r7, #4]
 81067f6:	681b      	ldr	r3, [r3, #0]
 81067f8:	68ba      	ldr	r2, [r7, #8]
 81067fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 81067fc:	683b      	ldr	r3, [r7, #0]
 81067fe:	681b      	ldr	r3, [r3, #0]
 8106800:	4a63      	ldr	r2, [pc, #396]	; (8106990 <HAL_TIM_ConfigClockSource+0x1e4>)
 8106802:	4293      	cmp	r3, r2
 8106804:	f000 80a9 	beq.w	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106808:	4a61      	ldr	r2, [pc, #388]	; (8106990 <HAL_TIM_ConfigClockSource+0x1e4>)
 810680a:	4293      	cmp	r3, r2
 810680c:	f200 80ae 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106810:	4a60      	ldr	r2, [pc, #384]	; (8106994 <HAL_TIM_ConfigClockSource+0x1e8>)
 8106812:	4293      	cmp	r3, r2
 8106814:	f000 80a1 	beq.w	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106818:	4a5e      	ldr	r2, [pc, #376]	; (8106994 <HAL_TIM_ConfigClockSource+0x1e8>)
 810681a:	4293      	cmp	r3, r2
 810681c:	f200 80a6 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106820:	4a5d      	ldr	r2, [pc, #372]	; (8106998 <HAL_TIM_ConfigClockSource+0x1ec>)
 8106822:	4293      	cmp	r3, r2
 8106824:	f000 8099 	beq.w	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106828:	4a5b      	ldr	r2, [pc, #364]	; (8106998 <HAL_TIM_ConfigClockSource+0x1ec>)
 810682a:	4293      	cmp	r3, r2
 810682c:	f200 809e 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106830:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8106834:	f000 8091 	beq.w	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106838:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 810683c:	f200 8096 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106840:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8106844:	f000 8089 	beq.w	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106848:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810684c:	f200 808e 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106850:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106854:	d03e      	beq.n	81068d4 <HAL_TIM_ConfigClockSource+0x128>
 8106856:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810685a:	f200 8087 	bhi.w	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 810685e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106862:	f000 8086 	beq.w	8106972 <HAL_TIM_ConfigClockSource+0x1c6>
 8106866:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 810686a:	d87f      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 810686c:	2b70      	cmp	r3, #112	; 0x70
 810686e:	d01a      	beq.n	81068a6 <HAL_TIM_ConfigClockSource+0xfa>
 8106870:	2b70      	cmp	r3, #112	; 0x70
 8106872:	d87b      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106874:	2b60      	cmp	r3, #96	; 0x60
 8106876:	d050      	beq.n	810691a <HAL_TIM_ConfigClockSource+0x16e>
 8106878:	2b60      	cmp	r3, #96	; 0x60
 810687a:	d877      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 810687c:	2b50      	cmp	r3, #80	; 0x50
 810687e:	d03c      	beq.n	81068fa <HAL_TIM_ConfigClockSource+0x14e>
 8106880:	2b50      	cmp	r3, #80	; 0x50
 8106882:	d873      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106884:	2b40      	cmp	r3, #64	; 0x40
 8106886:	d058      	beq.n	810693a <HAL_TIM_ConfigClockSource+0x18e>
 8106888:	2b40      	cmp	r3, #64	; 0x40
 810688a:	d86f      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 810688c:	2b30      	cmp	r3, #48	; 0x30
 810688e:	d064      	beq.n	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106890:	2b30      	cmp	r3, #48	; 0x30
 8106892:	d86b      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 8106894:	2b20      	cmp	r3, #32
 8106896:	d060      	beq.n	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 8106898:	2b20      	cmp	r3, #32
 810689a:	d867      	bhi.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
 810689c:	2b00      	cmp	r3, #0
 810689e:	d05c      	beq.n	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 81068a0:	2b10      	cmp	r3, #16
 81068a2:	d05a      	beq.n	810695a <HAL_TIM_ConfigClockSource+0x1ae>
 81068a4:	e062      	b.n	810696c <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81068a6:	687b      	ldr	r3, [r7, #4]
 81068a8:	6818      	ldr	r0, [r3, #0]
 81068aa:	683b      	ldr	r3, [r7, #0]
 81068ac:	6899      	ldr	r1, [r3, #8]
 81068ae:	683b      	ldr	r3, [r7, #0]
 81068b0:	685a      	ldr	r2, [r3, #4]
 81068b2:	683b      	ldr	r3, [r7, #0]
 81068b4:	68db      	ldr	r3, [r3, #12]
 81068b6:	f000 fc5d 	bl	8107174 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 81068ba:	687b      	ldr	r3, [r7, #4]
 81068bc:	681b      	ldr	r3, [r3, #0]
 81068be:	689b      	ldr	r3, [r3, #8]
 81068c0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 81068c2:	68bb      	ldr	r3, [r7, #8]
 81068c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 81068c8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 81068ca:	687b      	ldr	r3, [r7, #4]
 81068cc:	681b      	ldr	r3, [r3, #0]
 81068ce:	68ba      	ldr	r2, [r7, #8]
 81068d0:	609a      	str	r2, [r3, #8]
      break;
 81068d2:	e04f      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 81068d4:	687b      	ldr	r3, [r7, #4]
 81068d6:	6818      	ldr	r0, [r3, #0]
 81068d8:	683b      	ldr	r3, [r7, #0]
 81068da:	6899      	ldr	r1, [r3, #8]
 81068dc:	683b      	ldr	r3, [r7, #0]
 81068de:	685a      	ldr	r2, [r3, #4]
 81068e0:	683b      	ldr	r3, [r7, #0]
 81068e2:	68db      	ldr	r3, [r3, #12]
 81068e4:	f000 fc46 	bl	8107174 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 81068e8:	687b      	ldr	r3, [r7, #4]
 81068ea:	681b      	ldr	r3, [r3, #0]
 81068ec:	689a      	ldr	r2, [r3, #8]
 81068ee:	687b      	ldr	r3, [r7, #4]
 81068f0:	681b      	ldr	r3, [r3, #0]
 81068f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 81068f6:	609a      	str	r2, [r3, #8]
      break;
 81068f8:	e03c      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 81068fa:	687b      	ldr	r3, [r7, #4]
 81068fc:	6818      	ldr	r0, [r3, #0]
 81068fe:	683b      	ldr	r3, [r7, #0]
 8106900:	6859      	ldr	r1, [r3, #4]
 8106902:	683b      	ldr	r3, [r7, #0]
 8106904:	68db      	ldr	r3, [r3, #12]
 8106906:	461a      	mov	r2, r3
 8106908:	f000 fbb8 	bl	810707c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 810690c:	687b      	ldr	r3, [r7, #4]
 810690e:	681b      	ldr	r3, [r3, #0]
 8106910:	2150      	movs	r1, #80	; 0x50
 8106912:	4618      	mov	r0, r3
 8106914:	f000 fc11 	bl	810713a <TIM_ITRx_SetConfig>
      break;
 8106918:	e02c      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 810691a:	687b      	ldr	r3, [r7, #4]
 810691c:	6818      	ldr	r0, [r3, #0]
 810691e:	683b      	ldr	r3, [r7, #0]
 8106920:	6859      	ldr	r1, [r3, #4]
 8106922:	683b      	ldr	r3, [r7, #0]
 8106924:	68db      	ldr	r3, [r3, #12]
 8106926:	461a      	mov	r2, r3
 8106928:	f000 fbd7 	bl	81070da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 810692c:	687b      	ldr	r3, [r7, #4]
 810692e:	681b      	ldr	r3, [r3, #0]
 8106930:	2160      	movs	r1, #96	; 0x60
 8106932:	4618      	mov	r0, r3
 8106934:	f000 fc01 	bl	810713a <TIM_ITRx_SetConfig>
      break;
 8106938:	e01c      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 810693a:	687b      	ldr	r3, [r7, #4]
 810693c:	6818      	ldr	r0, [r3, #0]
 810693e:	683b      	ldr	r3, [r7, #0]
 8106940:	6859      	ldr	r1, [r3, #4]
 8106942:	683b      	ldr	r3, [r7, #0]
 8106944:	68db      	ldr	r3, [r3, #12]
 8106946:	461a      	mov	r2, r3
 8106948:	f000 fb98 	bl	810707c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 810694c:	687b      	ldr	r3, [r7, #4]
 810694e:	681b      	ldr	r3, [r3, #0]
 8106950:	2140      	movs	r1, #64	; 0x40
 8106952:	4618      	mov	r0, r3
 8106954:	f000 fbf1 	bl	810713a <TIM_ITRx_SetConfig>
      break;
 8106958:	e00c      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 810695a:	687b      	ldr	r3, [r7, #4]
 810695c:	681a      	ldr	r2, [r3, #0]
 810695e:	683b      	ldr	r3, [r7, #0]
 8106960:	681b      	ldr	r3, [r3, #0]
 8106962:	4619      	mov	r1, r3
 8106964:	4610      	mov	r0, r2
 8106966:	f000 fbe8 	bl	810713a <TIM_ITRx_SetConfig>
      break;
 810696a:	e003      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 810696c:	2301      	movs	r3, #1
 810696e:	73fb      	strb	r3, [r7, #15]
      break;
 8106970:	e000      	b.n	8106974 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8106972:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8106974:	687b      	ldr	r3, [r7, #4]
 8106976:	2201      	movs	r2, #1
 8106978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 810697c:	687b      	ldr	r3, [r7, #4]
 810697e:	2200      	movs	r2, #0
 8106980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8106984:	7bfb      	ldrb	r3, [r7, #15]
}
 8106986:	4618      	mov	r0, r3
 8106988:	3710      	adds	r7, #16
 810698a:	46bd      	mov	sp, r7
 810698c:	bd80      	pop	{r7, pc}
 810698e:	bf00      	nop
 8106990:	00100040 	.word	0x00100040
 8106994:	00100030 	.word	0x00100030
 8106998:	00100020 	.word	0x00100020

0810699c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 810699c:	b480      	push	{r7}
 810699e:	b085      	sub	sp, #20
 81069a0:	af00      	add	r7, sp, #0
 81069a2:	6078      	str	r0, [r7, #4]
 81069a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81069a6:	687b      	ldr	r3, [r7, #4]
 81069a8:	681b      	ldr	r3, [r3, #0]
 81069aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81069ac:	687b      	ldr	r3, [r7, #4]
 81069ae:	4a40      	ldr	r2, [pc, #256]	; (8106ab0 <TIM_Base_SetConfig+0x114>)
 81069b0:	4293      	cmp	r3, r2
 81069b2:	d013      	beq.n	81069dc <TIM_Base_SetConfig+0x40>
 81069b4:	687b      	ldr	r3, [r7, #4]
 81069b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81069ba:	d00f      	beq.n	81069dc <TIM_Base_SetConfig+0x40>
 81069bc:	687b      	ldr	r3, [r7, #4]
 81069be:	4a3d      	ldr	r2, [pc, #244]	; (8106ab4 <TIM_Base_SetConfig+0x118>)
 81069c0:	4293      	cmp	r3, r2
 81069c2:	d00b      	beq.n	81069dc <TIM_Base_SetConfig+0x40>
 81069c4:	687b      	ldr	r3, [r7, #4]
 81069c6:	4a3c      	ldr	r2, [pc, #240]	; (8106ab8 <TIM_Base_SetConfig+0x11c>)
 81069c8:	4293      	cmp	r3, r2
 81069ca:	d007      	beq.n	81069dc <TIM_Base_SetConfig+0x40>
 81069cc:	687b      	ldr	r3, [r7, #4]
 81069ce:	4a3b      	ldr	r2, [pc, #236]	; (8106abc <TIM_Base_SetConfig+0x120>)
 81069d0:	4293      	cmp	r3, r2
 81069d2:	d003      	beq.n	81069dc <TIM_Base_SetConfig+0x40>
 81069d4:	687b      	ldr	r3, [r7, #4]
 81069d6:	4a3a      	ldr	r2, [pc, #232]	; (8106ac0 <TIM_Base_SetConfig+0x124>)
 81069d8:	4293      	cmp	r3, r2
 81069da:	d108      	bne.n	81069ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81069dc:	68fb      	ldr	r3, [r7, #12]
 81069de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81069e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81069e4:	683b      	ldr	r3, [r7, #0]
 81069e6:	685b      	ldr	r3, [r3, #4]
 81069e8:	68fa      	ldr	r2, [r7, #12]
 81069ea:	4313      	orrs	r3, r2
 81069ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81069ee:	687b      	ldr	r3, [r7, #4]
 81069f0:	4a2f      	ldr	r2, [pc, #188]	; (8106ab0 <TIM_Base_SetConfig+0x114>)
 81069f2:	4293      	cmp	r3, r2
 81069f4:	d01f      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 81069f6:	687b      	ldr	r3, [r7, #4]
 81069f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81069fc:	d01b      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 81069fe:	687b      	ldr	r3, [r7, #4]
 8106a00:	4a2c      	ldr	r2, [pc, #176]	; (8106ab4 <TIM_Base_SetConfig+0x118>)
 8106a02:	4293      	cmp	r3, r2
 8106a04:	d017      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a06:	687b      	ldr	r3, [r7, #4]
 8106a08:	4a2b      	ldr	r2, [pc, #172]	; (8106ab8 <TIM_Base_SetConfig+0x11c>)
 8106a0a:	4293      	cmp	r3, r2
 8106a0c:	d013      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a0e:	687b      	ldr	r3, [r7, #4]
 8106a10:	4a2a      	ldr	r2, [pc, #168]	; (8106abc <TIM_Base_SetConfig+0x120>)
 8106a12:	4293      	cmp	r3, r2
 8106a14:	d00f      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a16:	687b      	ldr	r3, [r7, #4]
 8106a18:	4a29      	ldr	r2, [pc, #164]	; (8106ac0 <TIM_Base_SetConfig+0x124>)
 8106a1a:	4293      	cmp	r3, r2
 8106a1c:	d00b      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a1e:	687b      	ldr	r3, [r7, #4]
 8106a20:	4a28      	ldr	r2, [pc, #160]	; (8106ac4 <TIM_Base_SetConfig+0x128>)
 8106a22:	4293      	cmp	r3, r2
 8106a24:	d007      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a26:	687b      	ldr	r3, [r7, #4]
 8106a28:	4a27      	ldr	r2, [pc, #156]	; (8106ac8 <TIM_Base_SetConfig+0x12c>)
 8106a2a:	4293      	cmp	r3, r2
 8106a2c:	d003      	beq.n	8106a36 <TIM_Base_SetConfig+0x9a>
 8106a2e:	687b      	ldr	r3, [r7, #4]
 8106a30:	4a26      	ldr	r2, [pc, #152]	; (8106acc <TIM_Base_SetConfig+0x130>)
 8106a32:	4293      	cmp	r3, r2
 8106a34:	d108      	bne.n	8106a48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8106a36:	68fb      	ldr	r3, [r7, #12]
 8106a38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106a3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8106a3e:	683b      	ldr	r3, [r7, #0]
 8106a40:	68db      	ldr	r3, [r3, #12]
 8106a42:	68fa      	ldr	r2, [r7, #12]
 8106a44:	4313      	orrs	r3, r2
 8106a46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8106a48:	68fb      	ldr	r3, [r7, #12]
 8106a4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8106a4e:	683b      	ldr	r3, [r7, #0]
 8106a50:	695b      	ldr	r3, [r3, #20]
 8106a52:	4313      	orrs	r3, r2
 8106a54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8106a56:	687b      	ldr	r3, [r7, #4]
 8106a58:	68fa      	ldr	r2, [r7, #12]
 8106a5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8106a5c:	683b      	ldr	r3, [r7, #0]
 8106a5e:	689a      	ldr	r2, [r3, #8]
 8106a60:	687b      	ldr	r3, [r7, #4]
 8106a62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8106a64:	683b      	ldr	r3, [r7, #0]
 8106a66:	681a      	ldr	r2, [r3, #0]
 8106a68:	687b      	ldr	r3, [r7, #4]
 8106a6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8106a6c:	687b      	ldr	r3, [r7, #4]
 8106a6e:	4a10      	ldr	r2, [pc, #64]	; (8106ab0 <TIM_Base_SetConfig+0x114>)
 8106a70:	4293      	cmp	r3, r2
 8106a72:	d00f      	beq.n	8106a94 <TIM_Base_SetConfig+0xf8>
 8106a74:	687b      	ldr	r3, [r7, #4]
 8106a76:	4a12      	ldr	r2, [pc, #72]	; (8106ac0 <TIM_Base_SetConfig+0x124>)
 8106a78:	4293      	cmp	r3, r2
 8106a7a:	d00b      	beq.n	8106a94 <TIM_Base_SetConfig+0xf8>
 8106a7c:	687b      	ldr	r3, [r7, #4]
 8106a7e:	4a11      	ldr	r2, [pc, #68]	; (8106ac4 <TIM_Base_SetConfig+0x128>)
 8106a80:	4293      	cmp	r3, r2
 8106a82:	d007      	beq.n	8106a94 <TIM_Base_SetConfig+0xf8>
 8106a84:	687b      	ldr	r3, [r7, #4]
 8106a86:	4a10      	ldr	r2, [pc, #64]	; (8106ac8 <TIM_Base_SetConfig+0x12c>)
 8106a88:	4293      	cmp	r3, r2
 8106a8a:	d003      	beq.n	8106a94 <TIM_Base_SetConfig+0xf8>
 8106a8c:	687b      	ldr	r3, [r7, #4]
 8106a8e:	4a0f      	ldr	r2, [pc, #60]	; (8106acc <TIM_Base_SetConfig+0x130>)
 8106a90:	4293      	cmp	r3, r2
 8106a92:	d103      	bne.n	8106a9c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8106a94:	683b      	ldr	r3, [r7, #0]
 8106a96:	691a      	ldr	r2, [r3, #16]
 8106a98:	687b      	ldr	r3, [r7, #4]
 8106a9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8106a9c:	687b      	ldr	r3, [r7, #4]
 8106a9e:	2201      	movs	r2, #1
 8106aa0:	615a      	str	r2, [r3, #20]
}
 8106aa2:	bf00      	nop
 8106aa4:	3714      	adds	r7, #20
 8106aa6:	46bd      	mov	sp, r7
 8106aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106aac:	4770      	bx	lr
 8106aae:	bf00      	nop
 8106ab0:	40010000 	.word	0x40010000
 8106ab4:	40000400 	.word	0x40000400
 8106ab8:	40000800 	.word	0x40000800
 8106abc:	40000c00 	.word	0x40000c00
 8106ac0:	40010400 	.word	0x40010400
 8106ac4:	40014000 	.word	0x40014000
 8106ac8:	40014400 	.word	0x40014400
 8106acc:	40014800 	.word	0x40014800

08106ad0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106ad0:	b480      	push	{r7}
 8106ad2:	b087      	sub	sp, #28
 8106ad4:	af00      	add	r7, sp, #0
 8106ad6:	6078      	str	r0, [r7, #4]
 8106ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8106ada:	687b      	ldr	r3, [r7, #4]
 8106adc:	6a1b      	ldr	r3, [r3, #32]
 8106ade:	f023 0201 	bic.w	r2, r3, #1
 8106ae2:	687b      	ldr	r3, [r7, #4]
 8106ae4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106ae6:	687b      	ldr	r3, [r7, #4]
 8106ae8:	6a1b      	ldr	r3, [r3, #32]
 8106aea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106aec:	687b      	ldr	r3, [r7, #4]
 8106aee:	685b      	ldr	r3, [r3, #4]
 8106af0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106af2:	687b      	ldr	r3, [r7, #4]
 8106af4:	699b      	ldr	r3, [r3, #24]
 8106af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8106af8:	68fb      	ldr	r3, [r7, #12]
 8106afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106afe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106b02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8106b04:	68fb      	ldr	r3, [r7, #12]
 8106b06:	f023 0303 	bic.w	r3, r3, #3
 8106b0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106b0c:	683b      	ldr	r3, [r7, #0]
 8106b0e:	681b      	ldr	r3, [r3, #0]
 8106b10:	68fa      	ldr	r2, [r7, #12]
 8106b12:	4313      	orrs	r3, r2
 8106b14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8106b16:	697b      	ldr	r3, [r7, #20]
 8106b18:	f023 0302 	bic.w	r3, r3, #2
 8106b1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8106b1e:	683b      	ldr	r3, [r7, #0]
 8106b20:	689b      	ldr	r3, [r3, #8]
 8106b22:	697a      	ldr	r2, [r7, #20]
 8106b24:	4313      	orrs	r3, r2
 8106b26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8106b28:	687b      	ldr	r3, [r7, #4]
 8106b2a:	4a2c      	ldr	r2, [pc, #176]	; (8106bdc <TIM_OC1_SetConfig+0x10c>)
 8106b2c:	4293      	cmp	r3, r2
 8106b2e:	d00f      	beq.n	8106b50 <TIM_OC1_SetConfig+0x80>
 8106b30:	687b      	ldr	r3, [r7, #4]
 8106b32:	4a2b      	ldr	r2, [pc, #172]	; (8106be0 <TIM_OC1_SetConfig+0x110>)
 8106b34:	4293      	cmp	r3, r2
 8106b36:	d00b      	beq.n	8106b50 <TIM_OC1_SetConfig+0x80>
 8106b38:	687b      	ldr	r3, [r7, #4]
 8106b3a:	4a2a      	ldr	r2, [pc, #168]	; (8106be4 <TIM_OC1_SetConfig+0x114>)
 8106b3c:	4293      	cmp	r3, r2
 8106b3e:	d007      	beq.n	8106b50 <TIM_OC1_SetConfig+0x80>
 8106b40:	687b      	ldr	r3, [r7, #4]
 8106b42:	4a29      	ldr	r2, [pc, #164]	; (8106be8 <TIM_OC1_SetConfig+0x118>)
 8106b44:	4293      	cmp	r3, r2
 8106b46:	d003      	beq.n	8106b50 <TIM_OC1_SetConfig+0x80>
 8106b48:	687b      	ldr	r3, [r7, #4]
 8106b4a:	4a28      	ldr	r2, [pc, #160]	; (8106bec <TIM_OC1_SetConfig+0x11c>)
 8106b4c:	4293      	cmp	r3, r2
 8106b4e:	d10c      	bne.n	8106b6a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8106b50:	697b      	ldr	r3, [r7, #20]
 8106b52:	f023 0308 	bic.w	r3, r3, #8
 8106b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8106b58:	683b      	ldr	r3, [r7, #0]
 8106b5a:	68db      	ldr	r3, [r3, #12]
 8106b5c:	697a      	ldr	r2, [r7, #20]
 8106b5e:	4313      	orrs	r3, r2
 8106b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8106b62:	697b      	ldr	r3, [r7, #20]
 8106b64:	f023 0304 	bic.w	r3, r3, #4
 8106b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106b6a:	687b      	ldr	r3, [r7, #4]
 8106b6c:	4a1b      	ldr	r2, [pc, #108]	; (8106bdc <TIM_OC1_SetConfig+0x10c>)
 8106b6e:	4293      	cmp	r3, r2
 8106b70:	d00f      	beq.n	8106b92 <TIM_OC1_SetConfig+0xc2>
 8106b72:	687b      	ldr	r3, [r7, #4]
 8106b74:	4a1a      	ldr	r2, [pc, #104]	; (8106be0 <TIM_OC1_SetConfig+0x110>)
 8106b76:	4293      	cmp	r3, r2
 8106b78:	d00b      	beq.n	8106b92 <TIM_OC1_SetConfig+0xc2>
 8106b7a:	687b      	ldr	r3, [r7, #4]
 8106b7c:	4a19      	ldr	r2, [pc, #100]	; (8106be4 <TIM_OC1_SetConfig+0x114>)
 8106b7e:	4293      	cmp	r3, r2
 8106b80:	d007      	beq.n	8106b92 <TIM_OC1_SetConfig+0xc2>
 8106b82:	687b      	ldr	r3, [r7, #4]
 8106b84:	4a18      	ldr	r2, [pc, #96]	; (8106be8 <TIM_OC1_SetConfig+0x118>)
 8106b86:	4293      	cmp	r3, r2
 8106b88:	d003      	beq.n	8106b92 <TIM_OC1_SetConfig+0xc2>
 8106b8a:	687b      	ldr	r3, [r7, #4]
 8106b8c:	4a17      	ldr	r2, [pc, #92]	; (8106bec <TIM_OC1_SetConfig+0x11c>)
 8106b8e:	4293      	cmp	r3, r2
 8106b90:	d111      	bne.n	8106bb6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8106b92:	693b      	ldr	r3, [r7, #16]
 8106b94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8106b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8106b9a:	693b      	ldr	r3, [r7, #16]
 8106b9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8106ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8106ba2:	683b      	ldr	r3, [r7, #0]
 8106ba4:	695b      	ldr	r3, [r3, #20]
 8106ba6:	693a      	ldr	r2, [r7, #16]
 8106ba8:	4313      	orrs	r3, r2
 8106baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8106bac:	683b      	ldr	r3, [r7, #0]
 8106bae:	699b      	ldr	r3, [r3, #24]
 8106bb0:	693a      	ldr	r2, [r7, #16]
 8106bb2:	4313      	orrs	r3, r2
 8106bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106bb6:	687b      	ldr	r3, [r7, #4]
 8106bb8:	693a      	ldr	r2, [r7, #16]
 8106bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106bbc:	687b      	ldr	r3, [r7, #4]
 8106bbe:	68fa      	ldr	r2, [r7, #12]
 8106bc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8106bc2:	683b      	ldr	r3, [r7, #0]
 8106bc4:	685a      	ldr	r2, [r3, #4]
 8106bc6:	687b      	ldr	r3, [r7, #4]
 8106bc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106bca:	687b      	ldr	r3, [r7, #4]
 8106bcc:	697a      	ldr	r2, [r7, #20]
 8106bce:	621a      	str	r2, [r3, #32]
}
 8106bd0:	bf00      	nop
 8106bd2:	371c      	adds	r7, #28
 8106bd4:	46bd      	mov	sp, r7
 8106bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106bda:	4770      	bx	lr
 8106bdc:	40010000 	.word	0x40010000
 8106be0:	40010400 	.word	0x40010400
 8106be4:	40014000 	.word	0x40014000
 8106be8:	40014400 	.word	0x40014400
 8106bec:	40014800 	.word	0x40014800

08106bf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106bf0:	b480      	push	{r7}
 8106bf2:	b087      	sub	sp, #28
 8106bf4:	af00      	add	r7, sp, #0
 8106bf6:	6078      	str	r0, [r7, #4]
 8106bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8106bfa:	687b      	ldr	r3, [r7, #4]
 8106bfc:	6a1b      	ldr	r3, [r3, #32]
 8106bfe:	f023 0210 	bic.w	r2, r3, #16
 8106c02:	687b      	ldr	r3, [r7, #4]
 8106c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106c06:	687b      	ldr	r3, [r7, #4]
 8106c08:	6a1b      	ldr	r3, [r3, #32]
 8106c0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106c0c:	687b      	ldr	r3, [r7, #4]
 8106c0e:	685b      	ldr	r3, [r3, #4]
 8106c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8106c12:	687b      	ldr	r3, [r7, #4]
 8106c14:	699b      	ldr	r3, [r3, #24]
 8106c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8106c18:	68fb      	ldr	r3, [r7, #12]
 8106c1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106c1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8106c24:	68fb      	ldr	r3, [r7, #12]
 8106c26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106c2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106c2c:	683b      	ldr	r3, [r7, #0]
 8106c2e:	681b      	ldr	r3, [r3, #0]
 8106c30:	021b      	lsls	r3, r3, #8
 8106c32:	68fa      	ldr	r2, [r7, #12]
 8106c34:	4313      	orrs	r3, r2
 8106c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8106c38:	697b      	ldr	r3, [r7, #20]
 8106c3a:	f023 0320 	bic.w	r3, r3, #32
 8106c3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8106c40:	683b      	ldr	r3, [r7, #0]
 8106c42:	689b      	ldr	r3, [r3, #8]
 8106c44:	011b      	lsls	r3, r3, #4
 8106c46:	697a      	ldr	r2, [r7, #20]
 8106c48:	4313      	orrs	r3, r2
 8106c4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8106c4c:	687b      	ldr	r3, [r7, #4]
 8106c4e:	4a28      	ldr	r2, [pc, #160]	; (8106cf0 <TIM_OC2_SetConfig+0x100>)
 8106c50:	4293      	cmp	r3, r2
 8106c52:	d003      	beq.n	8106c5c <TIM_OC2_SetConfig+0x6c>
 8106c54:	687b      	ldr	r3, [r7, #4]
 8106c56:	4a27      	ldr	r2, [pc, #156]	; (8106cf4 <TIM_OC2_SetConfig+0x104>)
 8106c58:	4293      	cmp	r3, r2
 8106c5a:	d10d      	bne.n	8106c78 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8106c5c:	697b      	ldr	r3, [r7, #20]
 8106c5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8106c62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8106c64:	683b      	ldr	r3, [r7, #0]
 8106c66:	68db      	ldr	r3, [r3, #12]
 8106c68:	011b      	lsls	r3, r3, #4
 8106c6a:	697a      	ldr	r2, [r7, #20]
 8106c6c:	4313      	orrs	r3, r2
 8106c6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8106c70:	697b      	ldr	r3, [r7, #20]
 8106c72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8106c76:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106c78:	687b      	ldr	r3, [r7, #4]
 8106c7a:	4a1d      	ldr	r2, [pc, #116]	; (8106cf0 <TIM_OC2_SetConfig+0x100>)
 8106c7c:	4293      	cmp	r3, r2
 8106c7e:	d00f      	beq.n	8106ca0 <TIM_OC2_SetConfig+0xb0>
 8106c80:	687b      	ldr	r3, [r7, #4]
 8106c82:	4a1c      	ldr	r2, [pc, #112]	; (8106cf4 <TIM_OC2_SetConfig+0x104>)
 8106c84:	4293      	cmp	r3, r2
 8106c86:	d00b      	beq.n	8106ca0 <TIM_OC2_SetConfig+0xb0>
 8106c88:	687b      	ldr	r3, [r7, #4]
 8106c8a:	4a1b      	ldr	r2, [pc, #108]	; (8106cf8 <TIM_OC2_SetConfig+0x108>)
 8106c8c:	4293      	cmp	r3, r2
 8106c8e:	d007      	beq.n	8106ca0 <TIM_OC2_SetConfig+0xb0>
 8106c90:	687b      	ldr	r3, [r7, #4]
 8106c92:	4a1a      	ldr	r2, [pc, #104]	; (8106cfc <TIM_OC2_SetConfig+0x10c>)
 8106c94:	4293      	cmp	r3, r2
 8106c96:	d003      	beq.n	8106ca0 <TIM_OC2_SetConfig+0xb0>
 8106c98:	687b      	ldr	r3, [r7, #4]
 8106c9a:	4a19      	ldr	r2, [pc, #100]	; (8106d00 <TIM_OC2_SetConfig+0x110>)
 8106c9c:	4293      	cmp	r3, r2
 8106c9e:	d113      	bne.n	8106cc8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8106ca0:	693b      	ldr	r3, [r7, #16]
 8106ca2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106ca6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8106ca8:	693b      	ldr	r3, [r7, #16]
 8106caa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106cae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8106cb0:	683b      	ldr	r3, [r7, #0]
 8106cb2:	695b      	ldr	r3, [r3, #20]
 8106cb4:	009b      	lsls	r3, r3, #2
 8106cb6:	693a      	ldr	r2, [r7, #16]
 8106cb8:	4313      	orrs	r3, r2
 8106cba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8106cbc:	683b      	ldr	r3, [r7, #0]
 8106cbe:	699b      	ldr	r3, [r3, #24]
 8106cc0:	009b      	lsls	r3, r3, #2
 8106cc2:	693a      	ldr	r2, [r7, #16]
 8106cc4:	4313      	orrs	r3, r2
 8106cc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106cc8:	687b      	ldr	r3, [r7, #4]
 8106cca:	693a      	ldr	r2, [r7, #16]
 8106ccc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8106cce:	687b      	ldr	r3, [r7, #4]
 8106cd0:	68fa      	ldr	r2, [r7, #12]
 8106cd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8106cd4:	683b      	ldr	r3, [r7, #0]
 8106cd6:	685a      	ldr	r2, [r3, #4]
 8106cd8:	687b      	ldr	r3, [r7, #4]
 8106cda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106cdc:	687b      	ldr	r3, [r7, #4]
 8106cde:	697a      	ldr	r2, [r7, #20]
 8106ce0:	621a      	str	r2, [r3, #32]
}
 8106ce2:	bf00      	nop
 8106ce4:	371c      	adds	r7, #28
 8106ce6:	46bd      	mov	sp, r7
 8106ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106cec:	4770      	bx	lr
 8106cee:	bf00      	nop
 8106cf0:	40010000 	.word	0x40010000
 8106cf4:	40010400 	.word	0x40010400
 8106cf8:	40014000 	.word	0x40014000
 8106cfc:	40014400 	.word	0x40014400
 8106d00:	40014800 	.word	0x40014800

08106d04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106d04:	b480      	push	{r7}
 8106d06:	b087      	sub	sp, #28
 8106d08:	af00      	add	r7, sp, #0
 8106d0a:	6078      	str	r0, [r7, #4]
 8106d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8106d0e:	687b      	ldr	r3, [r7, #4]
 8106d10:	6a1b      	ldr	r3, [r3, #32]
 8106d12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8106d16:	687b      	ldr	r3, [r7, #4]
 8106d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106d1a:	687b      	ldr	r3, [r7, #4]
 8106d1c:	6a1b      	ldr	r3, [r3, #32]
 8106d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106d20:	687b      	ldr	r3, [r7, #4]
 8106d22:	685b      	ldr	r3, [r3, #4]
 8106d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106d26:	687b      	ldr	r3, [r7, #4]
 8106d28:	69db      	ldr	r3, [r3, #28]
 8106d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8106d2c:	68fb      	ldr	r3, [r7, #12]
 8106d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8106d38:	68fb      	ldr	r3, [r7, #12]
 8106d3a:	f023 0303 	bic.w	r3, r3, #3
 8106d3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106d40:	683b      	ldr	r3, [r7, #0]
 8106d42:	681b      	ldr	r3, [r3, #0]
 8106d44:	68fa      	ldr	r2, [r7, #12]
 8106d46:	4313      	orrs	r3, r2
 8106d48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8106d4a:	697b      	ldr	r3, [r7, #20]
 8106d4c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8106d50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8106d52:	683b      	ldr	r3, [r7, #0]
 8106d54:	689b      	ldr	r3, [r3, #8]
 8106d56:	021b      	lsls	r3, r3, #8
 8106d58:	697a      	ldr	r2, [r7, #20]
 8106d5a:	4313      	orrs	r3, r2
 8106d5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8106d5e:	687b      	ldr	r3, [r7, #4]
 8106d60:	4a27      	ldr	r2, [pc, #156]	; (8106e00 <TIM_OC3_SetConfig+0xfc>)
 8106d62:	4293      	cmp	r3, r2
 8106d64:	d003      	beq.n	8106d6e <TIM_OC3_SetConfig+0x6a>
 8106d66:	687b      	ldr	r3, [r7, #4]
 8106d68:	4a26      	ldr	r2, [pc, #152]	; (8106e04 <TIM_OC3_SetConfig+0x100>)
 8106d6a:	4293      	cmp	r3, r2
 8106d6c:	d10d      	bne.n	8106d8a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8106d6e:	697b      	ldr	r3, [r7, #20]
 8106d70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8106d74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8106d76:	683b      	ldr	r3, [r7, #0]
 8106d78:	68db      	ldr	r3, [r3, #12]
 8106d7a:	021b      	lsls	r3, r3, #8
 8106d7c:	697a      	ldr	r2, [r7, #20]
 8106d7e:	4313      	orrs	r3, r2
 8106d80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8106d82:	697b      	ldr	r3, [r7, #20]
 8106d84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8106d88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106d8a:	687b      	ldr	r3, [r7, #4]
 8106d8c:	4a1c      	ldr	r2, [pc, #112]	; (8106e00 <TIM_OC3_SetConfig+0xfc>)
 8106d8e:	4293      	cmp	r3, r2
 8106d90:	d00f      	beq.n	8106db2 <TIM_OC3_SetConfig+0xae>
 8106d92:	687b      	ldr	r3, [r7, #4]
 8106d94:	4a1b      	ldr	r2, [pc, #108]	; (8106e04 <TIM_OC3_SetConfig+0x100>)
 8106d96:	4293      	cmp	r3, r2
 8106d98:	d00b      	beq.n	8106db2 <TIM_OC3_SetConfig+0xae>
 8106d9a:	687b      	ldr	r3, [r7, #4]
 8106d9c:	4a1a      	ldr	r2, [pc, #104]	; (8106e08 <TIM_OC3_SetConfig+0x104>)
 8106d9e:	4293      	cmp	r3, r2
 8106da0:	d007      	beq.n	8106db2 <TIM_OC3_SetConfig+0xae>
 8106da2:	687b      	ldr	r3, [r7, #4]
 8106da4:	4a19      	ldr	r2, [pc, #100]	; (8106e0c <TIM_OC3_SetConfig+0x108>)
 8106da6:	4293      	cmp	r3, r2
 8106da8:	d003      	beq.n	8106db2 <TIM_OC3_SetConfig+0xae>
 8106daa:	687b      	ldr	r3, [r7, #4]
 8106dac:	4a18      	ldr	r2, [pc, #96]	; (8106e10 <TIM_OC3_SetConfig+0x10c>)
 8106dae:	4293      	cmp	r3, r2
 8106db0:	d113      	bne.n	8106dda <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8106db2:	693b      	ldr	r3, [r7, #16]
 8106db4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8106db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8106dba:	693b      	ldr	r3, [r7, #16]
 8106dbc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8106dc2:	683b      	ldr	r3, [r7, #0]
 8106dc4:	695b      	ldr	r3, [r3, #20]
 8106dc6:	011b      	lsls	r3, r3, #4
 8106dc8:	693a      	ldr	r2, [r7, #16]
 8106dca:	4313      	orrs	r3, r2
 8106dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8106dce:	683b      	ldr	r3, [r7, #0]
 8106dd0:	699b      	ldr	r3, [r3, #24]
 8106dd2:	011b      	lsls	r3, r3, #4
 8106dd4:	693a      	ldr	r2, [r7, #16]
 8106dd6:	4313      	orrs	r3, r2
 8106dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106dda:	687b      	ldr	r3, [r7, #4]
 8106ddc:	693a      	ldr	r2, [r7, #16]
 8106dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106de0:	687b      	ldr	r3, [r7, #4]
 8106de2:	68fa      	ldr	r2, [r7, #12]
 8106de4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8106de6:	683b      	ldr	r3, [r7, #0]
 8106de8:	685a      	ldr	r2, [r3, #4]
 8106dea:	687b      	ldr	r3, [r7, #4]
 8106dec:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106dee:	687b      	ldr	r3, [r7, #4]
 8106df0:	697a      	ldr	r2, [r7, #20]
 8106df2:	621a      	str	r2, [r3, #32]
}
 8106df4:	bf00      	nop
 8106df6:	371c      	adds	r7, #28
 8106df8:	46bd      	mov	sp, r7
 8106dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106dfe:	4770      	bx	lr
 8106e00:	40010000 	.word	0x40010000
 8106e04:	40010400 	.word	0x40010400
 8106e08:	40014000 	.word	0x40014000
 8106e0c:	40014400 	.word	0x40014400
 8106e10:	40014800 	.word	0x40014800

08106e14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8106e14:	b480      	push	{r7}
 8106e16:	b087      	sub	sp, #28
 8106e18:	af00      	add	r7, sp, #0
 8106e1a:	6078      	str	r0, [r7, #4]
 8106e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8106e1e:	687b      	ldr	r3, [r7, #4]
 8106e20:	6a1b      	ldr	r3, [r3, #32]
 8106e22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8106e26:	687b      	ldr	r3, [r7, #4]
 8106e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106e2a:	687b      	ldr	r3, [r7, #4]
 8106e2c:	6a1b      	ldr	r3, [r3, #32]
 8106e2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106e30:	687b      	ldr	r3, [r7, #4]
 8106e32:	685b      	ldr	r3, [r3, #4]
 8106e34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8106e36:	687b      	ldr	r3, [r7, #4]
 8106e38:	69db      	ldr	r3, [r3, #28]
 8106e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8106e3c:	68fb      	ldr	r3, [r7, #12]
 8106e3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106e42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8106e48:	68fb      	ldr	r3, [r7, #12]
 8106e4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8106e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106e50:	683b      	ldr	r3, [r7, #0]
 8106e52:	681b      	ldr	r3, [r3, #0]
 8106e54:	021b      	lsls	r3, r3, #8
 8106e56:	68fa      	ldr	r2, [r7, #12]
 8106e58:	4313      	orrs	r3, r2
 8106e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8106e5c:	693b      	ldr	r3, [r7, #16]
 8106e5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8106e62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8106e64:	683b      	ldr	r3, [r7, #0]
 8106e66:	689b      	ldr	r3, [r3, #8]
 8106e68:	031b      	lsls	r3, r3, #12
 8106e6a:	693a      	ldr	r2, [r7, #16]
 8106e6c:	4313      	orrs	r3, r2
 8106e6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106e70:	687b      	ldr	r3, [r7, #4]
 8106e72:	4a18      	ldr	r2, [pc, #96]	; (8106ed4 <TIM_OC4_SetConfig+0xc0>)
 8106e74:	4293      	cmp	r3, r2
 8106e76:	d00f      	beq.n	8106e98 <TIM_OC4_SetConfig+0x84>
 8106e78:	687b      	ldr	r3, [r7, #4]
 8106e7a:	4a17      	ldr	r2, [pc, #92]	; (8106ed8 <TIM_OC4_SetConfig+0xc4>)
 8106e7c:	4293      	cmp	r3, r2
 8106e7e:	d00b      	beq.n	8106e98 <TIM_OC4_SetConfig+0x84>
 8106e80:	687b      	ldr	r3, [r7, #4]
 8106e82:	4a16      	ldr	r2, [pc, #88]	; (8106edc <TIM_OC4_SetConfig+0xc8>)
 8106e84:	4293      	cmp	r3, r2
 8106e86:	d007      	beq.n	8106e98 <TIM_OC4_SetConfig+0x84>
 8106e88:	687b      	ldr	r3, [r7, #4]
 8106e8a:	4a15      	ldr	r2, [pc, #84]	; (8106ee0 <TIM_OC4_SetConfig+0xcc>)
 8106e8c:	4293      	cmp	r3, r2
 8106e8e:	d003      	beq.n	8106e98 <TIM_OC4_SetConfig+0x84>
 8106e90:	687b      	ldr	r3, [r7, #4]
 8106e92:	4a14      	ldr	r2, [pc, #80]	; (8106ee4 <TIM_OC4_SetConfig+0xd0>)
 8106e94:	4293      	cmp	r3, r2
 8106e96:	d109      	bne.n	8106eac <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8106e98:	697b      	ldr	r3, [r7, #20]
 8106e9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8106e9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8106ea0:	683b      	ldr	r3, [r7, #0]
 8106ea2:	695b      	ldr	r3, [r3, #20]
 8106ea4:	019b      	lsls	r3, r3, #6
 8106ea6:	697a      	ldr	r2, [r7, #20]
 8106ea8:	4313      	orrs	r3, r2
 8106eaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106eac:	687b      	ldr	r3, [r7, #4]
 8106eae:	697a      	ldr	r2, [r7, #20]
 8106eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8106eb2:	687b      	ldr	r3, [r7, #4]
 8106eb4:	68fa      	ldr	r2, [r7, #12]
 8106eb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8106eb8:	683b      	ldr	r3, [r7, #0]
 8106eba:	685a      	ldr	r2, [r3, #4]
 8106ebc:	687b      	ldr	r3, [r7, #4]
 8106ebe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106ec0:	687b      	ldr	r3, [r7, #4]
 8106ec2:	693a      	ldr	r2, [r7, #16]
 8106ec4:	621a      	str	r2, [r3, #32]
}
 8106ec6:	bf00      	nop
 8106ec8:	371c      	adds	r7, #28
 8106eca:	46bd      	mov	sp, r7
 8106ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106ed0:	4770      	bx	lr
 8106ed2:	bf00      	nop
 8106ed4:	40010000 	.word	0x40010000
 8106ed8:	40010400 	.word	0x40010400
 8106edc:	40014000 	.word	0x40014000
 8106ee0:	40014400 	.word	0x40014400
 8106ee4:	40014800 	.word	0x40014800

08106ee8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8106ee8:	b480      	push	{r7}
 8106eea:	b087      	sub	sp, #28
 8106eec:	af00      	add	r7, sp, #0
 8106eee:	6078      	str	r0, [r7, #4]
 8106ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8106ef2:	687b      	ldr	r3, [r7, #4]
 8106ef4:	6a1b      	ldr	r3, [r3, #32]
 8106ef6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8106efa:	687b      	ldr	r3, [r7, #4]
 8106efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106efe:	687b      	ldr	r3, [r7, #4]
 8106f00:	6a1b      	ldr	r3, [r3, #32]
 8106f02:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106f04:	687b      	ldr	r3, [r7, #4]
 8106f06:	685b      	ldr	r3, [r3, #4]
 8106f08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106f0a:	687b      	ldr	r3, [r7, #4]
 8106f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8106f10:	68fb      	ldr	r3, [r7, #12]
 8106f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8106f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8106f1c:	683b      	ldr	r3, [r7, #0]
 8106f1e:	681b      	ldr	r3, [r3, #0]
 8106f20:	68fa      	ldr	r2, [r7, #12]
 8106f22:	4313      	orrs	r3, r2
 8106f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8106f26:	693b      	ldr	r3, [r7, #16]
 8106f28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8106f2c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8106f2e:	683b      	ldr	r3, [r7, #0]
 8106f30:	689b      	ldr	r3, [r3, #8]
 8106f32:	041b      	lsls	r3, r3, #16
 8106f34:	693a      	ldr	r2, [r7, #16]
 8106f36:	4313      	orrs	r3, r2
 8106f38:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8106f3a:	687b      	ldr	r3, [r7, #4]
 8106f3c:	4a17      	ldr	r2, [pc, #92]	; (8106f9c <TIM_OC5_SetConfig+0xb4>)
 8106f3e:	4293      	cmp	r3, r2
 8106f40:	d00f      	beq.n	8106f62 <TIM_OC5_SetConfig+0x7a>
 8106f42:	687b      	ldr	r3, [r7, #4]
 8106f44:	4a16      	ldr	r2, [pc, #88]	; (8106fa0 <TIM_OC5_SetConfig+0xb8>)
 8106f46:	4293      	cmp	r3, r2
 8106f48:	d00b      	beq.n	8106f62 <TIM_OC5_SetConfig+0x7a>
 8106f4a:	687b      	ldr	r3, [r7, #4]
 8106f4c:	4a15      	ldr	r2, [pc, #84]	; (8106fa4 <TIM_OC5_SetConfig+0xbc>)
 8106f4e:	4293      	cmp	r3, r2
 8106f50:	d007      	beq.n	8106f62 <TIM_OC5_SetConfig+0x7a>
 8106f52:	687b      	ldr	r3, [r7, #4]
 8106f54:	4a14      	ldr	r2, [pc, #80]	; (8106fa8 <TIM_OC5_SetConfig+0xc0>)
 8106f56:	4293      	cmp	r3, r2
 8106f58:	d003      	beq.n	8106f62 <TIM_OC5_SetConfig+0x7a>
 8106f5a:	687b      	ldr	r3, [r7, #4]
 8106f5c:	4a13      	ldr	r2, [pc, #76]	; (8106fac <TIM_OC5_SetConfig+0xc4>)
 8106f5e:	4293      	cmp	r3, r2
 8106f60:	d109      	bne.n	8106f76 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8106f62:	697b      	ldr	r3, [r7, #20]
 8106f64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8106f68:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8106f6a:	683b      	ldr	r3, [r7, #0]
 8106f6c:	695b      	ldr	r3, [r3, #20]
 8106f6e:	021b      	lsls	r3, r3, #8
 8106f70:	697a      	ldr	r2, [r7, #20]
 8106f72:	4313      	orrs	r3, r2
 8106f74:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8106f76:	687b      	ldr	r3, [r7, #4]
 8106f78:	697a      	ldr	r2, [r7, #20]
 8106f7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8106f7c:	687b      	ldr	r3, [r7, #4]
 8106f7e:	68fa      	ldr	r2, [r7, #12]
 8106f80:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8106f82:	683b      	ldr	r3, [r7, #0]
 8106f84:	685a      	ldr	r2, [r3, #4]
 8106f86:	687b      	ldr	r3, [r7, #4]
 8106f88:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8106f8a:	687b      	ldr	r3, [r7, #4]
 8106f8c:	693a      	ldr	r2, [r7, #16]
 8106f8e:	621a      	str	r2, [r3, #32]
}
 8106f90:	bf00      	nop
 8106f92:	371c      	adds	r7, #28
 8106f94:	46bd      	mov	sp, r7
 8106f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f9a:	4770      	bx	lr
 8106f9c:	40010000 	.word	0x40010000
 8106fa0:	40010400 	.word	0x40010400
 8106fa4:	40014000 	.word	0x40014000
 8106fa8:	40014400 	.word	0x40014400
 8106fac:	40014800 	.word	0x40014800

08106fb0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8106fb0:	b480      	push	{r7}
 8106fb2:	b087      	sub	sp, #28
 8106fb4:	af00      	add	r7, sp, #0
 8106fb6:	6078      	str	r0, [r7, #4]
 8106fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8106fba:	687b      	ldr	r3, [r7, #4]
 8106fbc:	6a1b      	ldr	r3, [r3, #32]
 8106fbe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8106fc2:	687b      	ldr	r3, [r7, #4]
 8106fc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8106fc6:	687b      	ldr	r3, [r7, #4]
 8106fc8:	6a1b      	ldr	r3, [r3, #32]
 8106fca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8106fcc:	687b      	ldr	r3, [r7, #4]
 8106fce:	685b      	ldr	r3, [r3, #4]
 8106fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8106fd2:	687b      	ldr	r3, [r7, #4]
 8106fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8106fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8106fd8:	68fb      	ldr	r3, [r7, #12]
 8106fda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8106fde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8106fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8106fe4:	683b      	ldr	r3, [r7, #0]
 8106fe6:	681b      	ldr	r3, [r3, #0]
 8106fe8:	021b      	lsls	r3, r3, #8
 8106fea:	68fa      	ldr	r2, [r7, #12]
 8106fec:	4313      	orrs	r3, r2
 8106fee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8106ff0:	693b      	ldr	r3, [r7, #16]
 8106ff2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8106ff6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8106ff8:	683b      	ldr	r3, [r7, #0]
 8106ffa:	689b      	ldr	r3, [r3, #8]
 8106ffc:	051b      	lsls	r3, r3, #20
 8106ffe:	693a      	ldr	r2, [r7, #16]
 8107000:	4313      	orrs	r3, r2
 8107002:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8107004:	687b      	ldr	r3, [r7, #4]
 8107006:	4a18      	ldr	r2, [pc, #96]	; (8107068 <TIM_OC6_SetConfig+0xb8>)
 8107008:	4293      	cmp	r3, r2
 810700a:	d00f      	beq.n	810702c <TIM_OC6_SetConfig+0x7c>
 810700c:	687b      	ldr	r3, [r7, #4]
 810700e:	4a17      	ldr	r2, [pc, #92]	; (810706c <TIM_OC6_SetConfig+0xbc>)
 8107010:	4293      	cmp	r3, r2
 8107012:	d00b      	beq.n	810702c <TIM_OC6_SetConfig+0x7c>
 8107014:	687b      	ldr	r3, [r7, #4]
 8107016:	4a16      	ldr	r2, [pc, #88]	; (8107070 <TIM_OC6_SetConfig+0xc0>)
 8107018:	4293      	cmp	r3, r2
 810701a:	d007      	beq.n	810702c <TIM_OC6_SetConfig+0x7c>
 810701c:	687b      	ldr	r3, [r7, #4]
 810701e:	4a15      	ldr	r2, [pc, #84]	; (8107074 <TIM_OC6_SetConfig+0xc4>)
 8107020:	4293      	cmp	r3, r2
 8107022:	d003      	beq.n	810702c <TIM_OC6_SetConfig+0x7c>
 8107024:	687b      	ldr	r3, [r7, #4]
 8107026:	4a14      	ldr	r2, [pc, #80]	; (8107078 <TIM_OC6_SetConfig+0xc8>)
 8107028:	4293      	cmp	r3, r2
 810702a:	d109      	bne.n	8107040 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810702c:	697b      	ldr	r3, [r7, #20]
 810702e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8107032:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8107034:	683b      	ldr	r3, [r7, #0]
 8107036:	695b      	ldr	r3, [r3, #20]
 8107038:	029b      	lsls	r3, r3, #10
 810703a:	697a      	ldr	r2, [r7, #20]
 810703c:	4313      	orrs	r3, r2
 810703e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8107040:	687b      	ldr	r3, [r7, #4]
 8107042:	697a      	ldr	r2, [r7, #20]
 8107044:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8107046:	687b      	ldr	r3, [r7, #4]
 8107048:	68fa      	ldr	r2, [r7, #12]
 810704a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810704c:	683b      	ldr	r3, [r7, #0]
 810704e:	685a      	ldr	r2, [r3, #4]
 8107050:	687b      	ldr	r3, [r7, #4]
 8107052:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8107054:	687b      	ldr	r3, [r7, #4]
 8107056:	693a      	ldr	r2, [r7, #16]
 8107058:	621a      	str	r2, [r3, #32]
}
 810705a:	bf00      	nop
 810705c:	371c      	adds	r7, #28
 810705e:	46bd      	mov	sp, r7
 8107060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107064:	4770      	bx	lr
 8107066:	bf00      	nop
 8107068:	40010000 	.word	0x40010000
 810706c:	40010400 	.word	0x40010400
 8107070:	40014000 	.word	0x40014000
 8107074:	40014400 	.word	0x40014400
 8107078:	40014800 	.word	0x40014800

0810707c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 810707c:	b480      	push	{r7}
 810707e:	b087      	sub	sp, #28
 8107080:	af00      	add	r7, sp, #0
 8107082:	60f8      	str	r0, [r7, #12]
 8107084:	60b9      	str	r1, [r7, #8]
 8107086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8107088:	68fb      	ldr	r3, [r7, #12]
 810708a:	6a1b      	ldr	r3, [r3, #32]
 810708c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810708e:	68fb      	ldr	r3, [r7, #12]
 8107090:	6a1b      	ldr	r3, [r3, #32]
 8107092:	f023 0201 	bic.w	r2, r3, #1
 8107096:	68fb      	ldr	r3, [r7, #12]
 8107098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810709a:	68fb      	ldr	r3, [r7, #12]
 810709c:	699b      	ldr	r3, [r3, #24]
 810709e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 81070a0:	693b      	ldr	r3, [r7, #16]
 81070a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 81070a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 81070a8:	687b      	ldr	r3, [r7, #4]
 81070aa:	011b      	lsls	r3, r3, #4
 81070ac:	693a      	ldr	r2, [r7, #16]
 81070ae:	4313      	orrs	r3, r2
 81070b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 81070b2:	697b      	ldr	r3, [r7, #20]
 81070b4:	f023 030a 	bic.w	r3, r3, #10
 81070b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 81070ba:	697a      	ldr	r2, [r7, #20]
 81070bc:	68bb      	ldr	r3, [r7, #8]
 81070be:	4313      	orrs	r3, r2
 81070c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 81070c2:	68fb      	ldr	r3, [r7, #12]
 81070c4:	693a      	ldr	r2, [r7, #16]
 81070c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 81070c8:	68fb      	ldr	r3, [r7, #12]
 81070ca:	697a      	ldr	r2, [r7, #20]
 81070cc:	621a      	str	r2, [r3, #32]
}
 81070ce:	bf00      	nop
 81070d0:	371c      	adds	r7, #28
 81070d2:	46bd      	mov	sp, r7
 81070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81070d8:	4770      	bx	lr

081070da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 81070da:	b480      	push	{r7}
 81070dc:	b087      	sub	sp, #28
 81070de:	af00      	add	r7, sp, #0
 81070e0:	60f8      	str	r0, [r7, #12]
 81070e2:	60b9      	str	r1, [r7, #8]
 81070e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 81070e6:	68fb      	ldr	r3, [r7, #12]
 81070e8:	6a1b      	ldr	r3, [r3, #32]
 81070ea:	f023 0210 	bic.w	r2, r3, #16
 81070ee:	68fb      	ldr	r3, [r7, #12]
 81070f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 81070f2:	68fb      	ldr	r3, [r7, #12]
 81070f4:	699b      	ldr	r3, [r3, #24]
 81070f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 81070f8:	68fb      	ldr	r3, [r7, #12]
 81070fa:	6a1b      	ldr	r3, [r3, #32]
 81070fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 81070fe:	697b      	ldr	r3, [r7, #20]
 8107100:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8107104:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8107106:	687b      	ldr	r3, [r7, #4]
 8107108:	031b      	lsls	r3, r3, #12
 810710a:	697a      	ldr	r2, [r7, #20]
 810710c:	4313      	orrs	r3, r2
 810710e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8107110:	693b      	ldr	r3, [r7, #16]
 8107112:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8107116:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8107118:	68bb      	ldr	r3, [r7, #8]
 810711a:	011b      	lsls	r3, r3, #4
 810711c:	693a      	ldr	r2, [r7, #16]
 810711e:	4313      	orrs	r3, r2
 8107120:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8107122:	68fb      	ldr	r3, [r7, #12]
 8107124:	697a      	ldr	r2, [r7, #20]
 8107126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8107128:	68fb      	ldr	r3, [r7, #12]
 810712a:	693a      	ldr	r2, [r7, #16]
 810712c:	621a      	str	r2, [r3, #32]
}
 810712e:	bf00      	nop
 8107130:	371c      	adds	r7, #28
 8107132:	46bd      	mov	sp, r7
 8107134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107138:	4770      	bx	lr

0810713a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 810713a:	b480      	push	{r7}
 810713c:	b085      	sub	sp, #20
 810713e:	af00      	add	r7, sp, #0
 8107140:	6078      	str	r0, [r7, #4]
 8107142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8107144:	687b      	ldr	r3, [r7, #4]
 8107146:	689b      	ldr	r3, [r3, #8]
 8107148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 810714a:	68fb      	ldr	r3, [r7, #12]
 810714c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8107150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107154:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8107156:	683a      	ldr	r2, [r7, #0]
 8107158:	68fb      	ldr	r3, [r7, #12]
 810715a:	4313      	orrs	r3, r2
 810715c:	f043 0307 	orr.w	r3, r3, #7
 8107160:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8107162:	687b      	ldr	r3, [r7, #4]
 8107164:	68fa      	ldr	r2, [r7, #12]
 8107166:	609a      	str	r2, [r3, #8]
}
 8107168:	bf00      	nop
 810716a:	3714      	adds	r7, #20
 810716c:	46bd      	mov	sp, r7
 810716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107172:	4770      	bx	lr

08107174 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8107174:	b480      	push	{r7}
 8107176:	b087      	sub	sp, #28
 8107178:	af00      	add	r7, sp, #0
 810717a:	60f8      	str	r0, [r7, #12]
 810717c:	60b9      	str	r1, [r7, #8]
 810717e:	607a      	str	r2, [r7, #4]
 8107180:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8107182:	68fb      	ldr	r3, [r7, #12]
 8107184:	689b      	ldr	r3, [r3, #8]
 8107186:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8107188:	697b      	ldr	r3, [r7, #20]
 810718a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 810718e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8107190:	683b      	ldr	r3, [r7, #0]
 8107192:	021a      	lsls	r2, r3, #8
 8107194:	687b      	ldr	r3, [r7, #4]
 8107196:	431a      	orrs	r2, r3
 8107198:	68bb      	ldr	r3, [r7, #8]
 810719a:	4313      	orrs	r3, r2
 810719c:	697a      	ldr	r2, [r7, #20]
 810719e:	4313      	orrs	r3, r2
 81071a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 81071a2:	68fb      	ldr	r3, [r7, #12]
 81071a4:	697a      	ldr	r2, [r7, #20]
 81071a6:	609a      	str	r2, [r3, #8]
}
 81071a8:	bf00      	nop
 81071aa:	371c      	adds	r7, #28
 81071ac:	46bd      	mov	sp, r7
 81071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071b2:	4770      	bx	lr

081071b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 81071b4:	b480      	push	{r7}
 81071b6:	b087      	sub	sp, #28
 81071b8:	af00      	add	r7, sp, #0
 81071ba:	60f8      	str	r0, [r7, #12]
 81071bc:	60b9      	str	r1, [r7, #8]
 81071be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 81071c0:	68bb      	ldr	r3, [r7, #8]
 81071c2:	f003 031f 	and.w	r3, r3, #31
 81071c6:	2201      	movs	r2, #1
 81071c8:	fa02 f303 	lsl.w	r3, r2, r3
 81071cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 81071ce:	68fb      	ldr	r3, [r7, #12]
 81071d0:	6a1a      	ldr	r2, [r3, #32]
 81071d2:	697b      	ldr	r3, [r7, #20]
 81071d4:	43db      	mvns	r3, r3
 81071d6:	401a      	ands	r2, r3
 81071d8:	68fb      	ldr	r3, [r7, #12]
 81071da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 81071dc:	68fb      	ldr	r3, [r7, #12]
 81071de:	6a1a      	ldr	r2, [r3, #32]
 81071e0:	68bb      	ldr	r3, [r7, #8]
 81071e2:	f003 031f 	and.w	r3, r3, #31
 81071e6:	6879      	ldr	r1, [r7, #4]
 81071e8:	fa01 f303 	lsl.w	r3, r1, r3
 81071ec:	431a      	orrs	r2, r3
 81071ee:	68fb      	ldr	r3, [r7, #12]
 81071f0:	621a      	str	r2, [r3, #32]
}
 81071f2:	bf00      	nop
 81071f4:	371c      	adds	r7, #28
 81071f6:	46bd      	mov	sp, r7
 81071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81071fc:	4770      	bx	lr
	...

08107200 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8107200:	b480      	push	{r7}
 8107202:	b085      	sub	sp, #20
 8107204:	af00      	add	r7, sp, #0
 8107206:	6078      	str	r0, [r7, #4]
 8107208:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810720a:	687b      	ldr	r3, [r7, #4]
 810720c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107210:	2b01      	cmp	r3, #1
 8107212:	d101      	bne.n	8107218 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8107214:	2302      	movs	r3, #2
 8107216:	e06d      	b.n	81072f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8107218:	687b      	ldr	r3, [r7, #4]
 810721a:	2201      	movs	r2, #1
 810721c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8107220:	687b      	ldr	r3, [r7, #4]
 8107222:	2202      	movs	r2, #2
 8107224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8107228:	687b      	ldr	r3, [r7, #4]
 810722a:	681b      	ldr	r3, [r3, #0]
 810722c:	685b      	ldr	r3, [r3, #4]
 810722e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8107230:	687b      	ldr	r3, [r7, #4]
 8107232:	681b      	ldr	r3, [r3, #0]
 8107234:	689b      	ldr	r3, [r3, #8]
 8107236:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8107238:	687b      	ldr	r3, [r7, #4]
 810723a:	681b      	ldr	r3, [r3, #0]
 810723c:	4a30      	ldr	r2, [pc, #192]	; (8107300 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810723e:	4293      	cmp	r3, r2
 8107240:	d004      	beq.n	810724c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8107242:	687b      	ldr	r3, [r7, #4]
 8107244:	681b      	ldr	r3, [r3, #0]
 8107246:	4a2f      	ldr	r2, [pc, #188]	; (8107304 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8107248:	4293      	cmp	r3, r2
 810724a:	d108      	bne.n	810725e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810724c:	68fb      	ldr	r3, [r7, #12]
 810724e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8107252:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8107254:	683b      	ldr	r3, [r7, #0]
 8107256:	685b      	ldr	r3, [r3, #4]
 8107258:	68fa      	ldr	r2, [r7, #12]
 810725a:	4313      	orrs	r3, r2
 810725c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810725e:	68fb      	ldr	r3, [r7, #12]
 8107260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8107264:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8107266:	683b      	ldr	r3, [r7, #0]
 8107268:	681b      	ldr	r3, [r3, #0]
 810726a:	68fa      	ldr	r2, [r7, #12]
 810726c:	4313      	orrs	r3, r2
 810726e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8107270:	687b      	ldr	r3, [r7, #4]
 8107272:	681b      	ldr	r3, [r3, #0]
 8107274:	68fa      	ldr	r2, [r7, #12]
 8107276:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8107278:	687b      	ldr	r3, [r7, #4]
 810727a:	681b      	ldr	r3, [r3, #0]
 810727c:	4a20      	ldr	r2, [pc, #128]	; (8107300 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810727e:	4293      	cmp	r3, r2
 8107280:	d022      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107282:	687b      	ldr	r3, [r7, #4]
 8107284:	681b      	ldr	r3, [r3, #0]
 8107286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810728a:	d01d      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810728c:	687b      	ldr	r3, [r7, #4]
 810728e:	681b      	ldr	r3, [r3, #0]
 8107290:	4a1d      	ldr	r2, [pc, #116]	; (8107308 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8107292:	4293      	cmp	r3, r2
 8107294:	d018      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8107296:	687b      	ldr	r3, [r7, #4]
 8107298:	681b      	ldr	r3, [r3, #0]
 810729a:	4a1c      	ldr	r2, [pc, #112]	; (810730c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810729c:	4293      	cmp	r3, r2
 810729e:	d013      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81072a0:	687b      	ldr	r3, [r7, #4]
 81072a2:	681b      	ldr	r3, [r3, #0]
 81072a4:	4a1a      	ldr	r2, [pc, #104]	; (8107310 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 81072a6:	4293      	cmp	r3, r2
 81072a8:	d00e      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81072aa:	687b      	ldr	r3, [r7, #4]
 81072ac:	681b      	ldr	r3, [r3, #0]
 81072ae:	4a15      	ldr	r2, [pc, #84]	; (8107304 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 81072b0:	4293      	cmp	r3, r2
 81072b2:	d009      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81072b4:	687b      	ldr	r3, [r7, #4]
 81072b6:	681b      	ldr	r3, [r3, #0]
 81072b8:	4a16      	ldr	r2, [pc, #88]	; (8107314 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 81072ba:	4293      	cmp	r3, r2
 81072bc:	d004      	beq.n	81072c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 81072be:	687b      	ldr	r3, [r7, #4]
 81072c0:	681b      	ldr	r3, [r3, #0]
 81072c2:	4a15      	ldr	r2, [pc, #84]	; (8107318 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 81072c4:	4293      	cmp	r3, r2
 81072c6:	d10c      	bne.n	81072e2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 81072c8:	68bb      	ldr	r3, [r7, #8]
 81072ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 81072ce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 81072d0:	683b      	ldr	r3, [r7, #0]
 81072d2:	689b      	ldr	r3, [r3, #8]
 81072d4:	68ba      	ldr	r2, [r7, #8]
 81072d6:	4313      	orrs	r3, r2
 81072d8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 81072da:	687b      	ldr	r3, [r7, #4]
 81072dc:	681b      	ldr	r3, [r3, #0]
 81072de:	68ba      	ldr	r2, [r7, #8]
 81072e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 81072e2:	687b      	ldr	r3, [r7, #4]
 81072e4:	2201      	movs	r2, #1
 81072e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	2200      	movs	r2, #0
 81072ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 81072f2:	2300      	movs	r3, #0
}
 81072f4:	4618      	mov	r0, r3
 81072f6:	3714      	adds	r7, #20
 81072f8:	46bd      	mov	sp, r7
 81072fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 81072fe:	4770      	bx	lr
 8107300:	40010000 	.word	0x40010000
 8107304:	40010400 	.word	0x40010400
 8107308:	40000400 	.word	0x40000400
 810730c:	40000800 	.word	0x40000800
 8107310:	40000c00 	.word	0x40000c00
 8107314:	40001800 	.word	0x40001800
 8107318:	40014000 	.word	0x40014000

0810731c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 810731c:	b480      	push	{r7}
 810731e:	b085      	sub	sp, #20
 8107320:	af00      	add	r7, sp, #0
 8107322:	6078      	str	r0, [r7, #4]
 8107324:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8107326:	2300      	movs	r3, #0
 8107328:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 810732a:	687b      	ldr	r3, [r7, #4]
 810732c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8107330:	2b01      	cmp	r3, #1
 8107332:	d101      	bne.n	8107338 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8107334:	2302      	movs	r3, #2
 8107336:	e065      	b.n	8107404 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8107338:	687b      	ldr	r3, [r7, #4]
 810733a:	2201      	movs	r2, #1
 810733c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8107340:	68fb      	ldr	r3, [r7, #12]
 8107342:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8107346:	683b      	ldr	r3, [r7, #0]
 8107348:	68db      	ldr	r3, [r3, #12]
 810734a:	4313      	orrs	r3, r2
 810734c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 810734e:	68fb      	ldr	r3, [r7, #12]
 8107350:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8107354:	683b      	ldr	r3, [r7, #0]
 8107356:	689b      	ldr	r3, [r3, #8]
 8107358:	4313      	orrs	r3, r2
 810735a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 810735c:	68fb      	ldr	r3, [r7, #12]
 810735e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8107362:	683b      	ldr	r3, [r7, #0]
 8107364:	685b      	ldr	r3, [r3, #4]
 8107366:	4313      	orrs	r3, r2
 8107368:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810736a:	68fb      	ldr	r3, [r7, #12]
 810736c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8107370:	683b      	ldr	r3, [r7, #0]
 8107372:	681b      	ldr	r3, [r3, #0]
 8107374:	4313      	orrs	r3, r2
 8107376:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8107378:	68fb      	ldr	r3, [r7, #12]
 810737a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 810737e:	683b      	ldr	r3, [r7, #0]
 8107380:	691b      	ldr	r3, [r3, #16]
 8107382:	4313      	orrs	r3, r2
 8107384:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8107386:	68fb      	ldr	r3, [r7, #12]
 8107388:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 810738c:	683b      	ldr	r3, [r7, #0]
 810738e:	695b      	ldr	r3, [r3, #20]
 8107390:	4313      	orrs	r3, r2
 8107392:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8107394:	68fb      	ldr	r3, [r7, #12]
 8107396:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 810739a:	683b      	ldr	r3, [r7, #0]
 810739c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810739e:	4313      	orrs	r3, r2
 81073a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 81073a2:	68fb      	ldr	r3, [r7, #12]
 81073a4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 81073a8:	683b      	ldr	r3, [r7, #0]
 81073aa:	699b      	ldr	r3, [r3, #24]
 81073ac:	041b      	lsls	r3, r3, #16
 81073ae:	4313      	orrs	r3, r2
 81073b0:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 81073b2:	687b      	ldr	r3, [r7, #4]
 81073b4:	681b      	ldr	r3, [r3, #0]
 81073b6:	4a16      	ldr	r2, [pc, #88]	; (8107410 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 81073b8:	4293      	cmp	r3, r2
 81073ba:	d004      	beq.n	81073c6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 81073bc:	687b      	ldr	r3, [r7, #4]
 81073be:	681b      	ldr	r3, [r3, #0]
 81073c0:	4a14      	ldr	r2, [pc, #80]	; (8107414 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 81073c2:	4293      	cmp	r3, r2
 81073c4:	d115      	bne.n	81073f2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 81073c6:	68fb      	ldr	r3, [r7, #12]
 81073c8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 81073cc:	683b      	ldr	r3, [r7, #0]
 81073ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81073d0:	051b      	lsls	r3, r3, #20
 81073d2:	4313      	orrs	r3, r2
 81073d4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 81073d6:	68fb      	ldr	r3, [r7, #12]
 81073d8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 81073dc:	683b      	ldr	r3, [r7, #0]
 81073de:	69db      	ldr	r3, [r3, #28]
 81073e0:	4313      	orrs	r3, r2
 81073e2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 81073e4:	68fb      	ldr	r3, [r7, #12]
 81073e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 81073ea:	683b      	ldr	r3, [r7, #0]
 81073ec:	6a1b      	ldr	r3, [r3, #32]
 81073ee:	4313      	orrs	r3, r2
 81073f0:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 81073f2:	687b      	ldr	r3, [r7, #4]
 81073f4:	681b      	ldr	r3, [r3, #0]
 81073f6:	68fa      	ldr	r2, [r7, #12]
 81073f8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 81073fa:	687b      	ldr	r3, [r7, #4]
 81073fc:	2200      	movs	r2, #0
 81073fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8107402:	2300      	movs	r3, #0
}
 8107404:	4618      	mov	r0, r3
 8107406:	3714      	adds	r7, #20
 8107408:	46bd      	mov	sp, r7
 810740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810740e:	4770      	bx	lr
 8107410:	40010000 	.word	0x40010000
 8107414:	40010400 	.word	0x40010400

08107418 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8107418:	b580      	push	{r7, lr}
 810741a:	b082      	sub	sp, #8
 810741c:	af00      	add	r7, sp, #0
 810741e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8107420:	687b      	ldr	r3, [r7, #4]
 8107422:	2b00      	cmp	r3, #0
 8107424:	d101      	bne.n	810742a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8107426:	2301      	movs	r3, #1
 8107428:	e042      	b.n	81074b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810742a:	687b      	ldr	r3, [r7, #4]
 810742c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8107430:	2b00      	cmp	r3, #0
 8107432:	d106      	bne.n	8107442 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8107434:	687b      	ldr	r3, [r7, #4]
 8107436:	2200      	movs	r2, #0
 8107438:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810743c:	6878      	ldr	r0, [r7, #4]
 810743e:	f7fa fa7b 	bl	8101938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8107442:	687b      	ldr	r3, [r7, #4]
 8107444:	2224      	movs	r2, #36	; 0x24
 8107446:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810744a:	687b      	ldr	r3, [r7, #4]
 810744c:	681b      	ldr	r3, [r3, #0]
 810744e:	681a      	ldr	r2, [r3, #0]
 8107450:	687b      	ldr	r3, [r7, #4]
 8107452:	681b      	ldr	r3, [r3, #0]
 8107454:	f022 0201 	bic.w	r2, r2, #1
 8107458:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810745a:	6878      	ldr	r0, [r7, #4]
 810745c:	f000 f8c2 	bl	81075e4 <UART_SetConfig>
 8107460:	4603      	mov	r3, r0
 8107462:	2b01      	cmp	r3, #1
 8107464:	d101      	bne.n	810746a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8107466:	2301      	movs	r3, #1
 8107468:	e022      	b.n	81074b0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810746a:	687b      	ldr	r3, [r7, #4]
 810746c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810746e:	2b00      	cmp	r3, #0
 8107470:	d002      	beq.n	8107478 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8107472:	6878      	ldr	r0, [r7, #4]
 8107474:	f000 fe1e 	bl	81080b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107478:	687b      	ldr	r3, [r7, #4]
 810747a:	681b      	ldr	r3, [r3, #0]
 810747c:	685a      	ldr	r2, [r3, #4]
 810747e:	687b      	ldr	r3, [r7, #4]
 8107480:	681b      	ldr	r3, [r3, #0]
 8107482:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107486:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107488:	687b      	ldr	r3, [r7, #4]
 810748a:	681b      	ldr	r3, [r3, #0]
 810748c:	689a      	ldr	r2, [r3, #8]
 810748e:	687b      	ldr	r3, [r7, #4]
 8107490:	681b      	ldr	r3, [r3, #0]
 8107492:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107496:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107498:	687b      	ldr	r3, [r7, #4]
 810749a:	681b      	ldr	r3, [r3, #0]
 810749c:	681a      	ldr	r2, [r3, #0]
 810749e:	687b      	ldr	r3, [r7, #4]
 81074a0:	681b      	ldr	r3, [r3, #0]
 81074a2:	f042 0201 	orr.w	r2, r2, #1
 81074a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81074a8:	6878      	ldr	r0, [r7, #4]
 81074aa:	f000 fea5 	bl	81081f8 <UART_CheckIdleState>
 81074ae:	4603      	mov	r3, r0
}
 81074b0:	4618      	mov	r0, r3
 81074b2:	3708      	adds	r7, #8
 81074b4:	46bd      	mov	sp, r7
 81074b6:	bd80      	pop	{r7, pc}

081074b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 81074b8:	b580      	push	{r7, lr}
 81074ba:	b08a      	sub	sp, #40	; 0x28
 81074bc:	af02      	add	r7, sp, #8
 81074be:	60f8      	str	r0, [r7, #12]
 81074c0:	60b9      	str	r1, [r7, #8]
 81074c2:	603b      	str	r3, [r7, #0]
 81074c4:	4613      	mov	r3, r2
 81074c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 81074c8:	68fb      	ldr	r3, [r7, #12]
 81074ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81074ce:	2b20      	cmp	r3, #32
 81074d0:	f040 8083 	bne.w	81075da <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 81074d4:	68bb      	ldr	r3, [r7, #8]
 81074d6:	2b00      	cmp	r3, #0
 81074d8:	d002      	beq.n	81074e0 <HAL_UART_Transmit+0x28>
 81074da:	88fb      	ldrh	r3, [r7, #6]
 81074dc:	2b00      	cmp	r3, #0
 81074de:	d101      	bne.n	81074e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 81074e0:	2301      	movs	r3, #1
 81074e2:	e07b      	b.n	81075dc <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 81074e4:	68fb      	ldr	r3, [r7, #12]
 81074e6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81074ea:	2b01      	cmp	r3, #1
 81074ec:	d101      	bne.n	81074f2 <HAL_UART_Transmit+0x3a>
 81074ee:	2302      	movs	r3, #2
 81074f0:	e074      	b.n	81075dc <HAL_UART_Transmit+0x124>
 81074f2:	68fb      	ldr	r3, [r7, #12]
 81074f4:	2201      	movs	r2, #1
 81074f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 81074fa:	68fb      	ldr	r3, [r7, #12]
 81074fc:	2200      	movs	r2, #0
 81074fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8107502:	68fb      	ldr	r3, [r7, #12]
 8107504:	2221      	movs	r2, #33	; 0x21
 8107506:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810750a:	f7fa fc3d 	bl	8101d88 <HAL_GetTick>
 810750e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8107510:	68fb      	ldr	r3, [r7, #12]
 8107512:	88fa      	ldrh	r2, [r7, #6]
 8107514:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8107518:	68fb      	ldr	r3, [r7, #12]
 810751a:	88fa      	ldrh	r2, [r7, #6]
 810751c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8107520:	68fb      	ldr	r3, [r7, #12]
 8107522:	689b      	ldr	r3, [r3, #8]
 8107524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8107528:	d108      	bne.n	810753c <HAL_UART_Transmit+0x84>
 810752a:	68fb      	ldr	r3, [r7, #12]
 810752c:	691b      	ldr	r3, [r3, #16]
 810752e:	2b00      	cmp	r3, #0
 8107530:	d104      	bne.n	810753c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8107532:	2300      	movs	r3, #0
 8107534:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8107536:	68bb      	ldr	r3, [r7, #8]
 8107538:	61bb      	str	r3, [r7, #24]
 810753a:	e003      	b.n	8107544 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 810753c:	68bb      	ldr	r3, [r7, #8]
 810753e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8107540:	2300      	movs	r3, #0
 8107542:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8107544:	68fb      	ldr	r3, [r7, #12]
 8107546:	2200      	movs	r2, #0
 8107548:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 810754c:	e02c      	b.n	81075a8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810754e:	683b      	ldr	r3, [r7, #0]
 8107550:	9300      	str	r3, [sp, #0]
 8107552:	697b      	ldr	r3, [r7, #20]
 8107554:	2200      	movs	r2, #0
 8107556:	2180      	movs	r1, #128	; 0x80
 8107558:	68f8      	ldr	r0, [r7, #12]
 810755a:	f000 fe98 	bl	810828e <UART_WaitOnFlagUntilTimeout>
 810755e:	4603      	mov	r3, r0
 8107560:	2b00      	cmp	r3, #0
 8107562:	d001      	beq.n	8107568 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8107564:	2303      	movs	r3, #3
 8107566:	e039      	b.n	81075dc <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8107568:	69fb      	ldr	r3, [r7, #28]
 810756a:	2b00      	cmp	r3, #0
 810756c:	d10b      	bne.n	8107586 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 810756e:	69bb      	ldr	r3, [r7, #24]
 8107570:	881b      	ldrh	r3, [r3, #0]
 8107572:	461a      	mov	r2, r3
 8107574:	68fb      	ldr	r3, [r7, #12]
 8107576:	681b      	ldr	r3, [r3, #0]
 8107578:	f3c2 0208 	ubfx	r2, r2, #0, #9
 810757c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 810757e:	69bb      	ldr	r3, [r7, #24]
 8107580:	3302      	adds	r3, #2
 8107582:	61bb      	str	r3, [r7, #24]
 8107584:	e007      	b.n	8107596 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8107586:	69fb      	ldr	r3, [r7, #28]
 8107588:	781a      	ldrb	r2, [r3, #0]
 810758a:	68fb      	ldr	r3, [r7, #12]
 810758c:	681b      	ldr	r3, [r3, #0]
 810758e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8107590:	69fb      	ldr	r3, [r7, #28]
 8107592:	3301      	adds	r3, #1
 8107594:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8107596:	68fb      	ldr	r3, [r7, #12]
 8107598:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 810759c:	b29b      	uxth	r3, r3
 810759e:	3b01      	subs	r3, #1
 81075a0:	b29a      	uxth	r2, r3
 81075a2:	68fb      	ldr	r3, [r7, #12]
 81075a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81075a8:	68fb      	ldr	r3, [r7, #12]
 81075aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81075ae:	b29b      	uxth	r3, r3
 81075b0:	2b00      	cmp	r3, #0
 81075b2:	d1cc      	bne.n	810754e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 81075b4:	683b      	ldr	r3, [r7, #0]
 81075b6:	9300      	str	r3, [sp, #0]
 81075b8:	697b      	ldr	r3, [r7, #20]
 81075ba:	2200      	movs	r2, #0
 81075bc:	2140      	movs	r1, #64	; 0x40
 81075be:	68f8      	ldr	r0, [r7, #12]
 81075c0:	f000 fe65 	bl	810828e <UART_WaitOnFlagUntilTimeout>
 81075c4:	4603      	mov	r3, r0
 81075c6:	2b00      	cmp	r3, #0
 81075c8:	d001      	beq.n	81075ce <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 81075ca:	2303      	movs	r3, #3
 81075cc:	e006      	b.n	81075dc <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 81075ce:	68fb      	ldr	r3, [r7, #12]
 81075d0:	2220      	movs	r2, #32
 81075d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 81075d6:	2300      	movs	r3, #0
 81075d8:	e000      	b.n	81075dc <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 81075da:	2302      	movs	r3, #2
  }
}
 81075dc:	4618      	mov	r0, r3
 81075de:	3720      	adds	r7, #32
 81075e0:	46bd      	mov	sp, r7
 81075e2:	bd80      	pop	{r7, pc}

081075e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81075e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81075e8:	b092      	sub	sp, #72	; 0x48
 81075ea:	af00      	add	r7, sp, #0
 81075ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81075ee:	2300      	movs	r3, #0
 81075f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81075f4:	697b      	ldr	r3, [r7, #20]
 81075f6:	689a      	ldr	r2, [r3, #8]
 81075f8:	697b      	ldr	r3, [r7, #20]
 81075fa:	691b      	ldr	r3, [r3, #16]
 81075fc:	431a      	orrs	r2, r3
 81075fe:	697b      	ldr	r3, [r7, #20]
 8107600:	695b      	ldr	r3, [r3, #20]
 8107602:	431a      	orrs	r2, r3
 8107604:	697b      	ldr	r3, [r7, #20]
 8107606:	69db      	ldr	r3, [r3, #28]
 8107608:	4313      	orrs	r3, r2
 810760a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810760c:	697b      	ldr	r3, [r7, #20]
 810760e:	681b      	ldr	r3, [r3, #0]
 8107610:	681a      	ldr	r2, [r3, #0]
 8107612:	4bbd      	ldr	r3, [pc, #756]	; (8107908 <UART_SetConfig+0x324>)
 8107614:	4013      	ands	r3, r2
 8107616:	697a      	ldr	r2, [r7, #20]
 8107618:	6812      	ldr	r2, [r2, #0]
 810761a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 810761c:	430b      	orrs	r3, r1
 810761e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8107620:	697b      	ldr	r3, [r7, #20]
 8107622:	681b      	ldr	r3, [r3, #0]
 8107624:	685b      	ldr	r3, [r3, #4]
 8107626:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 810762a:	697b      	ldr	r3, [r7, #20]
 810762c:	68da      	ldr	r2, [r3, #12]
 810762e:	697b      	ldr	r3, [r7, #20]
 8107630:	681b      	ldr	r3, [r3, #0]
 8107632:	430a      	orrs	r2, r1
 8107634:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8107636:	697b      	ldr	r3, [r7, #20]
 8107638:	699b      	ldr	r3, [r3, #24]
 810763a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810763c:	697b      	ldr	r3, [r7, #20]
 810763e:	681b      	ldr	r3, [r3, #0]
 8107640:	4ab2      	ldr	r2, [pc, #712]	; (810790c <UART_SetConfig+0x328>)
 8107642:	4293      	cmp	r3, r2
 8107644:	d004      	beq.n	8107650 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8107646:	697b      	ldr	r3, [r7, #20]
 8107648:	6a1b      	ldr	r3, [r3, #32]
 810764a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 810764c:	4313      	orrs	r3, r2
 810764e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107650:	697b      	ldr	r3, [r7, #20]
 8107652:	681b      	ldr	r3, [r3, #0]
 8107654:	689b      	ldr	r3, [r3, #8]
 8107656:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 810765a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 810765e:	697a      	ldr	r2, [r7, #20]
 8107660:	6812      	ldr	r2, [r2, #0]
 8107662:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107664:	430b      	orrs	r3, r1
 8107666:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8107668:	697b      	ldr	r3, [r7, #20]
 810766a:	681b      	ldr	r3, [r3, #0]
 810766c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810766e:	f023 010f 	bic.w	r1, r3, #15
 8107672:	697b      	ldr	r3, [r7, #20]
 8107674:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107676:	697b      	ldr	r3, [r7, #20]
 8107678:	681b      	ldr	r3, [r3, #0]
 810767a:	430a      	orrs	r2, r1
 810767c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810767e:	697b      	ldr	r3, [r7, #20]
 8107680:	681b      	ldr	r3, [r3, #0]
 8107682:	4aa3      	ldr	r2, [pc, #652]	; (8107910 <UART_SetConfig+0x32c>)
 8107684:	4293      	cmp	r3, r2
 8107686:	d177      	bne.n	8107778 <UART_SetConfig+0x194>
 8107688:	4ba2      	ldr	r3, [pc, #648]	; (8107914 <UART_SetConfig+0x330>)
 810768a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810768c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107690:	2b28      	cmp	r3, #40	; 0x28
 8107692:	d86d      	bhi.n	8107770 <UART_SetConfig+0x18c>
 8107694:	a201      	add	r2, pc, #4	; (adr r2, 810769c <UART_SetConfig+0xb8>)
 8107696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810769a:	bf00      	nop
 810769c:	08107741 	.word	0x08107741
 81076a0:	08107771 	.word	0x08107771
 81076a4:	08107771 	.word	0x08107771
 81076a8:	08107771 	.word	0x08107771
 81076ac:	08107771 	.word	0x08107771
 81076b0:	08107771 	.word	0x08107771
 81076b4:	08107771 	.word	0x08107771
 81076b8:	08107771 	.word	0x08107771
 81076bc:	08107749 	.word	0x08107749
 81076c0:	08107771 	.word	0x08107771
 81076c4:	08107771 	.word	0x08107771
 81076c8:	08107771 	.word	0x08107771
 81076cc:	08107771 	.word	0x08107771
 81076d0:	08107771 	.word	0x08107771
 81076d4:	08107771 	.word	0x08107771
 81076d8:	08107771 	.word	0x08107771
 81076dc:	08107751 	.word	0x08107751
 81076e0:	08107771 	.word	0x08107771
 81076e4:	08107771 	.word	0x08107771
 81076e8:	08107771 	.word	0x08107771
 81076ec:	08107771 	.word	0x08107771
 81076f0:	08107771 	.word	0x08107771
 81076f4:	08107771 	.word	0x08107771
 81076f8:	08107771 	.word	0x08107771
 81076fc:	08107759 	.word	0x08107759
 8107700:	08107771 	.word	0x08107771
 8107704:	08107771 	.word	0x08107771
 8107708:	08107771 	.word	0x08107771
 810770c:	08107771 	.word	0x08107771
 8107710:	08107771 	.word	0x08107771
 8107714:	08107771 	.word	0x08107771
 8107718:	08107771 	.word	0x08107771
 810771c:	08107761 	.word	0x08107761
 8107720:	08107771 	.word	0x08107771
 8107724:	08107771 	.word	0x08107771
 8107728:	08107771 	.word	0x08107771
 810772c:	08107771 	.word	0x08107771
 8107730:	08107771 	.word	0x08107771
 8107734:	08107771 	.word	0x08107771
 8107738:	08107771 	.word	0x08107771
 810773c:	08107769 	.word	0x08107769
 8107740:	2301      	movs	r3, #1
 8107742:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107746:	e220      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107748:	2304      	movs	r3, #4
 810774a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810774e:	e21c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107750:	2308      	movs	r3, #8
 8107752:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107756:	e218      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107758:	2310      	movs	r3, #16
 810775a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810775e:	e214      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107760:	2320      	movs	r3, #32
 8107762:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107766:	e210      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107768:	2340      	movs	r3, #64	; 0x40
 810776a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810776e:	e20c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107770:	2380      	movs	r3, #128	; 0x80
 8107772:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107776:	e208      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107778:	697b      	ldr	r3, [r7, #20]
 810777a:	681b      	ldr	r3, [r3, #0]
 810777c:	4a66      	ldr	r2, [pc, #408]	; (8107918 <UART_SetConfig+0x334>)
 810777e:	4293      	cmp	r3, r2
 8107780:	d130      	bne.n	81077e4 <UART_SetConfig+0x200>
 8107782:	4b64      	ldr	r3, [pc, #400]	; (8107914 <UART_SetConfig+0x330>)
 8107784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107786:	f003 0307 	and.w	r3, r3, #7
 810778a:	2b05      	cmp	r3, #5
 810778c:	d826      	bhi.n	81077dc <UART_SetConfig+0x1f8>
 810778e:	a201      	add	r2, pc, #4	; (adr r2, 8107794 <UART_SetConfig+0x1b0>)
 8107790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107794:	081077ad 	.word	0x081077ad
 8107798:	081077b5 	.word	0x081077b5
 810779c:	081077bd 	.word	0x081077bd
 81077a0:	081077c5 	.word	0x081077c5
 81077a4:	081077cd 	.word	0x081077cd
 81077a8:	081077d5 	.word	0x081077d5
 81077ac:	2300      	movs	r3, #0
 81077ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077b2:	e1ea      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077b4:	2304      	movs	r3, #4
 81077b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077ba:	e1e6      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077bc:	2308      	movs	r3, #8
 81077be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077c2:	e1e2      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077c4:	2310      	movs	r3, #16
 81077c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077ca:	e1de      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077cc:	2320      	movs	r3, #32
 81077ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077d2:	e1da      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077d4:	2340      	movs	r3, #64	; 0x40
 81077d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077da:	e1d6      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077dc:	2380      	movs	r3, #128	; 0x80
 81077de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81077e2:	e1d2      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81077e4:	697b      	ldr	r3, [r7, #20]
 81077e6:	681b      	ldr	r3, [r3, #0]
 81077e8:	4a4c      	ldr	r2, [pc, #304]	; (810791c <UART_SetConfig+0x338>)
 81077ea:	4293      	cmp	r3, r2
 81077ec:	d130      	bne.n	8107850 <UART_SetConfig+0x26c>
 81077ee:	4b49      	ldr	r3, [pc, #292]	; (8107914 <UART_SetConfig+0x330>)
 81077f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81077f2:	f003 0307 	and.w	r3, r3, #7
 81077f6:	2b05      	cmp	r3, #5
 81077f8:	d826      	bhi.n	8107848 <UART_SetConfig+0x264>
 81077fa:	a201      	add	r2, pc, #4	; (adr r2, 8107800 <UART_SetConfig+0x21c>)
 81077fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107800:	08107819 	.word	0x08107819
 8107804:	08107821 	.word	0x08107821
 8107808:	08107829 	.word	0x08107829
 810780c:	08107831 	.word	0x08107831
 8107810:	08107839 	.word	0x08107839
 8107814:	08107841 	.word	0x08107841
 8107818:	2300      	movs	r3, #0
 810781a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810781e:	e1b4      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107820:	2304      	movs	r3, #4
 8107822:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107826:	e1b0      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107828:	2308      	movs	r3, #8
 810782a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810782e:	e1ac      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107830:	2310      	movs	r3, #16
 8107832:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107836:	e1a8      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107838:	2320      	movs	r3, #32
 810783a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810783e:	e1a4      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107840:	2340      	movs	r3, #64	; 0x40
 8107842:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107846:	e1a0      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107848:	2380      	movs	r3, #128	; 0x80
 810784a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810784e:	e19c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107850:	697b      	ldr	r3, [r7, #20]
 8107852:	681b      	ldr	r3, [r3, #0]
 8107854:	4a32      	ldr	r2, [pc, #200]	; (8107920 <UART_SetConfig+0x33c>)
 8107856:	4293      	cmp	r3, r2
 8107858:	d130      	bne.n	81078bc <UART_SetConfig+0x2d8>
 810785a:	4b2e      	ldr	r3, [pc, #184]	; (8107914 <UART_SetConfig+0x330>)
 810785c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810785e:	f003 0307 	and.w	r3, r3, #7
 8107862:	2b05      	cmp	r3, #5
 8107864:	d826      	bhi.n	81078b4 <UART_SetConfig+0x2d0>
 8107866:	a201      	add	r2, pc, #4	; (adr r2, 810786c <UART_SetConfig+0x288>)
 8107868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810786c:	08107885 	.word	0x08107885
 8107870:	0810788d 	.word	0x0810788d
 8107874:	08107895 	.word	0x08107895
 8107878:	0810789d 	.word	0x0810789d
 810787c:	081078a5 	.word	0x081078a5
 8107880:	081078ad 	.word	0x081078ad
 8107884:	2300      	movs	r3, #0
 8107886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810788a:	e17e      	b.n	8107b8a <UART_SetConfig+0x5a6>
 810788c:	2304      	movs	r3, #4
 810788e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107892:	e17a      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107894:	2308      	movs	r3, #8
 8107896:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810789a:	e176      	b.n	8107b8a <UART_SetConfig+0x5a6>
 810789c:	2310      	movs	r3, #16
 810789e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078a2:	e172      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81078a4:	2320      	movs	r3, #32
 81078a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078aa:	e16e      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81078ac:	2340      	movs	r3, #64	; 0x40
 81078ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078b2:	e16a      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81078b4:	2380      	movs	r3, #128	; 0x80
 81078b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078ba:	e166      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81078bc:	697b      	ldr	r3, [r7, #20]
 81078be:	681b      	ldr	r3, [r3, #0]
 81078c0:	4a18      	ldr	r2, [pc, #96]	; (8107924 <UART_SetConfig+0x340>)
 81078c2:	4293      	cmp	r3, r2
 81078c4:	d140      	bne.n	8107948 <UART_SetConfig+0x364>
 81078c6:	4b13      	ldr	r3, [pc, #76]	; (8107914 <UART_SetConfig+0x330>)
 81078c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81078ca:	f003 0307 	and.w	r3, r3, #7
 81078ce:	2b05      	cmp	r3, #5
 81078d0:	d836      	bhi.n	8107940 <UART_SetConfig+0x35c>
 81078d2:	a201      	add	r2, pc, #4	; (adr r2, 81078d8 <UART_SetConfig+0x2f4>)
 81078d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81078d8:	081078f1 	.word	0x081078f1
 81078dc:	081078f9 	.word	0x081078f9
 81078e0:	08107901 	.word	0x08107901
 81078e4:	08107929 	.word	0x08107929
 81078e8:	08107931 	.word	0x08107931
 81078ec:	08107939 	.word	0x08107939
 81078f0:	2300      	movs	r3, #0
 81078f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078f6:	e148      	b.n	8107b8a <UART_SetConfig+0x5a6>
 81078f8:	2304      	movs	r3, #4
 81078fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 81078fe:	e144      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107900:	2308      	movs	r3, #8
 8107902:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107906:	e140      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107908:	cfff69f3 	.word	0xcfff69f3
 810790c:	58000c00 	.word	0x58000c00
 8107910:	40011000 	.word	0x40011000
 8107914:	58024400 	.word	0x58024400
 8107918:	40004400 	.word	0x40004400
 810791c:	40004800 	.word	0x40004800
 8107920:	40004c00 	.word	0x40004c00
 8107924:	40005000 	.word	0x40005000
 8107928:	2310      	movs	r3, #16
 810792a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810792e:	e12c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107930:	2320      	movs	r3, #32
 8107932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107936:	e128      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107938:	2340      	movs	r3, #64	; 0x40
 810793a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 810793e:	e124      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107940:	2380      	movs	r3, #128	; 0x80
 8107942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107946:	e120      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107948:	697b      	ldr	r3, [r7, #20]
 810794a:	681b      	ldr	r3, [r3, #0]
 810794c:	4acb      	ldr	r2, [pc, #812]	; (8107c7c <UART_SetConfig+0x698>)
 810794e:	4293      	cmp	r3, r2
 8107950:	d176      	bne.n	8107a40 <UART_SetConfig+0x45c>
 8107952:	4bcb      	ldr	r3, [pc, #812]	; (8107c80 <UART_SetConfig+0x69c>)
 8107954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107956:	f003 0338 	and.w	r3, r3, #56	; 0x38
 810795a:	2b28      	cmp	r3, #40	; 0x28
 810795c:	d86c      	bhi.n	8107a38 <UART_SetConfig+0x454>
 810795e:	a201      	add	r2, pc, #4	; (adr r2, 8107964 <UART_SetConfig+0x380>)
 8107960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107964:	08107a09 	.word	0x08107a09
 8107968:	08107a39 	.word	0x08107a39
 810796c:	08107a39 	.word	0x08107a39
 8107970:	08107a39 	.word	0x08107a39
 8107974:	08107a39 	.word	0x08107a39
 8107978:	08107a39 	.word	0x08107a39
 810797c:	08107a39 	.word	0x08107a39
 8107980:	08107a39 	.word	0x08107a39
 8107984:	08107a11 	.word	0x08107a11
 8107988:	08107a39 	.word	0x08107a39
 810798c:	08107a39 	.word	0x08107a39
 8107990:	08107a39 	.word	0x08107a39
 8107994:	08107a39 	.word	0x08107a39
 8107998:	08107a39 	.word	0x08107a39
 810799c:	08107a39 	.word	0x08107a39
 81079a0:	08107a39 	.word	0x08107a39
 81079a4:	08107a19 	.word	0x08107a19
 81079a8:	08107a39 	.word	0x08107a39
 81079ac:	08107a39 	.word	0x08107a39
 81079b0:	08107a39 	.word	0x08107a39
 81079b4:	08107a39 	.word	0x08107a39
 81079b8:	08107a39 	.word	0x08107a39
 81079bc:	08107a39 	.word	0x08107a39
 81079c0:	08107a39 	.word	0x08107a39
 81079c4:	08107a21 	.word	0x08107a21
 81079c8:	08107a39 	.word	0x08107a39
 81079cc:	08107a39 	.word	0x08107a39
 81079d0:	08107a39 	.word	0x08107a39
 81079d4:	08107a39 	.word	0x08107a39
 81079d8:	08107a39 	.word	0x08107a39
 81079dc:	08107a39 	.word	0x08107a39
 81079e0:	08107a39 	.word	0x08107a39
 81079e4:	08107a29 	.word	0x08107a29
 81079e8:	08107a39 	.word	0x08107a39
 81079ec:	08107a39 	.word	0x08107a39
 81079f0:	08107a39 	.word	0x08107a39
 81079f4:	08107a39 	.word	0x08107a39
 81079f8:	08107a39 	.word	0x08107a39
 81079fc:	08107a39 	.word	0x08107a39
 8107a00:	08107a39 	.word	0x08107a39
 8107a04:	08107a31 	.word	0x08107a31
 8107a08:	2301      	movs	r3, #1
 8107a0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a0e:	e0bc      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a10:	2304      	movs	r3, #4
 8107a12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a16:	e0b8      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a18:	2308      	movs	r3, #8
 8107a1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a1e:	e0b4      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a20:	2310      	movs	r3, #16
 8107a22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a26:	e0b0      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a28:	2320      	movs	r3, #32
 8107a2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a2e:	e0ac      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a30:	2340      	movs	r3, #64	; 0x40
 8107a32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a36:	e0a8      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a38:	2380      	movs	r3, #128	; 0x80
 8107a3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a3e:	e0a4      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a40:	697b      	ldr	r3, [r7, #20]
 8107a42:	681b      	ldr	r3, [r3, #0]
 8107a44:	4a8f      	ldr	r2, [pc, #572]	; (8107c84 <UART_SetConfig+0x6a0>)
 8107a46:	4293      	cmp	r3, r2
 8107a48:	d130      	bne.n	8107aac <UART_SetConfig+0x4c8>
 8107a4a:	4b8d      	ldr	r3, [pc, #564]	; (8107c80 <UART_SetConfig+0x69c>)
 8107a4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107a4e:	f003 0307 	and.w	r3, r3, #7
 8107a52:	2b05      	cmp	r3, #5
 8107a54:	d826      	bhi.n	8107aa4 <UART_SetConfig+0x4c0>
 8107a56:	a201      	add	r2, pc, #4	; (adr r2, 8107a5c <UART_SetConfig+0x478>)
 8107a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a5c:	08107a75 	.word	0x08107a75
 8107a60:	08107a7d 	.word	0x08107a7d
 8107a64:	08107a85 	.word	0x08107a85
 8107a68:	08107a8d 	.word	0x08107a8d
 8107a6c:	08107a95 	.word	0x08107a95
 8107a70:	08107a9d 	.word	0x08107a9d
 8107a74:	2300      	movs	r3, #0
 8107a76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a7a:	e086      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a7c:	2304      	movs	r3, #4
 8107a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a82:	e082      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a84:	2308      	movs	r3, #8
 8107a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a8a:	e07e      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a8c:	2310      	movs	r3, #16
 8107a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a92:	e07a      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a94:	2320      	movs	r3, #32
 8107a96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107a9a:	e076      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107a9c:	2340      	movs	r3, #64	; 0x40
 8107a9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107aa2:	e072      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107aa4:	2380      	movs	r3, #128	; 0x80
 8107aa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107aaa:	e06e      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107aac:	697b      	ldr	r3, [r7, #20]
 8107aae:	681b      	ldr	r3, [r3, #0]
 8107ab0:	4a75      	ldr	r2, [pc, #468]	; (8107c88 <UART_SetConfig+0x6a4>)
 8107ab2:	4293      	cmp	r3, r2
 8107ab4:	d130      	bne.n	8107b18 <UART_SetConfig+0x534>
 8107ab6:	4b72      	ldr	r3, [pc, #456]	; (8107c80 <UART_SetConfig+0x69c>)
 8107ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107aba:	f003 0307 	and.w	r3, r3, #7
 8107abe:	2b05      	cmp	r3, #5
 8107ac0:	d826      	bhi.n	8107b10 <UART_SetConfig+0x52c>
 8107ac2:	a201      	add	r2, pc, #4	; (adr r2, 8107ac8 <UART_SetConfig+0x4e4>)
 8107ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ac8:	08107ae1 	.word	0x08107ae1
 8107acc:	08107ae9 	.word	0x08107ae9
 8107ad0:	08107af1 	.word	0x08107af1
 8107ad4:	08107af9 	.word	0x08107af9
 8107ad8:	08107b01 	.word	0x08107b01
 8107adc:	08107b09 	.word	0x08107b09
 8107ae0:	2300      	movs	r3, #0
 8107ae2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ae6:	e050      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107ae8:	2304      	movs	r3, #4
 8107aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107aee:	e04c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107af0:	2308      	movs	r3, #8
 8107af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107af6:	e048      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107af8:	2310      	movs	r3, #16
 8107afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107afe:	e044      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b00:	2320      	movs	r3, #32
 8107b02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b06:	e040      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b08:	2340      	movs	r3, #64	; 0x40
 8107b0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b0e:	e03c      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b10:	2380      	movs	r3, #128	; 0x80
 8107b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b16:	e038      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b18:	697b      	ldr	r3, [r7, #20]
 8107b1a:	681b      	ldr	r3, [r3, #0]
 8107b1c:	4a5b      	ldr	r2, [pc, #364]	; (8107c8c <UART_SetConfig+0x6a8>)
 8107b1e:	4293      	cmp	r3, r2
 8107b20:	d130      	bne.n	8107b84 <UART_SetConfig+0x5a0>
 8107b22:	4b57      	ldr	r3, [pc, #348]	; (8107c80 <UART_SetConfig+0x69c>)
 8107b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107b26:	f003 0307 	and.w	r3, r3, #7
 8107b2a:	2b05      	cmp	r3, #5
 8107b2c:	d826      	bhi.n	8107b7c <UART_SetConfig+0x598>
 8107b2e:	a201      	add	r2, pc, #4	; (adr r2, 8107b34 <UART_SetConfig+0x550>)
 8107b30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107b34:	08107b4d 	.word	0x08107b4d
 8107b38:	08107b55 	.word	0x08107b55
 8107b3c:	08107b5d 	.word	0x08107b5d
 8107b40:	08107b65 	.word	0x08107b65
 8107b44:	08107b6d 	.word	0x08107b6d
 8107b48:	08107b75 	.word	0x08107b75
 8107b4c:	2302      	movs	r3, #2
 8107b4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b52:	e01a      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b54:	2304      	movs	r3, #4
 8107b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b5a:	e016      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b5c:	2308      	movs	r3, #8
 8107b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b62:	e012      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b64:	2310      	movs	r3, #16
 8107b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b6a:	e00e      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b6c:	2320      	movs	r3, #32
 8107b6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b72:	e00a      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b74:	2340      	movs	r3, #64	; 0x40
 8107b76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b7a:	e006      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b7c:	2380      	movs	r3, #128	; 0x80
 8107b7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b82:	e002      	b.n	8107b8a <UART_SetConfig+0x5a6>
 8107b84:	2380      	movs	r3, #128	; 0x80
 8107b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107b8a:	697b      	ldr	r3, [r7, #20]
 8107b8c:	681b      	ldr	r3, [r3, #0]
 8107b8e:	4a3f      	ldr	r2, [pc, #252]	; (8107c8c <UART_SetConfig+0x6a8>)
 8107b90:	4293      	cmp	r3, r2
 8107b92:	f040 80f8 	bne.w	8107d86 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107b96:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107b9a:	2b20      	cmp	r3, #32
 8107b9c:	dc46      	bgt.n	8107c2c <UART_SetConfig+0x648>
 8107b9e:	2b02      	cmp	r3, #2
 8107ba0:	f2c0 8082 	blt.w	8107ca8 <UART_SetConfig+0x6c4>
 8107ba4:	3b02      	subs	r3, #2
 8107ba6:	2b1e      	cmp	r3, #30
 8107ba8:	d87e      	bhi.n	8107ca8 <UART_SetConfig+0x6c4>
 8107baa:	a201      	add	r2, pc, #4	; (adr r2, 8107bb0 <UART_SetConfig+0x5cc>)
 8107bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107bb0:	08107c33 	.word	0x08107c33
 8107bb4:	08107ca9 	.word	0x08107ca9
 8107bb8:	08107c3b 	.word	0x08107c3b
 8107bbc:	08107ca9 	.word	0x08107ca9
 8107bc0:	08107ca9 	.word	0x08107ca9
 8107bc4:	08107ca9 	.word	0x08107ca9
 8107bc8:	08107c4b 	.word	0x08107c4b
 8107bcc:	08107ca9 	.word	0x08107ca9
 8107bd0:	08107ca9 	.word	0x08107ca9
 8107bd4:	08107ca9 	.word	0x08107ca9
 8107bd8:	08107ca9 	.word	0x08107ca9
 8107bdc:	08107ca9 	.word	0x08107ca9
 8107be0:	08107ca9 	.word	0x08107ca9
 8107be4:	08107ca9 	.word	0x08107ca9
 8107be8:	08107c5b 	.word	0x08107c5b
 8107bec:	08107ca9 	.word	0x08107ca9
 8107bf0:	08107ca9 	.word	0x08107ca9
 8107bf4:	08107ca9 	.word	0x08107ca9
 8107bf8:	08107ca9 	.word	0x08107ca9
 8107bfc:	08107ca9 	.word	0x08107ca9
 8107c00:	08107ca9 	.word	0x08107ca9
 8107c04:	08107ca9 	.word	0x08107ca9
 8107c08:	08107ca9 	.word	0x08107ca9
 8107c0c:	08107ca9 	.word	0x08107ca9
 8107c10:	08107ca9 	.word	0x08107ca9
 8107c14:	08107ca9 	.word	0x08107ca9
 8107c18:	08107ca9 	.word	0x08107ca9
 8107c1c:	08107ca9 	.word	0x08107ca9
 8107c20:	08107ca9 	.word	0x08107ca9
 8107c24:	08107ca9 	.word	0x08107ca9
 8107c28:	08107c9b 	.word	0x08107c9b
 8107c2c:	2b40      	cmp	r3, #64	; 0x40
 8107c2e:	d037      	beq.n	8107ca0 <UART_SetConfig+0x6bc>
 8107c30:	e03a      	b.n	8107ca8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8107c32:	f7fd fd6d 	bl	8105710 <HAL_RCCEx_GetD3PCLK1Freq>
 8107c36:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107c38:	e03c      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107c3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107c3e:	4618      	mov	r0, r3
 8107c40:	f7fd fd7c 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107c46:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c48:	e034      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107c4a:	f107 0318 	add.w	r3, r7, #24
 8107c4e:	4618      	mov	r0, r3
 8107c50:	f7fd fec8 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107c54:	69fb      	ldr	r3, [r7, #28]
 8107c56:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c58:	e02c      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107c5a:	4b09      	ldr	r3, [pc, #36]	; (8107c80 <UART_SetConfig+0x69c>)
 8107c5c:	681b      	ldr	r3, [r3, #0]
 8107c5e:	f003 0320 	and.w	r3, r3, #32
 8107c62:	2b00      	cmp	r3, #0
 8107c64:	d016      	beq.n	8107c94 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107c66:	4b06      	ldr	r3, [pc, #24]	; (8107c80 <UART_SetConfig+0x69c>)
 8107c68:	681b      	ldr	r3, [r3, #0]
 8107c6a:	08db      	lsrs	r3, r3, #3
 8107c6c:	f003 0303 	and.w	r3, r3, #3
 8107c70:	4a07      	ldr	r2, [pc, #28]	; (8107c90 <UART_SetConfig+0x6ac>)
 8107c72:	fa22 f303 	lsr.w	r3, r2, r3
 8107c76:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107c78:	e01c      	b.n	8107cb4 <UART_SetConfig+0x6d0>
 8107c7a:	bf00      	nop
 8107c7c:	40011400 	.word	0x40011400
 8107c80:	58024400 	.word	0x58024400
 8107c84:	40007800 	.word	0x40007800
 8107c88:	40007c00 	.word	0x40007c00
 8107c8c:	58000c00 	.word	0x58000c00
 8107c90:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8107c94:	4b9d      	ldr	r3, [pc, #628]	; (8107f0c <UART_SetConfig+0x928>)
 8107c96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c98:	e00c      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107c9a:	4b9d      	ldr	r3, [pc, #628]	; (8107f10 <UART_SetConfig+0x92c>)
 8107c9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107c9e:	e009      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107ca0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107ca6:	e005      	b.n	8107cb4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8107ca8:	2300      	movs	r3, #0
 8107caa:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107cac:	2301      	movs	r3, #1
 8107cae:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107cb2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8107cb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107cb6:	2b00      	cmp	r3, #0
 8107cb8:	f000 81de 	beq.w	8108078 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8107cbc:	697b      	ldr	r3, [r7, #20]
 8107cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107cc0:	4a94      	ldr	r2, [pc, #592]	; (8107f14 <UART_SetConfig+0x930>)
 8107cc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107cc6:	461a      	mov	r2, r3
 8107cc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107cca:	fbb3 f3f2 	udiv	r3, r3, r2
 8107cce:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107cd0:	697b      	ldr	r3, [r7, #20]
 8107cd2:	685a      	ldr	r2, [r3, #4]
 8107cd4:	4613      	mov	r3, r2
 8107cd6:	005b      	lsls	r3, r3, #1
 8107cd8:	4413      	add	r3, r2
 8107cda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107cdc:	429a      	cmp	r2, r3
 8107cde:	d305      	bcc.n	8107cec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8107ce0:	697b      	ldr	r3, [r7, #20]
 8107ce2:	685b      	ldr	r3, [r3, #4]
 8107ce4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8107ce6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8107ce8:	429a      	cmp	r2, r3
 8107cea:	d903      	bls.n	8107cf4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8107cec:	2301      	movs	r3, #1
 8107cee:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107cf2:	e1c1      	b.n	8108078 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107cf6:	2200      	movs	r2, #0
 8107cf8:	60bb      	str	r3, [r7, #8]
 8107cfa:	60fa      	str	r2, [r7, #12]
 8107cfc:	697b      	ldr	r3, [r7, #20]
 8107cfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107d00:	4a84      	ldr	r2, [pc, #528]	; (8107f14 <UART_SetConfig+0x930>)
 8107d02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107d06:	b29b      	uxth	r3, r3
 8107d08:	2200      	movs	r2, #0
 8107d0a:	603b      	str	r3, [r7, #0]
 8107d0c:	607a      	str	r2, [r7, #4]
 8107d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107d12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8107d16:	f7f9 f83f 	bl	8100d98 <__aeabi_uldivmod>
 8107d1a:	4602      	mov	r2, r0
 8107d1c:	460b      	mov	r3, r1
 8107d1e:	4610      	mov	r0, r2
 8107d20:	4619      	mov	r1, r3
 8107d22:	f04f 0200 	mov.w	r2, #0
 8107d26:	f04f 0300 	mov.w	r3, #0
 8107d2a:	020b      	lsls	r3, r1, #8
 8107d2c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8107d30:	0202      	lsls	r2, r0, #8
 8107d32:	6979      	ldr	r1, [r7, #20]
 8107d34:	6849      	ldr	r1, [r1, #4]
 8107d36:	0849      	lsrs	r1, r1, #1
 8107d38:	2000      	movs	r0, #0
 8107d3a:	460c      	mov	r4, r1
 8107d3c:	4605      	mov	r5, r0
 8107d3e:	eb12 0804 	adds.w	r8, r2, r4
 8107d42:	eb43 0905 	adc.w	r9, r3, r5
 8107d46:	697b      	ldr	r3, [r7, #20]
 8107d48:	685b      	ldr	r3, [r3, #4]
 8107d4a:	2200      	movs	r2, #0
 8107d4c:	469a      	mov	sl, r3
 8107d4e:	4693      	mov	fp, r2
 8107d50:	4652      	mov	r2, sl
 8107d52:	465b      	mov	r3, fp
 8107d54:	4640      	mov	r0, r8
 8107d56:	4649      	mov	r1, r9
 8107d58:	f7f9 f81e 	bl	8100d98 <__aeabi_uldivmod>
 8107d5c:	4602      	mov	r2, r0
 8107d5e:	460b      	mov	r3, r1
 8107d60:	4613      	mov	r3, r2
 8107d62:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8107d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8107d6a:	d308      	bcc.n	8107d7e <UART_SetConfig+0x79a>
 8107d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8107d72:	d204      	bcs.n	8107d7e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8107d74:	697b      	ldr	r3, [r7, #20]
 8107d76:	681b      	ldr	r3, [r3, #0]
 8107d78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8107d7a:	60da      	str	r2, [r3, #12]
 8107d7c:	e17c      	b.n	8108078 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8107d7e:	2301      	movs	r3, #1
 8107d80:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107d84:	e178      	b.n	8108078 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8107d86:	697b      	ldr	r3, [r7, #20]
 8107d88:	69db      	ldr	r3, [r3, #28]
 8107d8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8107d8e:	f040 80c5 	bne.w	8107f1c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8107d92:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107d96:	2b20      	cmp	r3, #32
 8107d98:	dc48      	bgt.n	8107e2c <UART_SetConfig+0x848>
 8107d9a:	2b00      	cmp	r3, #0
 8107d9c:	db7b      	blt.n	8107e96 <UART_SetConfig+0x8b2>
 8107d9e:	2b20      	cmp	r3, #32
 8107da0:	d879      	bhi.n	8107e96 <UART_SetConfig+0x8b2>
 8107da2:	a201      	add	r2, pc, #4	; (adr r2, 8107da8 <UART_SetConfig+0x7c4>)
 8107da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107da8:	08107e33 	.word	0x08107e33
 8107dac:	08107e3b 	.word	0x08107e3b
 8107db0:	08107e97 	.word	0x08107e97
 8107db4:	08107e97 	.word	0x08107e97
 8107db8:	08107e43 	.word	0x08107e43
 8107dbc:	08107e97 	.word	0x08107e97
 8107dc0:	08107e97 	.word	0x08107e97
 8107dc4:	08107e97 	.word	0x08107e97
 8107dc8:	08107e53 	.word	0x08107e53
 8107dcc:	08107e97 	.word	0x08107e97
 8107dd0:	08107e97 	.word	0x08107e97
 8107dd4:	08107e97 	.word	0x08107e97
 8107dd8:	08107e97 	.word	0x08107e97
 8107ddc:	08107e97 	.word	0x08107e97
 8107de0:	08107e97 	.word	0x08107e97
 8107de4:	08107e97 	.word	0x08107e97
 8107de8:	08107e63 	.word	0x08107e63
 8107dec:	08107e97 	.word	0x08107e97
 8107df0:	08107e97 	.word	0x08107e97
 8107df4:	08107e97 	.word	0x08107e97
 8107df8:	08107e97 	.word	0x08107e97
 8107dfc:	08107e97 	.word	0x08107e97
 8107e00:	08107e97 	.word	0x08107e97
 8107e04:	08107e97 	.word	0x08107e97
 8107e08:	08107e97 	.word	0x08107e97
 8107e0c:	08107e97 	.word	0x08107e97
 8107e10:	08107e97 	.word	0x08107e97
 8107e14:	08107e97 	.word	0x08107e97
 8107e18:	08107e97 	.word	0x08107e97
 8107e1c:	08107e97 	.word	0x08107e97
 8107e20:	08107e97 	.word	0x08107e97
 8107e24:	08107e97 	.word	0x08107e97
 8107e28:	08107e89 	.word	0x08107e89
 8107e2c:	2b40      	cmp	r3, #64	; 0x40
 8107e2e:	d02e      	beq.n	8107e8e <UART_SetConfig+0x8aa>
 8107e30:	e031      	b.n	8107e96 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107e32:	f7fc f829 	bl	8103e88 <HAL_RCC_GetPCLK1Freq>
 8107e36:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e38:	e033      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107e3a:	f7fc f83b 	bl	8103eb4 <HAL_RCC_GetPCLK2Freq>
 8107e3e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107e40:	e02f      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107e46:	4618      	mov	r0, r3
 8107e48:	f7fd fc78 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e50:	e027      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107e52:	f107 0318 	add.w	r3, r7, #24
 8107e56:	4618      	mov	r0, r3
 8107e58:	f7fd fdc4 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107e5c:	69fb      	ldr	r3, [r7, #28]
 8107e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e60:	e01f      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107e62:	4b2d      	ldr	r3, [pc, #180]	; (8107f18 <UART_SetConfig+0x934>)
 8107e64:	681b      	ldr	r3, [r3, #0]
 8107e66:	f003 0320 	and.w	r3, r3, #32
 8107e6a:	2b00      	cmp	r3, #0
 8107e6c:	d009      	beq.n	8107e82 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107e6e:	4b2a      	ldr	r3, [pc, #168]	; (8107f18 <UART_SetConfig+0x934>)
 8107e70:	681b      	ldr	r3, [r3, #0]
 8107e72:	08db      	lsrs	r3, r3, #3
 8107e74:	f003 0303 	and.w	r3, r3, #3
 8107e78:	4a24      	ldr	r2, [pc, #144]	; (8107f0c <UART_SetConfig+0x928>)
 8107e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8107e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8107e80:	e00f      	b.n	8107ea2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8107e82:	4b22      	ldr	r3, [pc, #136]	; (8107f0c <UART_SetConfig+0x928>)
 8107e84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e86:	e00c      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8107e88:	4b21      	ldr	r3, [pc, #132]	; (8107f10 <UART_SetConfig+0x92c>)
 8107e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e8c:	e009      	b.n	8107ea2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8107e8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8107e92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107e94:	e005      	b.n	8107ea2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8107e96:	2300      	movs	r3, #0
 8107e98:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8107e9a:	2301      	movs	r3, #1
 8107e9c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8107ea0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8107ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107ea4:	2b00      	cmp	r3, #0
 8107ea6:	f000 80e7 	beq.w	8108078 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8107eaa:	697b      	ldr	r3, [r7, #20]
 8107eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107eae:	4a19      	ldr	r2, [pc, #100]	; (8107f14 <UART_SetConfig+0x930>)
 8107eb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8107eb4:	461a      	mov	r2, r3
 8107eb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8107eb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8107ebc:	005a      	lsls	r2, r3, #1
 8107ebe:	697b      	ldr	r3, [r7, #20]
 8107ec0:	685b      	ldr	r3, [r3, #4]
 8107ec2:	085b      	lsrs	r3, r3, #1
 8107ec4:	441a      	add	r2, r3
 8107ec6:	697b      	ldr	r3, [r7, #20]
 8107ec8:	685b      	ldr	r3, [r3, #4]
 8107eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8107ece:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8107ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ed2:	2b0f      	cmp	r3, #15
 8107ed4:	d916      	bls.n	8107f04 <UART_SetConfig+0x920>
 8107ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ed8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8107edc:	d212      	bcs.n	8107f04 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8107ede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107ee0:	b29b      	uxth	r3, r3
 8107ee2:	f023 030f 	bic.w	r3, r3, #15
 8107ee6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8107ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8107eea:	085b      	lsrs	r3, r3, #1
 8107eec:	b29b      	uxth	r3, r3
 8107eee:	f003 0307 	and.w	r3, r3, #7
 8107ef2:	b29a      	uxth	r2, r3
 8107ef4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8107ef6:	4313      	orrs	r3, r2
 8107ef8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8107efa:	697b      	ldr	r3, [r7, #20]
 8107efc:	681b      	ldr	r3, [r3, #0]
 8107efe:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8107f00:	60da      	str	r2, [r3, #12]
 8107f02:	e0b9      	b.n	8108078 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8107f04:	2301      	movs	r3, #1
 8107f06:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8107f0a:	e0b5      	b.n	8108078 <UART_SetConfig+0xa94>
 8107f0c:	03d09000 	.word	0x03d09000
 8107f10:	003d0900 	.word	0x003d0900
 8107f14:	0810cfc4 	.word	0x0810cfc4
 8107f18:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8107f1c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107f20:	2b20      	cmp	r3, #32
 8107f22:	dc49      	bgt.n	8107fb8 <UART_SetConfig+0x9d4>
 8107f24:	2b00      	cmp	r3, #0
 8107f26:	db7c      	blt.n	8108022 <UART_SetConfig+0xa3e>
 8107f28:	2b20      	cmp	r3, #32
 8107f2a:	d87a      	bhi.n	8108022 <UART_SetConfig+0xa3e>
 8107f2c:	a201      	add	r2, pc, #4	; (adr r2, 8107f34 <UART_SetConfig+0x950>)
 8107f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107f32:	bf00      	nop
 8107f34:	08107fbf 	.word	0x08107fbf
 8107f38:	08107fc7 	.word	0x08107fc7
 8107f3c:	08108023 	.word	0x08108023
 8107f40:	08108023 	.word	0x08108023
 8107f44:	08107fcf 	.word	0x08107fcf
 8107f48:	08108023 	.word	0x08108023
 8107f4c:	08108023 	.word	0x08108023
 8107f50:	08108023 	.word	0x08108023
 8107f54:	08107fdf 	.word	0x08107fdf
 8107f58:	08108023 	.word	0x08108023
 8107f5c:	08108023 	.word	0x08108023
 8107f60:	08108023 	.word	0x08108023
 8107f64:	08108023 	.word	0x08108023
 8107f68:	08108023 	.word	0x08108023
 8107f6c:	08108023 	.word	0x08108023
 8107f70:	08108023 	.word	0x08108023
 8107f74:	08107fef 	.word	0x08107fef
 8107f78:	08108023 	.word	0x08108023
 8107f7c:	08108023 	.word	0x08108023
 8107f80:	08108023 	.word	0x08108023
 8107f84:	08108023 	.word	0x08108023
 8107f88:	08108023 	.word	0x08108023
 8107f8c:	08108023 	.word	0x08108023
 8107f90:	08108023 	.word	0x08108023
 8107f94:	08108023 	.word	0x08108023
 8107f98:	08108023 	.word	0x08108023
 8107f9c:	08108023 	.word	0x08108023
 8107fa0:	08108023 	.word	0x08108023
 8107fa4:	08108023 	.word	0x08108023
 8107fa8:	08108023 	.word	0x08108023
 8107fac:	08108023 	.word	0x08108023
 8107fb0:	08108023 	.word	0x08108023
 8107fb4:	08108015 	.word	0x08108015
 8107fb8:	2b40      	cmp	r3, #64	; 0x40
 8107fba:	d02e      	beq.n	810801a <UART_SetConfig+0xa36>
 8107fbc:	e031      	b.n	8108022 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8107fbe:	f7fb ff63 	bl	8103e88 <HAL_RCC_GetPCLK1Freq>
 8107fc2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107fc4:	e033      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8107fc6:	f7fb ff75 	bl	8103eb4 <HAL_RCC_GetPCLK2Freq>
 8107fca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8107fcc:	e02f      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8107fd2:	4618      	mov	r0, r3
 8107fd4:	f7fd fbb2 	bl	810573c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8107fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8107fda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107fdc:	e027      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107fde:	f107 0318 	add.w	r3, r7, #24
 8107fe2:	4618      	mov	r0, r3
 8107fe4:	f7fd fcfe 	bl	81059e4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8107fe8:	69fb      	ldr	r3, [r7, #28]
 8107fea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8107fec:	e01f      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107fee:	4b2d      	ldr	r3, [pc, #180]	; (81080a4 <UART_SetConfig+0xac0>)
 8107ff0:	681b      	ldr	r3, [r3, #0]
 8107ff2:	f003 0320 	and.w	r3, r3, #32
 8107ff6:	2b00      	cmp	r3, #0
 8107ff8:	d009      	beq.n	810800e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8107ffa:	4b2a      	ldr	r3, [pc, #168]	; (81080a4 <UART_SetConfig+0xac0>)
 8107ffc:	681b      	ldr	r3, [r3, #0]
 8107ffe:	08db      	lsrs	r3, r3, #3
 8108000:	f003 0303 	and.w	r3, r3, #3
 8108004:	4a28      	ldr	r2, [pc, #160]	; (81080a8 <UART_SetConfig+0xac4>)
 8108006:	fa22 f303 	lsr.w	r3, r2, r3
 810800a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810800c:	e00f      	b.n	810802e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810800e:	4b26      	ldr	r3, [pc, #152]	; (81080a8 <UART_SetConfig+0xac4>)
 8108010:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108012:	e00c      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108014:	4b25      	ldr	r3, [pc, #148]	; (81080ac <UART_SetConfig+0xac8>)
 8108016:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108018:	e009      	b.n	810802e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810801a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810801e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108020:	e005      	b.n	810802e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8108022:	2300      	movs	r3, #0
 8108024:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8108026:	2301      	movs	r3, #1
 8108028:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810802c:	bf00      	nop
    }

    if (pclk != 0U)
 810802e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108030:	2b00      	cmp	r3, #0
 8108032:	d021      	beq.n	8108078 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108034:	697b      	ldr	r3, [r7, #20]
 8108036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108038:	4a1d      	ldr	r2, [pc, #116]	; (81080b0 <UART_SetConfig+0xacc>)
 810803a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810803e:	461a      	mov	r2, r3
 8108040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108042:	fbb3 f2f2 	udiv	r2, r3, r2
 8108046:	697b      	ldr	r3, [r7, #20]
 8108048:	685b      	ldr	r3, [r3, #4]
 810804a:	085b      	lsrs	r3, r3, #1
 810804c:	441a      	add	r2, r3
 810804e:	697b      	ldr	r3, [r7, #20]
 8108050:	685b      	ldr	r3, [r3, #4]
 8108052:	fbb2 f3f3 	udiv	r3, r2, r3
 8108056:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810805a:	2b0f      	cmp	r3, #15
 810805c:	d909      	bls.n	8108072 <UART_SetConfig+0xa8e>
 810805e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108064:	d205      	bcs.n	8108072 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108068:	b29a      	uxth	r2, r3
 810806a:	697b      	ldr	r3, [r7, #20]
 810806c:	681b      	ldr	r3, [r3, #0]
 810806e:	60da      	str	r2, [r3, #12]
 8108070:	e002      	b.n	8108078 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108072:	2301      	movs	r3, #1
 8108074:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108078:	697b      	ldr	r3, [r7, #20]
 810807a:	2201      	movs	r2, #1
 810807c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108080:	697b      	ldr	r3, [r7, #20]
 8108082:	2201      	movs	r2, #1
 8108084:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108088:	697b      	ldr	r3, [r7, #20]
 810808a:	2200      	movs	r2, #0
 810808c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 810808e:	697b      	ldr	r3, [r7, #20]
 8108090:	2200      	movs	r2, #0
 8108092:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8108094:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8108098:	4618      	mov	r0, r3
 810809a:	3748      	adds	r7, #72	; 0x48
 810809c:	46bd      	mov	sp, r7
 810809e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81080a2:	bf00      	nop
 81080a4:	58024400 	.word	0x58024400
 81080a8:	03d09000 	.word	0x03d09000
 81080ac:	003d0900 	.word	0x003d0900
 81080b0:	0810cfc4 	.word	0x0810cfc4

081080b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 81080b4:	b480      	push	{r7}
 81080b6:	b083      	sub	sp, #12
 81080b8:	af00      	add	r7, sp, #0
 81080ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 81080bc:	687b      	ldr	r3, [r7, #4]
 81080be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81080c0:	f003 0301 	and.w	r3, r3, #1
 81080c4:	2b00      	cmp	r3, #0
 81080c6:	d00a      	beq.n	81080de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 81080c8:	687b      	ldr	r3, [r7, #4]
 81080ca:	681b      	ldr	r3, [r3, #0]
 81080cc:	685b      	ldr	r3, [r3, #4]
 81080ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 81080d2:	687b      	ldr	r3, [r7, #4]
 81080d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81080d6:	687b      	ldr	r3, [r7, #4]
 81080d8:	681b      	ldr	r3, [r3, #0]
 81080da:	430a      	orrs	r2, r1
 81080dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81080de:	687b      	ldr	r3, [r7, #4]
 81080e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81080e2:	f003 0302 	and.w	r3, r3, #2
 81080e6:	2b00      	cmp	r3, #0
 81080e8:	d00a      	beq.n	8108100 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81080ea:	687b      	ldr	r3, [r7, #4]
 81080ec:	681b      	ldr	r3, [r3, #0]
 81080ee:	685b      	ldr	r3, [r3, #4]
 81080f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81080f4:	687b      	ldr	r3, [r7, #4]
 81080f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81080f8:	687b      	ldr	r3, [r7, #4]
 81080fa:	681b      	ldr	r3, [r3, #0]
 81080fc:	430a      	orrs	r2, r1
 81080fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8108100:	687b      	ldr	r3, [r7, #4]
 8108102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108104:	f003 0304 	and.w	r3, r3, #4
 8108108:	2b00      	cmp	r3, #0
 810810a:	d00a      	beq.n	8108122 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810810c:	687b      	ldr	r3, [r7, #4]
 810810e:	681b      	ldr	r3, [r3, #0]
 8108110:	685b      	ldr	r3, [r3, #4]
 8108112:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8108116:	687b      	ldr	r3, [r7, #4]
 8108118:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810811a:	687b      	ldr	r3, [r7, #4]
 810811c:	681b      	ldr	r3, [r3, #0]
 810811e:	430a      	orrs	r2, r1
 8108120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8108122:	687b      	ldr	r3, [r7, #4]
 8108124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108126:	f003 0308 	and.w	r3, r3, #8
 810812a:	2b00      	cmp	r3, #0
 810812c:	d00a      	beq.n	8108144 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810812e:	687b      	ldr	r3, [r7, #4]
 8108130:	681b      	ldr	r3, [r3, #0]
 8108132:	685b      	ldr	r3, [r3, #4]
 8108134:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108138:	687b      	ldr	r3, [r7, #4]
 810813a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810813c:	687b      	ldr	r3, [r7, #4]
 810813e:	681b      	ldr	r3, [r3, #0]
 8108140:	430a      	orrs	r2, r1
 8108142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108144:	687b      	ldr	r3, [r7, #4]
 8108146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108148:	f003 0310 	and.w	r3, r3, #16
 810814c:	2b00      	cmp	r3, #0
 810814e:	d00a      	beq.n	8108166 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108150:	687b      	ldr	r3, [r7, #4]
 8108152:	681b      	ldr	r3, [r3, #0]
 8108154:	689b      	ldr	r3, [r3, #8]
 8108156:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810815a:	687b      	ldr	r3, [r7, #4]
 810815c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810815e:	687b      	ldr	r3, [r7, #4]
 8108160:	681b      	ldr	r3, [r3, #0]
 8108162:	430a      	orrs	r2, r1
 8108164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108166:	687b      	ldr	r3, [r7, #4]
 8108168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810816a:	f003 0320 	and.w	r3, r3, #32
 810816e:	2b00      	cmp	r3, #0
 8108170:	d00a      	beq.n	8108188 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108172:	687b      	ldr	r3, [r7, #4]
 8108174:	681b      	ldr	r3, [r3, #0]
 8108176:	689b      	ldr	r3, [r3, #8]
 8108178:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810817c:	687b      	ldr	r3, [r7, #4]
 810817e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108180:	687b      	ldr	r3, [r7, #4]
 8108182:	681b      	ldr	r3, [r3, #0]
 8108184:	430a      	orrs	r2, r1
 8108186:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108188:	687b      	ldr	r3, [r7, #4]
 810818a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810818c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108190:	2b00      	cmp	r3, #0
 8108192:	d01a      	beq.n	81081ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108194:	687b      	ldr	r3, [r7, #4]
 8108196:	681b      	ldr	r3, [r3, #0]
 8108198:	685b      	ldr	r3, [r3, #4]
 810819a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810819e:	687b      	ldr	r3, [r7, #4]
 81081a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81081a2:	687b      	ldr	r3, [r7, #4]
 81081a4:	681b      	ldr	r3, [r3, #0]
 81081a6:	430a      	orrs	r2, r1
 81081a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81081aa:	687b      	ldr	r3, [r7, #4]
 81081ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81081ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81081b2:	d10a      	bne.n	81081ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 81081b4:	687b      	ldr	r3, [r7, #4]
 81081b6:	681b      	ldr	r3, [r3, #0]
 81081b8:	685b      	ldr	r3, [r3, #4]
 81081ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 81081be:	687b      	ldr	r3, [r7, #4]
 81081c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 81081c2:	687b      	ldr	r3, [r7, #4]
 81081c4:	681b      	ldr	r3, [r3, #0]
 81081c6:	430a      	orrs	r2, r1
 81081c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 81081ca:	687b      	ldr	r3, [r7, #4]
 81081cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81081ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81081d2:	2b00      	cmp	r3, #0
 81081d4:	d00a      	beq.n	81081ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81081d6:	687b      	ldr	r3, [r7, #4]
 81081d8:	681b      	ldr	r3, [r3, #0]
 81081da:	685b      	ldr	r3, [r3, #4]
 81081dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81081e0:	687b      	ldr	r3, [r7, #4]
 81081e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81081e4:	687b      	ldr	r3, [r7, #4]
 81081e6:	681b      	ldr	r3, [r3, #0]
 81081e8:	430a      	orrs	r2, r1
 81081ea:	605a      	str	r2, [r3, #4]
  }
}
 81081ec:	bf00      	nop
 81081ee:	370c      	adds	r7, #12
 81081f0:	46bd      	mov	sp, r7
 81081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81081f6:	4770      	bx	lr

081081f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81081f8:	b580      	push	{r7, lr}
 81081fa:	b086      	sub	sp, #24
 81081fc:	af02      	add	r7, sp, #8
 81081fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8108200:	687b      	ldr	r3, [r7, #4]
 8108202:	2200      	movs	r2, #0
 8108204:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8108208:	f7f9 fdbe 	bl	8101d88 <HAL_GetTick>
 810820c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810820e:	687b      	ldr	r3, [r7, #4]
 8108210:	681b      	ldr	r3, [r3, #0]
 8108212:	681b      	ldr	r3, [r3, #0]
 8108214:	f003 0308 	and.w	r3, r3, #8
 8108218:	2b08      	cmp	r3, #8
 810821a:	d10e      	bne.n	810823a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810821c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8108220:	9300      	str	r3, [sp, #0]
 8108222:	68fb      	ldr	r3, [r7, #12]
 8108224:	2200      	movs	r2, #0
 8108226:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810822a:	6878      	ldr	r0, [r7, #4]
 810822c:	f000 f82f 	bl	810828e <UART_WaitOnFlagUntilTimeout>
 8108230:	4603      	mov	r3, r0
 8108232:	2b00      	cmp	r3, #0
 8108234:	d001      	beq.n	810823a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108236:	2303      	movs	r3, #3
 8108238:	e025      	b.n	8108286 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810823a:	687b      	ldr	r3, [r7, #4]
 810823c:	681b      	ldr	r3, [r3, #0]
 810823e:	681b      	ldr	r3, [r3, #0]
 8108240:	f003 0304 	and.w	r3, r3, #4
 8108244:	2b04      	cmp	r3, #4
 8108246:	d10e      	bne.n	8108266 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8108248:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810824c:	9300      	str	r3, [sp, #0]
 810824e:	68fb      	ldr	r3, [r7, #12]
 8108250:	2200      	movs	r2, #0
 8108252:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108256:	6878      	ldr	r0, [r7, #4]
 8108258:	f000 f819 	bl	810828e <UART_WaitOnFlagUntilTimeout>
 810825c:	4603      	mov	r3, r0
 810825e:	2b00      	cmp	r3, #0
 8108260:	d001      	beq.n	8108266 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108262:	2303      	movs	r3, #3
 8108264:	e00f      	b.n	8108286 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8108266:	687b      	ldr	r3, [r7, #4]
 8108268:	2220      	movs	r2, #32
 810826a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 810826e:	687b      	ldr	r3, [r7, #4]
 8108270:	2220      	movs	r2, #32
 8108272:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8108276:	687b      	ldr	r3, [r7, #4]
 8108278:	2200      	movs	r2, #0
 810827a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 810827c:	687b      	ldr	r3, [r7, #4]
 810827e:	2200      	movs	r2, #0
 8108280:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108284:	2300      	movs	r3, #0
}
 8108286:	4618      	mov	r0, r3
 8108288:	3710      	adds	r7, #16
 810828a:	46bd      	mov	sp, r7
 810828c:	bd80      	pop	{r7, pc}

0810828e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810828e:	b580      	push	{r7, lr}
 8108290:	b09c      	sub	sp, #112	; 0x70
 8108292:	af00      	add	r7, sp, #0
 8108294:	60f8      	str	r0, [r7, #12]
 8108296:	60b9      	str	r1, [r7, #8]
 8108298:	603b      	str	r3, [r7, #0]
 810829a:	4613      	mov	r3, r2
 810829c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810829e:	e0a9      	b.n	81083f4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81082a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81082a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 81082a6:	f000 80a5 	beq.w	81083f4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81082aa:	f7f9 fd6d 	bl	8101d88 <HAL_GetTick>
 81082ae:	4602      	mov	r2, r0
 81082b0:	683b      	ldr	r3, [r7, #0]
 81082b2:	1ad3      	subs	r3, r2, r3
 81082b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 81082b6:	429a      	cmp	r2, r3
 81082b8:	d302      	bcc.n	81082c0 <UART_WaitOnFlagUntilTimeout+0x32>
 81082ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81082bc:	2b00      	cmp	r3, #0
 81082be:	d140      	bne.n	8108342 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81082c0:	68fb      	ldr	r3, [r7, #12]
 81082c2:	681b      	ldr	r3, [r3, #0]
 81082c4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81082c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 81082c8:	e853 3f00 	ldrex	r3, [r3]
 81082cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 81082ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81082d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81082d4:	667b      	str	r3, [r7, #100]	; 0x64
 81082d6:	68fb      	ldr	r3, [r7, #12]
 81082d8:	681b      	ldr	r3, [r3, #0]
 81082da:	461a      	mov	r2, r3
 81082dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 81082de:	65fb      	str	r3, [r7, #92]	; 0x5c
 81082e0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81082e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 81082e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 81082e6:	e841 2300 	strex	r3, r2, [r1]
 81082ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 81082ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81082ee:	2b00      	cmp	r3, #0
 81082f0:	d1e6      	bne.n	81082c0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81082f2:	68fb      	ldr	r3, [r7, #12]
 81082f4:	681b      	ldr	r3, [r3, #0]
 81082f6:	3308      	adds	r3, #8
 81082f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81082fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81082fc:	e853 3f00 	ldrex	r3, [r3]
 8108300:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8108302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108304:	f023 0301 	bic.w	r3, r3, #1
 8108308:	663b      	str	r3, [r7, #96]	; 0x60
 810830a:	68fb      	ldr	r3, [r7, #12]
 810830c:	681b      	ldr	r3, [r3, #0]
 810830e:	3308      	adds	r3, #8
 8108310:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8108312:	64ba      	str	r2, [r7, #72]	; 0x48
 8108314:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108316:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8108318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810831a:	e841 2300 	strex	r3, r2, [r1]
 810831e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8108320:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8108322:	2b00      	cmp	r3, #0
 8108324:	d1e5      	bne.n	81082f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8108326:	68fb      	ldr	r3, [r7, #12]
 8108328:	2220      	movs	r2, #32
 810832a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 810832e:	68fb      	ldr	r3, [r7, #12]
 8108330:	2220      	movs	r2, #32
 8108332:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8108336:	68fb      	ldr	r3, [r7, #12]
 8108338:	2200      	movs	r2, #0
 810833a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810833e:	2303      	movs	r3, #3
 8108340:	e069      	b.n	8108416 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108342:	68fb      	ldr	r3, [r7, #12]
 8108344:	681b      	ldr	r3, [r3, #0]
 8108346:	681b      	ldr	r3, [r3, #0]
 8108348:	f003 0304 	and.w	r3, r3, #4
 810834c:	2b00      	cmp	r3, #0
 810834e:	d051      	beq.n	81083f4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8108350:	68fb      	ldr	r3, [r7, #12]
 8108352:	681b      	ldr	r3, [r3, #0]
 8108354:	69db      	ldr	r3, [r3, #28]
 8108356:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 810835a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810835e:	d149      	bne.n	81083f4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8108360:	68fb      	ldr	r3, [r7, #12]
 8108362:	681b      	ldr	r3, [r3, #0]
 8108364:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8108368:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 810836a:	68fb      	ldr	r3, [r7, #12]
 810836c:	681b      	ldr	r3, [r3, #0]
 810836e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8108370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108372:	e853 3f00 	ldrex	r3, [r3]
 8108376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810837a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 810837e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8108380:	68fb      	ldr	r3, [r7, #12]
 8108382:	681b      	ldr	r3, [r3, #0]
 8108384:	461a      	mov	r2, r3
 8108386:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8108388:	637b      	str	r3, [r7, #52]	; 0x34
 810838a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810838c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 810838e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8108390:	e841 2300 	strex	r3, r2, [r1]
 8108394:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8108396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8108398:	2b00      	cmp	r3, #0
 810839a:	d1e6      	bne.n	810836a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810839c:	68fb      	ldr	r3, [r7, #12]
 810839e:	681b      	ldr	r3, [r3, #0]
 81083a0:	3308      	adds	r3, #8
 81083a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81083a4:	697b      	ldr	r3, [r7, #20]
 81083a6:	e853 3f00 	ldrex	r3, [r3]
 81083aa:	613b      	str	r3, [r7, #16]
   return(result);
 81083ac:	693b      	ldr	r3, [r7, #16]
 81083ae:	f023 0301 	bic.w	r3, r3, #1
 81083b2:	66bb      	str	r3, [r7, #104]	; 0x68
 81083b4:	68fb      	ldr	r3, [r7, #12]
 81083b6:	681b      	ldr	r3, [r3, #0]
 81083b8:	3308      	adds	r3, #8
 81083ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 81083bc:	623a      	str	r2, [r7, #32]
 81083be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81083c0:	69f9      	ldr	r1, [r7, #28]
 81083c2:	6a3a      	ldr	r2, [r7, #32]
 81083c4:	e841 2300 	strex	r3, r2, [r1]
 81083c8:	61bb      	str	r3, [r7, #24]
   return(result);
 81083ca:	69bb      	ldr	r3, [r7, #24]
 81083cc:	2b00      	cmp	r3, #0
 81083ce:	d1e5      	bne.n	810839c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 81083d0:	68fb      	ldr	r3, [r7, #12]
 81083d2:	2220      	movs	r2, #32
 81083d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 81083d8:	68fb      	ldr	r3, [r7, #12]
 81083da:	2220      	movs	r2, #32
 81083dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81083e0:	68fb      	ldr	r3, [r7, #12]
 81083e2:	2220      	movs	r2, #32
 81083e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81083e8:	68fb      	ldr	r3, [r7, #12]
 81083ea:	2200      	movs	r2, #0
 81083ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 81083f0:	2303      	movs	r3, #3
 81083f2:	e010      	b.n	8108416 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81083f4:	68fb      	ldr	r3, [r7, #12]
 81083f6:	681b      	ldr	r3, [r3, #0]
 81083f8:	69da      	ldr	r2, [r3, #28]
 81083fa:	68bb      	ldr	r3, [r7, #8]
 81083fc:	4013      	ands	r3, r2
 81083fe:	68ba      	ldr	r2, [r7, #8]
 8108400:	429a      	cmp	r2, r3
 8108402:	bf0c      	ite	eq
 8108404:	2301      	moveq	r3, #1
 8108406:	2300      	movne	r3, #0
 8108408:	b2db      	uxtb	r3, r3
 810840a:	461a      	mov	r2, r3
 810840c:	79fb      	ldrb	r3, [r7, #7]
 810840e:	429a      	cmp	r2, r3
 8108410:	f43f af46 	beq.w	81082a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8108414:	2300      	movs	r3, #0
}
 8108416:	4618      	mov	r0, r3
 8108418:	3770      	adds	r7, #112	; 0x70
 810841a:	46bd      	mov	sp, r7
 810841c:	bd80      	pop	{r7, pc}

0810841e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810841e:	b480      	push	{r7}
 8108420:	b085      	sub	sp, #20
 8108422:	af00      	add	r7, sp, #0
 8108424:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108426:	687b      	ldr	r3, [r7, #4]
 8108428:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810842c:	2b01      	cmp	r3, #1
 810842e:	d101      	bne.n	8108434 <HAL_UARTEx_DisableFifoMode+0x16>
 8108430:	2302      	movs	r3, #2
 8108432:	e027      	b.n	8108484 <HAL_UARTEx_DisableFifoMode+0x66>
 8108434:	687b      	ldr	r3, [r7, #4]
 8108436:	2201      	movs	r2, #1
 8108438:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810843c:	687b      	ldr	r3, [r7, #4]
 810843e:	2224      	movs	r2, #36	; 0x24
 8108440:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108444:	687b      	ldr	r3, [r7, #4]
 8108446:	681b      	ldr	r3, [r3, #0]
 8108448:	681b      	ldr	r3, [r3, #0]
 810844a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810844c:	687b      	ldr	r3, [r7, #4]
 810844e:	681b      	ldr	r3, [r3, #0]
 8108450:	681a      	ldr	r2, [r3, #0]
 8108452:	687b      	ldr	r3, [r7, #4]
 8108454:	681b      	ldr	r3, [r3, #0]
 8108456:	f022 0201 	bic.w	r2, r2, #1
 810845a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810845c:	68fb      	ldr	r3, [r7, #12]
 810845e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8108462:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8108464:	687b      	ldr	r3, [r7, #4]
 8108466:	2200      	movs	r2, #0
 8108468:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810846a:	687b      	ldr	r3, [r7, #4]
 810846c:	681b      	ldr	r3, [r3, #0]
 810846e:	68fa      	ldr	r2, [r7, #12]
 8108470:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108472:	687b      	ldr	r3, [r7, #4]
 8108474:	2220      	movs	r2, #32
 8108476:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810847a:	687b      	ldr	r3, [r7, #4]
 810847c:	2200      	movs	r2, #0
 810847e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108482:	2300      	movs	r3, #0
}
 8108484:	4618      	mov	r0, r3
 8108486:	3714      	adds	r7, #20
 8108488:	46bd      	mov	sp, r7
 810848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810848e:	4770      	bx	lr

08108490 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108490:	b580      	push	{r7, lr}
 8108492:	b084      	sub	sp, #16
 8108494:	af00      	add	r7, sp, #0
 8108496:	6078      	str	r0, [r7, #4]
 8108498:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810849a:	687b      	ldr	r3, [r7, #4]
 810849c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81084a0:	2b01      	cmp	r3, #1
 81084a2:	d101      	bne.n	81084a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81084a4:	2302      	movs	r3, #2
 81084a6:	e02d      	b.n	8108504 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81084a8:	687b      	ldr	r3, [r7, #4]
 81084aa:	2201      	movs	r2, #1
 81084ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 81084b0:	687b      	ldr	r3, [r7, #4]
 81084b2:	2224      	movs	r2, #36	; 0x24
 81084b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81084b8:	687b      	ldr	r3, [r7, #4]
 81084ba:	681b      	ldr	r3, [r3, #0]
 81084bc:	681b      	ldr	r3, [r3, #0]
 81084be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81084c0:	687b      	ldr	r3, [r7, #4]
 81084c2:	681b      	ldr	r3, [r3, #0]
 81084c4:	681a      	ldr	r2, [r3, #0]
 81084c6:	687b      	ldr	r3, [r7, #4]
 81084c8:	681b      	ldr	r3, [r3, #0]
 81084ca:	f022 0201 	bic.w	r2, r2, #1
 81084ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 81084d0:	687b      	ldr	r3, [r7, #4]
 81084d2:	681b      	ldr	r3, [r3, #0]
 81084d4:	689b      	ldr	r3, [r3, #8]
 81084d6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 81084da:	687b      	ldr	r3, [r7, #4]
 81084dc:	681b      	ldr	r3, [r3, #0]
 81084de:	683a      	ldr	r2, [r7, #0]
 81084e0:	430a      	orrs	r2, r1
 81084e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81084e4:	6878      	ldr	r0, [r7, #4]
 81084e6:	f000 f84f 	bl	8108588 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81084ea:	687b      	ldr	r3, [r7, #4]
 81084ec:	681b      	ldr	r3, [r3, #0]
 81084ee:	68fa      	ldr	r2, [r7, #12]
 81084f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81084f2:	687b      	ldr	r3, [r7, #4]
 81084f4:	2220      	movs	r2, #32
 81084f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81084fa:	687b      	ldr	r3, [r7, #4]
 81084fc:	2200      	movs	r2, #0
 81084fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8108502:	2300      	movs	r3, #0
}
 8108504:	4618      	mov	r0, r3
 8108506:	3710      	adds	r7, #16
 8108508:	46bd      	mov	sp, r7
 810850a:	bd80      	pop	{r7, pc}

0810850c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810850c:	b580      	push	{r7, lr}
 810850e:	b084      	sub	sp, #16
 8108510:	af00      	add	r7, sp, #0
 8108512:	6078      	str	r0, [r7, #4]
 8108514:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108516:	687b      	ldr	r3, [r7, #4]
 8108518:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810851c:	2b01      	cmp	r3, #1
 810851e:	d101      	bne.n	8108524 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8108520:	2302      	movs	r3, #2
 8108522:	e02d      	b.n	8108580 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8108524:	687b      	ldr	r3, [r7, #4]
 8108526:	2201      	movs	r2, #1
 8108528:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810852c:	687b      	ldr	r3, [r7, #4]
 810852e:	2224      	movs	r2, #36	; 0x24
 8108530:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108534:	687b      	ldr	r3, [r7, #4]
 8108536:	681b      	ldr	r3, [r3, #0]
 8108538:	681b      	ldr	r3, [r3, #0]
 810853a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810853c:	687b      	ldr	r3, [r7, #4]
 810853e:	681b      	ldr	r3, [r3, #0]
 8108540:	681a      	ldr	r2, [r3, #0]
 8108542:	687b      	ldr	r3, [r7, #4]
 8108544:	681b      	ldr	r3, [r3, #0]
 8108546:	f022 0201 	bic.w	r2, r2, #1
 810854a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810854c:	687b      	ldr	r3, [r7, #4]
 810854e:	681b      	ldr	r3, [r3, #0]
 8108550:	689b      	ldr	r3, [r3, #8]
 8108552:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8108556:	687b      	ldr	r3, [r7, #4]
 8108558:	681b      	ldr	r3, [r3, #0]
 810855a:	683a      	ldr	r2, [r7, #0]
 810855c:	430a      	orrs	r2, r1
 810855e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8108560:	6878      	ldr	r0, [r7, #4]
 8108562:	f000 f811 	bl	8108588 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108566:	687b      	ldr	r3, [r7, #4]
 8108568:	681b      	ldr	r3, [r3, #0]
 810856a:	68fa      	ldr	r2, [r7, #12]
 810856c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810856e:	687b      	ldr	r3, [r7, #4]
 8108570:	2220      	movs	r2, #32
 8108572:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108576:	687b      	ldr	r3, [r7, #4]
 8108578:	2200      	movs	r2, #0
 810857a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 810857e:	2300      	movs	r3, #0
}
 8108580:	4618      	mov	r0, r3
 8108582:	3710      	adds	r7, #16
 8108584:	46bd      	mov	sp, r7
 8108586:	bd80      	pop	{r7, pc}

08108588 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108588:	b480      	push	{r7}
 810858a:	b085      	sub	sp, #20
 810858c:	af00      	add	r7, sp, #0
 810858e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108590:	687b      	ldr	r3, [r7, #4]
 8108592:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108594:	2b00      	cmp	r3, #0
 8108596:	d108      	bne.n	81085aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8108598:	687b      	ldr	r3, [r7, #4]
 810859a:	2201      	movs	r2, #1
 810859c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81085a0:	687b      	ldr	r3, [r7, #4]
 81085a2:	2201      	movs	r2, #1
 81085a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81085a8:	e031      	b.n	810860e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81085aa:	2310      	movs	r3, #16
 81085ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81085ae:	2310      	movs	r3, #16
 81085b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 81085b2:	687b      	ldr	r3, [r7, #4]
 81085b4:	681b      	ldr	r3, [r3, #0]
 81085b6:	689b      	ldr	r3, [r3, #8]
 81085b8:	0e5b      	lsrs	r3, r3, #25
 81085ba:	b2db      	uxtb	r3, r3
 81085bc:	f003 0307 	and.w	r3, r3, #7
 81085c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 81085c2:	687b      	ldr	r3, [r7, #4]
 81085c4:	681b      	ldr	r3, [r3, #0]
 81085c6:	689b      	ldr	r3, [r3, #8]
 81085c8:	0f5b      	lsrs	r3, r3, #29
 81085ca:	b2db      	uxtb	r3, r3
 81085cc:	f003 0307 	and.w	r3, r3, #7
 81085d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81085d2:	7bbb      	ldrb	r3, [r7, #14]
 81085d4:	7b3a      	ldrb	r2, [r7, #12]
 81085d6:	4911      	ldr	r1, [pc, #68]	; (810861c <UARTEx_SetNbDataToProcess+0x94>)
 81085d8:	5c8a      	ldrb	r2, [r1, r2]
 81085da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 81085de:	7b3a      	ldrb	r2, [r7, #12]
 81085e0:	490f      	ldr	r1, [pc, #60]	; (8108620 <UARTEx_SetNbDataToProcess+0x98>)
 81085e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 81085e4:	fb93 f3f2 	sdiv	r3, r3, r2
 81085e8:	b29a      	uxth	r2, r3
 81085ea:	687b      	ldr	r3, [r7, #4]
 81085ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 81085f0:	7bfb      	ldrb	r3, [r7, #15]
 81085f2:	7b7a      	ldrb	r2, [r7, #13]
 81085f4:	4909      	ldr	r1, [pc, #36]	; (810861c <UARTEx_SetNbDataToProcess+0x94>)
 81085f6:	5c8a      	ldrb	r2, [r1, r2]
 81085f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 81085fc:	7b7a      	ldrb	r2, [r7, #13]
 81085fe:	4908      	ldr	r1, [pc, #32]	; (8108620 <UARTEx_SetNbDataToProcess+0x98>)
 8108600:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108602:	fb93 f3f2 	sdiv	r3, r3, r2
 8108606:	b29a      	uxth	r2, r3
 8108608:	687b      	ldr	r3, [r7, #4]
 810860a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 810860e:	bf00      	nop
 8108610:	3714      	adds	r7, #20
 8108612:	46bd      	mov	sp, r7
 8108614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108618:	4770      	bx	lr
 810861a:	bf00      	nop
 810861c:	0810cfdc 	.word	0x0810cfdc
 8108620:	0810cfe4 	.word	0x0810cfe4

08108624 <__errno>:
 8108624:	4b01      	ldr	r3, [pc, #4]	; (810862c <__errno+0x8>)
 8108626:	6818      	ldr	r0, [r3, #0]
 8108628:	4770      	bx	lr
 810862a:	bf00      	nop
 810862c:	10000010 	.word	0x10000010

08108630 <__libc_init_array>:
 8108630:	b570      	push	{r4, r5, r6, lr}
 8108632:	4d0d      	ldr	r5, [pc, #52]	; (8108668 <__libc_init_array+0x38>)
 8108634:	4c0d      	ldr	r4, [pc, #52]	; (810866c <__libc_init_array+0x3c>)
 8108636:	1b64      	subs	r4, r4, r5
 8108638:	10a4      	asrs	r4, r4, #2
 810863a:	2600      	movs	r6, #0
 810863c:	42a6      	cmp	r6, r4
 810863e:	d109      	bne.n	8108654 <__libc_init_array+0x24>
 8108640:	4d0b      	ldr	r5, [pc, #44]	; (8108670 <__libc_init_array+0x40>)
 8108642:	4c0c      	ldr	r4, [pc, #48]	; (8108674 <__libc_init_array+0x44>)
 8108644:	f004 fca8 	bl	810cf98 <_init>
 8108648:	1b64      	subs	r4, r4, r5
 810864a:	10a4      	asrs	r4, r4, #2
 810864c:	2600      	movs	r6, #0
 810864e:	42a6      	cmp	r6, r4
 8108650:	d105      	bne.n	810865e <__libc_init_array+0x2e>
 8108652:	bd70      	pop	{r4, r5, r6, pc}
 8108654:	f855 3b04 	ldr.w	r3, [r5], #4
 8108658:	4798      	blx	r3
 810865a:	3601      	adds	r6, #1
 810865c:	e7ee      	b.n	810863c <__libc_init_array+0xc>
 810865e:	f855 3b04 	ldr.w	r3, [r5], #4
 8108662:	4798      	blx	r3
 8108664:	3601      	adds	r6, #1
 8108666:	e7f2      	b.n	810864e <__libc_init_array+0x1e>
 8108668:	0810d4a4 	.word	0x0810d4a4
 810866c:	0810d4a4 	.word	0x0810d4a4
 8108670:	0810d4a4 	.word	0x0810d4a4
 8108674:	0810d4a8 	.word	0x0810d4a8

08108678 <memset>:
 8108678:	4402      	add	r2, r0
 810867a:	4603      	mov	r3, r0
 810867c:	4293      	cmp	r3, r2
 810867e:	d100      	bne.n	8108682 <memset+0xa>
 8108680:	4770      	bx	lr
 8108682:	f803 1b01 	strb.w	r1, [r3], #1
 8108686:	e7f9      	b.n	810867c <memset+0x4>

08108688 <__cvt>:
 8108688:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 810868c:	ec55 4b10 	vmov	r4, r5, d0
 8108690:	2d00      	cmp	r5, #0
 8108692:	460e      	mov	r6, r1
 8108694:	4619      	mov	r1, r3
 8108696:	462b      	mov	r3, r5
 8108698:	bfbb      	ittet	lt
 810869a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 810869e:	461d      	movlt	r5, r3
 81086a0:	2300      	movge	r3, #0
 81086a2:	232d      	movlt	r3, #45	; 0x2d
 81086a4:	700b      	strb	r3, [r1, #0]
 81086a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 81086a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 81086ac:	4691      	mov	r9, r2
 81086ae:	f023 0820 	bic.w	r8, r3, #32
 81086b2:	bfbc      	itt	lt
 81086b4:	4622      	movlt	r2, r4
 81086b6:	4614      	movlt	r4, r2
 81086b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81086bc:	d005      	beq.n	81086ca <__cvt+0x42>
 81086be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 81086c2:	d100      	bne.n	81086c6 <__cvt+0x3e>
 81086c4:	3601      	adds	r6, #1
 81086c6:	2102      	movs	r1, #2
 81086c8:	e000      	b.n	81086cc <__cvt+0x44>
 81086ca:	2103      	movs	r1, #3
 81086cc:	ab03      	add	r3, sp, #12
 81086ce:	9301      	str	r3, [sp, #4]
 81086d0:	ab02      	add	r3, sp, #8
 81086d2:	9300      	str	r3, [sp, #0]
 81086d4:	ec45 4b10 	vmov	d0, r4, r5
 81086d8:	4653      	mov	r3, sl
 81086da:	4632      	mov	r2, r6
 81086dc:	f001 fdc4 	bl	810a268 <_dtoa_r>
 81086e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 81086e4:	4607      	mov	r7, r0
 81086e6:	d102      	bne.n	81086ee <__cvt+0x66>
 81086e8:	f019 0f01 	tst.w	r9, #1
 81086ec:	d022      	beq.n	8108734 <__cvt+0xac>
 81086ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 81086f2:	eb07 0906 	add.w	r9, r7, r6
 81086f6:	d110      	bne.n	810871a <__cvt+0x92>
 81086f8:	783b      	ldrb	r3, [r7, #0]
 81086fa:	2b30      	cmp	r3, #48	; 0x30
 81086fc:	d10a      	bne.n	8108714 <__cvt+0x8c>
 81086fe:	2200      	movs	r2, #0
 8108700:	2300      	movs	r3, #0
 8108702:	4620      	mov	r0, r4
 8108704:	4629      	mov	r1, r5
 8108706:	f7f8 fa67 	bl	8100bd8 <__aeabi_dcmpeq>
 810870a:	b918      	cbnz	r0, 8108714 <__cvt+0x8c>
 810870c:	f1c6 0601 	rsb	r6, r6, #1
 8108710:	f8ca 6000 	str.w	r6, [sl]
 8108714:	f8da 3000 	ldr.w	r3, [sl]
 8108718:	4499      	add	r9, r3
 810871a:	2200      	movs	r2, #0
 810871c:	2300      	movs	r3, #0
 810871e:	4620      	mov	r0, r4
 8108720:	4629      	mov	r1, r5
 8108722:	f7f8 fa59 	bl	8100bd8 <__aeabi_dcmpeq>
 8108726:	b108      	cbz	r0, 810872c <__cvt+0xa4>
 8108728:	f8cd 900c 	str.w	r9, [sp, #12]
 810872c:	2230      	movs	r2, #48	; 0x30
 810872e:	9b03      	ldr	r3, [sp, #12]
 8108730:	454b      	cmp	r3, r9
 8108732:	d307      	bcc.n	8108744 <__cvt+0xbc>
 8108734:	9b03      	ldr	r3, [sp, #12]
 8108736:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8108738:	1bdb      	subs	r3, r3, r7
 810873a:	4638      	mov	r0, r7
 810873c:	6013      	str	r3, [r2, #0]
 810873e:	b004      	add	sp, #16
 8108740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108744:	1c59      	adds	r1, r3, #1
 8108746:	9103      	str	r1, [sp, #12]
 8108748:	701a      	strb	r2, [r3, #0]
 810874a:	e7f0      	b.n	810872e <__cvt+0xa6>

0810874c <__exponent>:
 810874c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 810874e:	4603      	mov	r3, r0
 8108750:	2900      	cmp	r1, #0
 8108752:	bfb8      	it	lt
 8108754:	4249      	neglt	r1, r1
 8108756:	f803 2b02 	strb.w	r2, [r3], #2
 810875a:	bfb4      	ite	lt
 810875c:	222d      	movlt	r2, #45	; 0x2d
 810875e:	222b      	movge	r2, #43	; 0x2b
 8108760:	2909      	cmp	r1, #9
 8108762:	7042      	strb	r2, [r0, #1]
 8108764:	dd2a      	ble.n	81087bc <__exponent+0x70>
 8108766:	f10d 0407 	add.w	r4, sp, #7
 810876a:	46a4      	mov	ip, r4
 810876c:	270a      	movs	r7, #10
 810876e:	46a6      	mov	lr, r4
 8108770:	460a      	mov	r2, r1
 8108772:	fb91 f6f7 	sdiv	r6, r1, r7
 8108776:	fb07 1516 	mls	r5, r7, r6, r1
 810877a:	3530      	adds	r5, #48	; 0x30
 810877c:	2a63      	cmp	r2, #99	; 0x63
 810877e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8108782:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8108786:	4631      	mov	r1, r6
 8108788:	dcf1      	bgt.n	810876e <__exponent+0x22>
 810878a:	3130      	adds	r1, #48	; 0x30
 810878c:	f1ae 0502 	sub.w	r5, lr, #2
 8108790:	f804 1c01 	strb.w	r1, [r4, #-1]
 8108794:	1c44      	adds	r4, r0, #1
 8108796:	4629      	mov	r1, r5
 8108798:	4561      	cmp	r1, ip
 810879a:	d30a      	bcc.n	81087b2 <__exponent+0x66>
 810879c:	f10d 0209 	add.w	r2, sp, #9
 81087a0:	eba2 020e 	sub.w	r2, r2, lr
 81087a4:	4565      	cmp	r5, ip
 81087a6:	bf88      	it	hi
 81087a8:	2200      	movhi	r2, #0
 81087aa:	4413      	add	r3, r2
 81087ac:	1a18      	subs	r0, r3, r0
 81087ae:	b003      	add	sp, #12
 81087b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 81087b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 81087b6:	f804 2f01 	strb.w	r2, [r4, #1]!
 81087ba:	e7ed      	b.n	8108798 <__exponent+0x4c>
 81087bc:	2330      	movs	r3, #48	; 0x30
 81087be:	3130      	adds	r1, #48	; 0x30
 81087c0:	7083      	strb	r3, [r0, #2]
 81087c2:	70c1      	strb	r1, [r0, #3]
 81087c4:	1d03      	adds	r3, r0, #4
 81087c6:	e7f1      	b.n	81087ac <__exponent+0x60>

081087c8 <_printf_float>:
 81087c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 81087cc:	ed2d 8b02 	vpush	{d8}
 81087d0:	b08d      	sub	sp, #52	; 0x34
 81087d2:	460c      	mov	r4, r1
 81087d4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 81087d8:	4616      	mov	r6, r2
 81087da:	461f      	mov	r7, r3
 81087dc:	4605      	mov	r5, r0
 81087de:	f002 ff95 	bl	810b70c <_localeconv_r>
 81087e2:	f8d0 a000 	ldr.w	sl, [r0]
 81087e6:	4650      	mov	r0, sl
 81087e8:	f7f7 fd7a 	bl	81002e0 <strlen>
 81087ec:	2300      	movs	r3, #0
 81087ee:	930a      	str	r3, [sp, #40]	; 0x28
 81087f0:	6823      	ldr	r3, [r4, #0]
 81087f2:	9305      	str	r3, [sp, #20]
 81087f4:	f8d8 3000 	ldr.w	r3, [r8]
 81087f8:	f894 b018 	ldrb.w	fp, [r4, #24]
 81087fc:	3307      	adds	r3, #7
 81087fe:	f023 0307 	bic.w	r3, r3, #7
 8108802:	f103 0208 	add.w	r2, r3, #8
 8108806:	f8c8 2000 	str.w	r2, [r8]
 810880a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810880e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8108812:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8108816:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 810881a:	9307      	str	r3, [sp, #28]
 810881c:	f8cd 8018 	str.w	r8, [sp, #24]
 8108820:	ee08 0a10 	vmov	s16, r0
 8108824:	4b9f      	ldr	r3, [pc, #636]	; (8108aa4 <_printf_float+0x2dc>)
 8108826:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 810882a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810882e:	f7f8 fa05 	bl	8100c3c <__aeabi_dcmpun>
 8108832:	bb88      	cbnz	r0, 8108898 <_printf_float+0xd0>
 8108834:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8108838:	4b9a      	ldr	r3, [pc, #616]	; (8108aa4 <_printf_float+0x2dc>)
 810883a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810883e:	f7f8 f9df 	bl	8100c00 <__aeabi_dcmple>
 8108842:	bb48      	cbnz	r0, 8108898 <_printf_float+0xd0>
 8108844:	2200      	movs	r2, #0
 8108846:	2300      	movs	r3, #0
 8108848:	4640      	mov	r0, r8
 810884a:	4649      	mov	r1, r9
 810884c:	f7f8 f9ce 	bl	8100bec <__aeabi_dcmplt>
 8108850:	b110      	cbz	r0, 8108858 <_printf_float+0x90>
 8108852:	232d      	movs	r3, #45	; 0x2d
 8108854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108858:	4b93      	ldr	r3, [pc, #588]	; (8108aa8 <_printf_float+0x2e0>)
 810885a:	4894      	ldr	r0, [pc, #592]	; (8108aac <_printf_float+0x2e4>)
 810885c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8108860:	bf94      	ite	ls
 8108862:	4698      	movls	r8, r3
 8108864:	4680      	movhi	r8, r0
 8108866:	2303      	movs	r3, #3
 8108868:	6123      	str	r3, [r4, #16]
 810886a:	9b05      	ldr	r3, [sp, #20]
 810886c:	f023 0204 	bic.w	r2, r3, #4
 8108870:	6022      	str	r2, [r4, #0]
 8108872:	f04f 0900 	mov.w	r9, #0
 8108876:	9700      	str	r7, [sp, #0]
 8108878:	4633      	mov	r3, r6
 810887a:	aa0b      	add	r2, sp, #44	; 0x2c
 810887c:	4621      	mov	r1, r4
 810887e:	4628      	mov	r0, r5
 8108880:	f000 f9d8 	bl	8108c34 <_printf_common>
 8108884:	3001      	adds	r0, #1
 8108886:	f040 8090 	bne.w	81089aa <_printf_float+0x1e2>
 810888a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810888e:	b00d      	add	sp, #52	; 0x34
 8108890:	ecbd 8b02 	vpop	{d8}
 8108894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108898:	4642      	mov	r2, r8
 810889a:	464b      	mov	r3, r9
 810889c:	4640      	mov	r0, r8
 810889e:	4649      	mov	r1, r9
 81088a0:	f7f8 f9cc 	bl	8100c3c <__aeabi_dcmpun>
 81088a4:	b140      	cbz	r0, 81088b8 <_printf_float+0xf0>
 81088a6:	464b      	mov	r3, r9
 81088a8:	2b00      	cmp	r3, #0
 81088aa:	bfbc      	itt	lt
 81088ac:	232d      	movlt	r3, #45	; 0x2d
 81088ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 81088b2:	487f      	ldr	r0, [pc, #508]	; (8108ab0 <_printf_float+0x2e8>)
 81088b4:	4b7f      	ldr	r3, [pc, #508]	; (8108ab4 <_printf_float+0x2ec>)
 81088b6:	e7d1      	b.n	810885c <_printf_float+0x94>
 81088b8:	6863      	ldr	r3, [r4, #4]
 81088ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 81088be:	9206      	str	r2, [sp, #24]
 81088c0:	1c5a      	adds	r2, r3, #1
 81088c2:	d13f      	bne.n	8108944 <_printf_float+0x17c>
 81088c4:	2306      	movs	r3, #6
 81088c6:	6063      	str	r3, [r4, #4]
 81088c8:	9b05      	ldr	r3, [sp, #20]
 81088ca:	6861      	ldr	r1, [r4, #4]
 81088cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 81088d0:	2300      	movs	r3, #0
 81088d2:	9303      	str	r3, [sp, #12]
 81088d4:	ab0a      	add	r3, sp, #40	; 0x28
 81088d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 81088da:	ab09      	add	r3, sp, #36	; 0x24
 81088dc:	ec49 8b10 	vmov	d0, r8, r9
 81088e0:	9300      	str	r3, [sp, #0]
 81088e2:	6022      	str	r2, [r4, #0]
 81088e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 81088e8:	4628      	mov	r0, r5
 81088ea:	f7ff fecd 	bl	8108688 <__cvt>
 81088ee:	9b06      	ldr	r3, [sp, #24]
 81088f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 81088f2:	2b47      	cmp	r3, #71	; 0x47
 81088f4:	4680      	mov	r8, r0
 81088f6:	d108      	bne.n	810890a <_printf_float+0x142>
 81088f8:	1cc8      	adds	r0, r1, #3
 81088fa:	db02      	blt.n	8108902 <_printf_float+0x13a>
 81088fc:	6863      	ldr	r3, [r4, #4]
 81088fe:	4299      	cmp	r1, r3
 8108900:	dd41      	ble.n	8108986 <_printf_float+0x1be>
 8108902:	f1ab 0b02 	sub.w	fp, fp, #2
 8108906:	fa5f fb8b 	uxtb.w	fp, fp
 810890a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 810890e:	d820      	bhi.n	8108952 <_printf_float+0x18a>
 8108910:	3901      	subs	r1, #1
 8108912:	465a      	mov	r2, fp
 8108914:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8108918:	9109      	str	r1, [sp, #36]	; 0x24
 810891a:	f7ff ff17 	bl	810874c <__exponent>
 810891e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108920:	1813      	adds	r3, r2, r0
 8108922:	2a01      	cmp	r2, #1
 8108924:	4681      	mov	r9, r0
 8108926:	6123      	str	r3, [r4, #16]
 8108928:	dc02      	bgt.n	8108930 <_printf_float+0x168>
 810892a:	6822      	ldr	r2, [r4, #0]
 810892c:	07d2      	lsls	r2, r2, #31
 810892e:	d501      	bpl.n	8108934 <_printf_float+0x16c>
 8108930:	3301      	adds	r3, #1
 8108932:	6123      	str	r3, [r4, #16]
 8108934:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8108938:	2b00      	cmp	r3, #0
 810893a:	d09c      	beq.n	8108876 <_printf_float+0xae>
 810893c:	232d      	movs	r3, #45	; 0x2d
 810893e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108942:	e798      	b.n	8108876 <_printf_float+0xae>
 8108944:	9a06      	ldr	r2, [sp, #24]
 8108946:	2a47      	cmp	r2, #71	; 0x47
 8108948:	d1be      	bne.n	81088c8 <_printf_float+0x100>
 810894a:	2b00      	cmp	r3, #0
 810894c:	d1bc      	bne.n	81088c8 <_printf_float+0x100>
 810894e:	2301      	movs	r3, #1
 8108950:	e7b9      	b.n	81088c6 <_printf_float+0xfe>
 8108952:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8108956:	d118      	bne.n	810898a <_printf_float+0x1c2>
 8108958:	2900      	cmp	r1, #0
 810895a:	6863      	ldr	r3, [r4, #4]
 810895c:	dd0b      	ble.n	8108976 <_printf_float+0x1ae>
 810895e:	6121      	str	r1, [r4, #16]
 8108960:	b913      	cbnz	r3, 8108968 <_printf_float+0x1a0>
 8108962:	6822      	ldr	r2, [r4, #0]
 8108964:	07d0      	lsls	r0, r2, #31
 8108966:	d502      	bpl.n	810896e <_printf_float+0x1a6>
 8108968:	3301      	adds	r3, #1
 810896a:	440b      	add	r3, r1
 810896c:	6123      	str	r3, [r4, #16]
 810896e:	65a1      	str	r1, [r4, #88]	; 0x58
 8108970:	f04f 0900 	mov.w	r9, #0
 8108974:	e7de      	b.n	8108934 <_printf_float+0x16c>
 8108976:	b913      	cbnz	r3, 810897e <_printf_float+0x1b6>
 8108978:	6822      	ldr	r2, [r4, #0]
 810897a:	07d2      	lsls	r2, r2, #31
 810897c:	d501      	bpl.n	8108982 <_printf_float+0x1ba>
 810897e:	3302      	adds	r3, #2
 8108980:	e7f4      	b.n	810896c <_printf_float+0x1a4>
 8108982:	2301      	movs	r3, #1
 8108984:	e7f2      	b.n	810896c <_printf_float+0x1a4>
 8108986:	f04f 0b67 	mov.w	fp, #103	; 0x67
 810898a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810898c:	4299      	cmp	r1, r3
 810898e:	db05      	blt.n	810899c <_printf_float+0x1d4>
 8108990:	6823      	ldr	r3, [r4, #0]
 8108992:	6121      	str	r1, [r4, #16]
 8108994:	07d8      	lsls	r0, r3, #31
 8108996:	d5ea      	bpl.n	810896e <_printf_float+0x1a6>
 8108998:	1c4b      	adds	r3, r1, #1
 810899a:	e7e7      	b.n	810896c <_printf_float+0x1a4>
 810899c:	2900      	cmp	r1, #0
 810899e:	bfd4      	ite	le
 81089a0:	f1c1 0202 	rsble	r2, r1, #2
 81089a4:	2201      	movgt	r2, #1
 81089a6:	4413      	add	r3, r2
 81089a8:	e7e0      	b.n	810896c <_printf_float+0x1a4>
 81089aa:	6823      	ldr	r3, [r4, #0]
 81089ac:	055a      	lsls	r2, r3, #21
 81089ae:	d407      	bmi.n	81089c0 <_printf_float+0x1f8>
 81089b0:	6923      	ldr	r3, [r4, #16]
 81089b2:	4642      	mov	r2, r8
 81089b4:	4631      	mov	r1, r6
 81089b6:	4628      	mov	r0, r5
 81089b8:	47b8      	blx	r7
 81089ba:	3001      	adds	r0, #1
 81089bc:	d12c      	bne.n	8108a18 <_printf_float+0x250>
 81089be:	e764      	b.n	810888a <_printf_float+0xc2>
 81089c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 81089c4:	f240 80e0 	bls.w	8108b88 <_printf_float+0x3c0>
 81089c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 81089cc:	2200      	movs	r2, #0
 81089ce:	2300      	movs	r3, #0
 81089d0:	f7f8 f902 	bl	8100bd8 <__aeabi_dcmpeq>
 81089d4:	2800      	cmp	r0, #0
 81089d6:	d034      	beq.n	8108a42 <_printf_float+0x27a>
 81089d8:	4a37      	ldr	r2, [pc, #220]	; (8108ab8 <_printf_float+0x2f0>)
 81089da:	2301      	movs	r3, #1
 81089dc:	4631      	mov	r1, r6
 81089de:	4628      	mov	r0, r5
 81089e0:	47b8      	blx	r7
 81089e2:	3001      	adds	r0, #1
 81089e4:	f43f af51 	beq.w	810888a <_printf_float+0xc2>
 81089e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 81089ec:	429a      	cmp	r2, r3
 81089ee:	db02      	blt.n	81089f6 <_printf_float+0x22e>
 81089f0:	6823      	ldr	r3, [r4, #0]
 81089f2:	07d8      	lsls	r0, r3, #31
 81089f4:	d510      	bpl.n	8108a18 <_printf_float+0x250>
 81089f6:	ee18 3a10 	vmov	r3, s16
 81089fa:	4652      	mov	r2, sl
 81089fc:	4631      	mov	r1, r6
 81089fe:	4628      	mov	r0, r5
 8108a00:	47b8      	blx	r7
 8108a02:	3001      	adds	r0, #1
 8108a04:	f43f af41 	beq.w	810888a <_printf_float+0xc2>
 8108a08:	f04f 0800 	mov.w	r8, #0
 8108a0c:	f104 091a 	add.w	r9, r4, #26
 8108a10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108a12:	3b01      	subs	r3, #1
 8108a14:	4543      	cmp	r3, r8
 8108a16:	dc09      	bgt.n	8108a2c <_printf_float+0x264>
 8108a18:	6823      	ldr	r3, [r4, #0]
 8108a1a:	079b      	lsls	r3, r3, #30
 8108a1c:	f100 8105 	bmi.w	8108c2a <_printf_float+0x462>
 8108a20:	68e0      	ldr	r0, [r4, #12]
 8108a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8108a24:	4298      	cmp	r0, r3
 8108a26:	bfb8      	it	lt
 8108a28:	4618      	movlt	r0, r3
 8108a2a:	e730      	b.n	810888e <_printf_float+0xc6>
 8108a2c:	2301      	movs	r3, #1
 8108a2e:	464a      	mov	r2, r9
 8108a30:	4631      	mov	r1, r6
 8108a32:	4628      	mov	r0, r5
 8108a34:	47b8      	blx	r7
 8108a36:	3001      	adds	r0, #1
 8108a38:	f43f af27 	beq.w	810888a <_printf_float+0xc2>
 8108a3c:	f108 0801 	add.w	r8, r8, #1
 8108a40:	e7e6      	b.n	8108a10 <_printf_float+0x248>
 8108a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108a44:	2b00      	cmp	r3, #0
 8108a46:	dc39      	bgt.n	8108abc <_printf_float+0x2f4>
 8108a48:	4a1b      	ldr	r2, [pc, #108]	; (8108ab8 <_printf_float+0x2f0>)
 8108a4a:	2301      	movs	r3, #1
 8108a4c:	4631      	mov	r1, r6
 8108a4e:	4628      	mov	r0, r5
 8108a50:	47b8      	blx	r7
 8108a52:	3001      	adds	r0, #1
 8108a54:	f43f af19 	beq.w	810888a <_printf_float+0xc2>
 8108a58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108a5c:	4313      	orrs	r3, r2
 8108a5e:	d102      	bne.n	8108a66 <_printf_float+0x29e>
 8108a60:	6823      	ldr	r3, [r4, #0]
 8108a62:	07d9      	lsls	r1, r3, #31
 8108a64:	d5d8      	bpl.n	8108a18 <_printf_float+0x250>
 8108a66:	ee18 3a10 	vmov	r3, s16
 8108a6a:	4652      	mov	r2, sl
 8108a6c:	4631      	mov	r1, r6
 8108a6e:	4628      	mov	r0, r5
 8108a70:	47b8      	blx	r7
 8108a72:	3001      	adds	r0, #1
 8108a74:	f43f af09 	beq.w	810888a <_printf_float+0xc2>
 8108a78:	f04f 0900 	mov.w	r9, #0
 8108a7c:	f104 0a1a 	add.w	sl, r4, #26
 8108a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8108a82:	425b      	negs	r3, r3
 8108a84:	454b      	cmp	r3, r9
 8108a86:	dc01      	bgt.n	8108a8c <_printf_float+0x2c4>
 8108a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108a8a:	e792      	b.n	81089b2 <_printf_float+0x1ea>
 8108a8c:	2301      	movs	r3, #1
 8108a8e:	4652      	mov	r2, sl
 8108a90:	4631      	mov	r1, r6
 8108a92:	4628      	mov	r0, r5
 8108a94:	47b8      	blx	r7
 8108a96:	3001      	adds	r0, #1
 8108a98:	f43f aef7 	beq.w	810888a <_printf_float+0xc2>
 8108a9c:	f109 0901 	add.w	r9, r9, #1
 8108aa0:	e7ee      	b.n	8108a80 <_printf_float+0x2b8>
 8108aa2:	bf00      	nop
 8108aa4:	7fefffff 	.word	0x7fefffff
 8108aa8:	0810cff0 	.word	0x0810cff0
 8108aac:	0810cff4 	.word	0x0810cff4
 8108ab0:	0810cffc 	.word	0x0810cffc
 8108ab4:	0810cff8 	.word	0x0810cff8
 8108ab8:	0810d000 	.word	0x0810d000
 8108abc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108abe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8108ac0:	429a      	cmp	r2, r3
 8108ac2:	bfa8      	it	ge
 8108ac4:	461a      	movge	r2, r3
 8108ac6:	2a00      	cmp	r2, #0
 8108ac8:	4691      	mov	r9, r2
 8108aca:	dc37      	bgt.n	8108b3c <_printf_float+0x374>
 8108acc:	f04f 0b00 	mov.w	fp, #0
 8108ad0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8108ad4:	f104 021a 	add.w	r2, r4, #26
 8108ad8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8108ada:	9305      	str	r3, [sp, #20]
 8108adc:	eba3 0309 	sub.w	r3, r3, r9
 8108ae0:	455b      	cmp	r3, fp
 8108ae2:	dc33      	bgt.n	8108b4c <_printf_float+0x384>
 8108ae4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108ae8:	429a      	cmp	r2, r3
 8108aea:	db3b      	blt.n	8108b64 <_printf_float+0x39c>
 8108aec:	6823      	ldr	r3, [r4, #0]
 8108aee:	07da      	lsls	r2, r3, #31
 8108af0:	d438      	bmi.n	8108b64 <_printf_float+0x39c>
 8108af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108af4:	9a05      	ldr	r2, [sp, #20]
 8108af6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8108af8:	1a9a      	subs	r2, r3, r2
 8108afa:	eba3 0901 	sub.w	r9, r3, r1
 8108afe:	4591      	cmp	r9, r2
 8108b00:	bfa8      	it	ge
 8108b02:	4691      	movge	r9, r2
 8108b04:	f1b9 0f00 	cmp.w	r9, #0
 8108b08:	dc35      	bgt.n	8108b76 <_printf_float+0x3ae>
 8108b0a:	f04f 0800 	mov.w	r8, #0
 8108b0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8108b12:	f104 0a1a 	add.w	sl, r4, #26
 8108b16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8108b1a:	1a9b      	subs	r3, r3, r2
 8108b1c:	eba3 0309 	sub.w	r3, r3, r9
 8108b20:	4543      	cmp	r3, r8
 8108b22:	f77f af79 	ble.w	8108a18 <_printf_float+0x250>
 8108b26:	2301      	movs	r3, #1
 8108b28:	4652      	mov	r2, sl
 8108b2a:	4631      	mov	r1, r6
 8108b2c:	4628      	mov	r0, r5
 8108b2e:	47b8      	blx	r7
 8108b30:	3001      	adds	r0, #1
 8108b32:	f43f aeaa 	beq.w	810888a <_printf_float+0xc2>
 8108b36:	f108 0801 	add.w	r8, r8, #1
 8108b3a:	e7ec      	b.n	8108b16 <_printf_float+0x34e>
 8108b3c:	4613      	mov	r3, r2
 8108b3e:	4631      	mov	r1, r6
 8108b40:	4642      	mov	r2, r8
 8108b42:	4628      	mov	r0, r5
 8108b44:	47b8      	blx	r7
 8108b46:	3001      	adds	r0, #1
 8108b48:	d1c0      	bne.n	8108acc <_printf_float+0x304>
 8108b4a:	e69e      	b.n	810888a <_printf_float+0xc2>
 8108b4c:	2301      	movs	r3, #1
 8108b4e:	4631      	mov	r1, r6
 8108b50:	4628      	mov	r0, r5
 8108b52:	9205      	str	r2, [sp, #20]
 8108b54:	47b8      	blx	r7
 8108b56:	3001      	adds	r0, #1
 8108b58:	f43f ae97 	beq.w	810888a <_printf_float+0xc2>
 8108b5c:	9a05      	ldr	r2, [sp, #20]
 8108b5e:	f10b 0b01 	add.w	fp, fp, #1
 8108b62:	e7b9      	b.n	8108ad8 <_printf_float+0x310>
 8108b64:	ee18 3a10 	vmov	r3, s16
 8108b68:	4652      	mov	r2, sl
 8108b6a:	4631      	mov	r1, r6
 8108b6c:	4628      	mov	r0, r5
 8108b6e:	47b8      	blx	r7
 8108b70:	3001      	adds	r0, #1
 8108b72:	d1be      	bne.n	8108af2 <_printf_float+0x32a>
 8108b74:	e689      	b.n	810888a <_printf_float+0xc2>
 8108b76:	9a05      	ldr	r2, [sp, #20]
 8108b78:	464b      	mov	r3, r9
 8108b7a:	4442      	add	r2, r8
 8108b7c:	4631      	mov	r1, r6
 8108b7e:	4628      	mov	r0, r5
 8108b80:	47b8      	blx	r7
 8108b82:	3001      	adds	r0, #1
 8108b84:	d1c1      	bne.n	8108b0a <_printf_float+0x342>
 8108b86:	e680      	b.n	810888a <_printf_float+0xc2>
 8108b88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8108b8a:	2a01      	cmp	r2, #1
 8108b8c:	dc01      	bgt.n	8108b92 <_printf_float+0x3ca>
 8108b8e:	07db      	lsls	r3, r3, #31
 8108b90:	d538      	bpl.n	8108c04 <_printf_float+0x43c>
 8108b92:	2301      	movs	r3, #1
 8108b94:	4642      	mov	r2, r8
 8108b96:	4631      	mov	r1, r6
 8108b98:	4628      	mov	r0, r5
 8108b9a:	47b8      	blx	r7
 8108b9c:	3001      	adds	r0, #1
 8108b9e:	f43f ae74 	beq.w	810888a <_printf_float+0xc2>
 8108ba2:	ee18 3a10 	vmov	r3, s16
 8108ba6:	4652      	mov	r2, sl
 8108ba8:	4631      	mov	r1, r6
 8108baa:	4628      	mov	r0, r5
 8108bac:	47b8      	blx	r7
 8108bae:	3001      	adds	r0, #1
 8108bb0:	f43f ae6b 	beq.w	810888a <_printf_float+0xc2>
 8108bb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8108bb8:	2200      	movs	r2, #0
 8108bba:	2300      	movs	r3, #0
 8108bbc:	f7f8 f80c 	bl	8100bd8 <__aeabi_dcmpeq>
 8108bc0:	b9d8      	cbnz	r0, 8108bfa <_printf_float+0x432>
 8108bc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108bc4:	f108 0201 	add.w	r2, r8, #1
 8108bc8:	3b01      	subs	r3, #1
 8108bca:	4631      	mov	r1, r6
 8108bcc:	4628      	mov	r0, r5
 8108bce:	47b8      	blx	r7
 8108bd0:	3001      	adds	r0, #1
 8108bd2:	d10e      	bne.n	8108bf2 <_printf_float+0x42a>
 8108bd4:	e659      	b.n	810888a <_printf_float+0xc2>
 8108bd6:	2301      	movs	r3, #1
 8108bd8:	4652      	mov	r2, sl
 8108bda:	4631      	mov	r1, r6
 8108bdc:	4628      	mov	r0, r5
 8108bde:	47b8      	blx	r7
 8108be0:	3001      	adds	r0, #1
 8108be2:	f43f ae52 	beq.w	810888a <_printf_float+0xc2>
 8108be6:	f108 0801 	add.w	r8, r8, #1
 8108bea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8108bec:	3b01      	subs	r3, #1
 8108bee:	4543      	cmp	r3, r8
 8108bf0:	dcf1      	bgt.n	8108bd6 <_printf_float+0x40e>
 8108bf2:	464b      	mov	r3, r9
 8108bf4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8108bf8:	e6dc      	b.n	81089b4 <_printf_float+0x1ec>
 8108bfa:	f04f 0800 	mov.w	r8, #0
 8108bfe:	f104 0a1a 	add.w	sl, r4, #26
 8108c02:	e7f2      	b.n	8108bea <_printf_float+0x422>
 8108c04:	2301      	movs	r3, #1
 8108c06:	4642      	mov	r2, r8
 8108c08:	e7df      	b.n	8108bca <_printf_float+0x402>
 8108c0a:	2301      	movs	r3, #1
 8108c0c:	464a      	mov	r2, r9
 8108c0e:	4631      	mov	r1, r6
 8108c10:	4628      	mov	r0, r5
 8108c12:	47b8      	blx	r7
 8108c14:	3001      	adds	r0, #1
 8108c16:	f43f ae38 	beq.w	810888a <_printf_float+0xc2>
 8108c1a:	f108 0801 	add.w	r8, r8, #1
 8108c1e:	68e3      	ldr	r3, [r4, #12]
 8108c20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8108c22:	1a5b      	subs	r3, r3, r1
 8108c24:	4543      	cmp	r3, r8
 8108c26:	dcf0      	bgt.n	8108c0a <_printf_float+0x442>
 8108c28:	e6fa      	b.n	8108a20 <_printf_float+0x258>
 8108c2a:	f04f 0800 	mov.w	r8, #0
 8108c2e:	f104 0919 	add.w	r9, r4, #25
 8108c32:	e7f4      	b.n	8108c1e <_printf_float+0x456>

08108c34 <_printf_common>:
 8108c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8108c38:	4616      	mov	r6, r2
 8108c3a:	4699      	mov	r9, r3
 8108c3c:	688a      	ldr	r2, [r1, #8]
 8108c3e:	690b      	ldr	r3, [r1, #16]
 8108c40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8108c44:	4293      	cmp	r3, r2
 8108c46:	bfb8      	it	lt
 8108c48:	4613      	movlt	r3, r2
 8108c4a:	6033      	str	r3, [r6, #0]
 8108c4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8108c50:	4607      	mov	r7, r0
 8108c52:	460c      	mov	r4, r1
 8108c54:	b10a      	cbz	r2, 8108c5a <_printf_common+0x26>
 8108c56:	3301      	adds	r3, #1
 8108c58:	6033      	str	r3, [r6, #0]
 8108c5a:	6823      	ldr	r3, [r4, #0]
 8108c5c:	0699      	lsls	r1, r3, #26
 8108c5e:	bf42      	ittt	mi
 8108c60:	6833      	ldrmi	r3, [r6, #0]
 8108c62:	3302      	addmi	r3, #2
 8108c64:	6033      	strmi	r3, [r6, #0]
 8108c66:	6825      	ldr	r5, [r4, #0]
 8108c68:	f015 0506 	ands.w	r5, r5, #6
 8108c6c:	d106      	bne.n	8108c7c <_printf_common+0x48>
 8108c6e:	f104 0a19 	add.w	sl, r4, #25
 8108c72:	68e3      	ldr	r3, [r4, #12]
 8108c74:	6832      	ldr	r2, [r6, #0]
 8108c76:	1a9b      	subs	r3, r3, r2
 8108c78:	42ab      	cmp	r3, r5
 8108c7a:	dc26      	bgt.n	8108cca <_printf_common+0x96>
 8108c7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8108c80:	1e13      	subs	r3, r2, #0
 8108c82:	6822      	ldr	r2, [r4, #0]
 8108c84:	bf18      	it	ne
 8108c86:	2301      	movne	r3, #1
 8108c88:	0692      	lsls	r2, r2, #26
 8108c8a:	d42b      	bmi.n	8108ce4 <_printf_common+0xb0>
 8108c8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8108c90:	4649      	mov	r1, r9
 8108c92:	4638      	mov	r0, r7
 8108c94:	47c0      	blx	r8
 8108c96:	3001      	adds	r0, #1
 8108c98:	d01e      	beq.n	8108cd8 <_printf_common+0xa4>
 8108c9a:	6823      	ldr	r3, [r4, #0]
 8108c9c:	68e5      	ldr	r5, [r4, #12]
 8108c9e:	6832      	ldr	r2, [r6, #0]
 8108ca0:	f003 0306 	and.w	r3, r3, #6
 8108ca4:	2b04      	cmp	r3, #4
 8108ca6:	bf08      	it	eq
 8108ca8:	1aad      	subeq	r5, r5, r2
 8108caa:	68a3      	ldr	r3, [r4, #8]
 8108cac:	6922      	ldr	r2, [r4, #16]
 8108cae:	bf0c      	ite	eq
 8108cb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8108cb4:	2500      	movne	r5, #0
 8108cb6:	4293      	cmp	r3, r2
 8108cb8:	bfc4      	itt	gt
 8108cba:	1a9b      	subgt	r3, r3, r2
 8108cbc:	18ed      	addgt	r5, r5, r3
 8108cbe:	2600      	movs	r6, #0
 8108cc0:	341a      	adds	r4, #26
 8108cc2:	42b5      	cmp	r5, r6
 8108cc4:	d11a      	bne.n	8108cfc <_printf_common+0xc8>
 8108cc6:	2000      	movs	r0, #0
 8108cc8:	e008      	b.n	8108cdc <_printf_common+0xa8>
 8108cca:	2301      	movs	r3, #1
 8108ccc:	4652      	mov	r2, sl
 8108cce:	4649      	mov	r1, r9
 8108cd0:	4638      	mov	r0, r7
 8108cd2:	47c0      	blx	r8
 8108cd4:	3001      	adds	r0, #1
 8108cd6:	d103      	bne.n	8108ce0 <_printf_common+0xac>
 8108cd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8108cdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108ce0:	3501      	adds	r5, #1
 8108ce2:	e7c6      	b.n	8108c72 <_printf_common+0x3e>
 8108ce4:	18e1      	adds	r1, r4, r3
 8108ce6:	1c5a      	adds	r2, r3, #1
 8108ce8:	2030      	movs	r0, #48	; 0x30
 8108cea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8108cee:	4422      	add	r2, r4
 8108cf0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8108cf4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8108cf8:	3302      	adds	r3, #2
 8108cfa:	e7c7      	b.n	8108c8c <_printf_common+0x58>
 8108cfc:	2301      	movs	r3, #1
 8108cfe:	4622      	mov	r2, r4
 8108d00:	4649      	mov	r1, r9
 8108d02:	4638      	mov	r0, r7
 8108d04:	47c0      	blx	r8
 8108d06:	3001      	adds	r0, #1
 8108d08:	d0e6      	beq.n	8108cd8 <_printf_common+0xa4>
 8108d0a:	3601      	adds	r6, #1
 8108d0c:	e7d9      	b.n	8108cc2 <_printf_common+0x8e>
	...

08108d10 <_printf_i>:
 8108d10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8108d14:	7e0f      	ldrb	r7, [r1, #24]
 8108d16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8108d18:	2f78      	cmp	r7, #120	; 0x78
 8108d1a:	4691      	mov	r9, r2
 8108d1c:	4680      	mov	r8, r0
 8108d1e:	460c      	mov	r4, r1
 8108d20:	469a      	mov	sl, r3
 8108d22:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8108d26:	d807      	bhi.n	8108d38 <_printf_i+0x28>
 8108d28:	2f62      	cmp	r7, #98	; 0x62
 8108d2a:	d80a      	bhi.n	8108d42 <_printf_i+0x32>
 8108d2c:	2f00      	cmp	r7, #0
 8108d2e:	f000 80d8 	beq.w	8108ee2 <_printf_i+0x1d2>
 8108d32:	2f58      	cmp	r7, #88	; 0x58
 8108d34:	f000 80a3 	beq.w	8108e7e <_printf_i+0x16e>
 8108d38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108d3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8108d40:	e03a      	b.n	8108db8 <_printf_i+0xa8>
 8108d42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8108d46:	2b15      	cmp	r3, #21
 8108d48:	d8f6      	bhi.n	8108d38 <_printf_i+0x28>
 8108d4a:	a101      	add	r1, pc, #4	; (adr r1, 8108d50 <_printf_i+0x40>)
 8108d4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8108d50:	08108da9 	.word	0x08108da9
 8108d54:	08108dbd 	.word	0x08108dbd
 8108d58:	08108d39 	.word	0x08108d39
 8108d5c:	08108d39 	.word	0x08108d39
 8108d60:	08108d39 	.word	0x08108d39
 8108d64:	08108d39 	.word	0x08108d39
 8108d68:	08108dbd 	.word	0x08108dbd
 8108d6c:	08108d39 	.word	0x08108d39
 8108d70:	08108d39 	.word	0x08108d39
 8108d74:	08108d39 	.word	0x08108d39
 8108d78:	08108d39 	.word	0x08108d39
 8108d7c:	08108ec9 	.word	0x08108ec9
 8108d80:	08108ded 	.word	0x08108ded
 8108d84:	08108eab 	.word	0x08108eab
 8108d88:	08108d39 	.word	0x08108d39
 8108d8c:	08108d39 	.word	0x08108d39
 8108d90:	08108eeb 	.word	0x08108eeb
 8108d94:	08108d39 	.word	0x08108d39
 8108d98:	08108ded 	.word	0x08108ded
 8108d9c:	08108d39 	.word	0x08108d39
 8108da0:	08108d39 	.word	0x08108d39
 8108da4:	08108eb3 	.word	0x08108eb3
 8108da8:	682b      	ldr	r3, [r5, #0]
 8108daa:	1d1a      	adds	r2, r3, #4
 8108dac:	681b      	ldr	r3, [r3, #0]
 8108dae:	602a      	str	r2, [r5, #0]
 8108db0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8108db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8108db8:	2301      	movs	r3, #1
 8108dba:	e0a3      	b.n	8108f04 <_printf_i+0x1f4>
 8108dbc:	6820      	ldr	r0, [r4, #0]
 8108dbe:	6829      	ldr	r1, [r5, #0]
 8108dc0:	0606      	lsls	r6, r0, #24
 8108dc2:	f101 0304 	add.w	r3, r1, #4
 8108dc6:	d50a      	bpl.n	8108dde <_printf_i+0xce>
 8108dc8:	680e      	ldr	r6, [r1, #0]
 8108dca:	602b      	str	r3, [r5, #0]
 8108dcc:	2e00      	cmp	r6, #0
 8108dce:	da03      	bge.n	8108dd8 <_printf_i+0xc8>
 8108dd0:	232d      	movs	r3, #45	; 0x2d
 8108dd2:	4276      	negs	r6, r6
 8108dd4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108dd8:	485e      	ldr	r0, [pc, #376]	; (8108f54 <_printf_i+0x244>)
 8108dda:	230a      	movs	r3, #10
 8108ddc:	e019      	b.n	8108e12 <_printf_i+0x102>
 8108dde:	680e      	ldr	r6, [r1, #0]
 8108de0:	602b      	str	r3, [r5, #0]
 8108de2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8108de6:	bf18      	it	ne
 8108de8:	b236      	sxthne	r6, r6
 8108dea:	e7ef      	b.n	8108dcc <_printf_i+0xbc>
 8108dec:	682b      	ldr	r3, [r5, #0]
 8108dee:	6820      	ldr	r0, [r4, #0]
 8108df0:	1d19      	adds	r1, r3, #4
 8108df2:	6029      	str	r1, [r5, #0]
 8108df4:	0601      	lsls	r1, r0, #24
 8108df6:	d501      	bpl.n	8108dfc <_printf_i+0xec>
 8108df8:	681e      	ldr	r6, [r3, #0]
 8108dfa:	e002      	b.n	8108e02 <_printf_i+0xf2>
 8108dfc:	0646      	lsls	r6, r0, #25
 8108dfe:	d5fb      	bpl.n	8108df8 <_printf_i+0xe8>
 8108e00:	881e      	ldrh	r6, [r3, #0]
 8108e02:	4854      	ldr	r0, [pc, #336]	; (8108f54 <_printf_i+0x244>)
 8108e04:	2f6f      	cmp	r7, #111	; 0x6f
 8108e06:	bf0c      	ite	eq
 8108e08:	2308      	moveq	r3, #8
 8108e0a:	230a      	movne	r3, #10
 8108e0c:	2100      	movs	r1, #0
 8108e0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8108e12:	6865      	ldr	r5, [r4, #4]
 8108e14:	60a5      	str	r5, [r4, #8]
 8108e16:	2d00      	cmp	r5, #0
 8108e18:	bfa2      	ittt	ge
 8108e1a:	6821      	ldrge	r1, [r4, #0]
 8108e1c:	f021 0104 	bicge.w	r1, r1, #4
 8108e20:	6021      	strge	r1, [r4, #0]
 8108e22:	b90e      	cbnz	r6, 8108e28 <_printf_i+0x118>
 8108e24:	2d00      	cmp	r5, #0
 8108e26:	d04d      	beq.n	8108ec4 <_printf_i+0x1b4>
 8108e28:	4615      	mov	r5, r2
 8108e2a:	fbb6 f1f3 	udiv	r1, r6, r3
 8108e2e:	fb03 6711 	mls	r7, r3, r1, r6
 8108e32:	5dc7      	ldrb	r7, [r0, r7]
 8108e34:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8108e38:	4637      	mov	r7, r6
 8108e3a:	42bb      	cmp	r3, r7
 8108e3c:	460e      	mov	r6, r1
 8108e3e:	d9f4      	bls.n	8108e2a <_printf_i+0x11a>
 8108e40:	2b08      	cmp	r3, #8
 8108e42:	d10b      	bne.n	8108e5c <_printf_i+0x14c>
 8108e44:	6823      	ldr	r3, [r4, #0]
 8108e46:	07de      	lsls	r6, r3, #31
 8108e48:	d508      	bpl.n	8108e5c <_printf_i+0x14c>
 8108e4a:	6923      	ldr	r3, [r4, #16]
 8108e4c:	6861      	ldr	r1, [r4, #4]
 8108e4e:	4299      	cmp	r1, r3
 8108e50:	bfde      	ittt	le
 8108e52:	2330      	movle	r3, #48	; 0x30
 8108e54:	f805 3c01 	strble.w	r3, [r5, #-1]
 8108e58:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8108e5c:	1b52      	subs	r2, r2, r5
 8108e5e:	6122      	str	r2, [r4, #16]
 8108e60:	f8cd a000 	str.w	sl, [sp]
 8108e64:	464b      	mov	r3, r9
 8108e66:	aa03      	add	r2, sp, #12
 8108e68:	4621      	mov	r1, r4
 8108e6a:	4640      	mov	r0, r8
 8108e6c:	f7ff fee2 	bl	8108c34 <_printf_common>
 8108e70:	3001      	adds	r0, #1
 8108e72:	d14c      	bne.n	8108f0e <_printf_i+0x1fe>
 8108e74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8108e78:	b004      	add	sp, #16
 8108e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8108e7e:	4835      	ldr	r0, [pc, #212]	; (8108f54 <_printf_i+0x244>)
 8108e80:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8108e84:	6829      	ldr	r1, [r5, #0]
 8108e86:	6823      	ldr	r3, [r4, #0]
 8108e88:	f851 6b04 	ldr.w	r6, [r1], #4
 8108e8c:	6029      	str	r1, [r5, #0]
 8108e8e:	061d      	lsls	r5, r3, #24
 8108e90:	d514      	bpl.n	8108ebc <_printf_i+0x1ac>
 8108e92:	07df      	lsls	r7, r3, #31
 8108e94:	bf44      	itt	mi
 8108e96:	f043 0320 	orrmi.w	r3, r3, #32
 8108e9a:	6023      	strmi	r3, [r4, #0]
 8108e9c:	b91e      	cbnz	r6, 8108ea6 <_printf_i+0x196>
 8108e9e:	6823      	ldr	r3, [r4, #0]
 8108ea0:	f023 0320 	bic.w	r3, r3, #32
 8108ea4:	6023      	str	r3, [r4, #0]
 8108ea6:	2310      	movs	r3, #16
 8108ea8:	e7b0      	b.n	8108e0c <_printf_i+0xfc>
 8108eaa:	6823      	ldr	r3, [r4, #0]
 8108eac:	f043 0320 	orr.w	r3, r3, #32
 8108eb0:	6023      	str	r3, [r4, #0]
 8108eb2:	2378      	movs	r3, #120	; 0x78
 8108eb4:	4828      	ldr	r0, [pc, #160]	; (8108f58 <_printf_i+0x248>)
 8108eb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8108eba:	e7e3      	b.n	8108e84 <_printf_i+0x174>
 8108ebc:	0659      	lsls	r1, r3, #25
 8108ebe:	bf48      	it	mi
 8108ec0:	b2b6      	uxthmi	r6, r6
 8108ec2:	e7e6      	b.n	8108e92 <_printf_i+0x182>
 8108ec4:	4615      	mov	r5, r2
 8108ec6:	e7bb      	b.n	8108e40 <_printf_i+0x130>
 8108ec8:	682b      	ldr	r3, [r5, #0]
 8108eca:	6826      	ldr	r6, [r4, #0]
 8108ecc:	6961      	ldr	r1, [r4, #20]
 8108ece:	1d18      	adds	r0, r3, #4
 8108ed0:	6028      	str	r0, [r5, #0]
 8108ed2:	0635      	lsls	r5, r6, #24
 8108ed4:	681b      	ldr	r3, [r3, #0]
 8108ed6:	d501      	bpl.n	8108edc <_printf_i+0x1cc>
 8108ed8:	6019      	str	r1, [r3, #0]
 8108eda:	e002      	b.n	8108ee2 <_printf_i+0x1d2>
 8108edc:	0670      	lsls	r0, r6, #25
 8108ede:	d5fb      	bpl.n	8108ed8 <_printf_i+0x1c8>
 8108ee0:	8019      	strh	r1, [r3, #0]
 8108ee2:	2300      	movs	r3, #0
 8108ee4:	6123      	str	r3, [r4, #16]
 8108ee6:	4615      	mov	r5, r2
 8108ee8:	e7ba      	b.n	8108e60 <_printf_i+0x150>
 8108eea:	682b      	ldr	r3, [r5, #0]
 8108eec:	1d1a      	adds	r2, r3, #4
 8108eee:	602a      	str	r2, [r5, #0]
 8108ef0:	681d      	ldr	r5, [r3, #0]
 8108ef2:	6862      	ldr	r2, [r4, #4]
 8108ef4:	2100      	movs	r1, #0
 8108ef6:	4628      	mov	r0, r5
 8108ef8:	f7f7 f9fa 	bl	81002f0 <memchr>
 8108efc:	b108      	cbz	r0, 8108f02 <_printf_i+0x1f2>
 8108efe:	1b40      	subs	r0, r0, r5
 8108f00:	6060      	str	r0, [r4, #4]
 8108f02:	6863      	ldr	r3, [r4, #4]
 8108f04:	6123      	str	r3, [r4, #16]
 8108f06:	2300      	movs	r3, #0
 8108f08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8108f0c:	e7a8      	b.n	8108e60 <_printf_i+0x150>
 8108f0e:	6923      	ldr	r3, [r4, #16]
 8108f10:	462a      	mov	r2, r5
 8108f12:	4649      	mov	r1, r9
 8108f14:	4640      	mov	r0, r8
 8108f16:	47d0      	blx	sl
 8108f18:	3001      	adds	r0, #1
 8108f1a:	d0ab      	beq.n	8108e74 <_printf_i+0x164>
 8108f1c:	6823      	ldr	r3, [r4, #0]
 8108f1e:	079b      	lsls	r3, r3, #30
 8108f20:	d413      	bmi.n	8108f4a <_printf_i+0x23a>
 8108f22:	68e0      	ldr	r0, [r4, #12]
 8108f24:	9b03      	ldr	r3, [sp, #12]
 8108f26:	4298      	cmp	r0, r3
 8108f28:	bfb8      	it	lt
 8108f2a:	4618      	movlt	r0, r3
 8108f2c:	e7a4      	b.n	8108e78 <_printf_i+0x168>
 8108f2e:	2301      	movs	r3, #1
 8108f30:	4632      	mov	r2, r6
 8108f32:	4649      	mov	r1, r9
 8108f34:	4640      	mov	r0, r8
 8108f36:	47d0      	blx	sl
 8108f38:	3001      	adds	r0, #1
 8108f3a:	d09b      	beq.n	8108e74 <_printf_i+0x164>
 8108f3c:	3501      	adds	r5, #1
 8108f3e:	68e3      	ldr	r3, [r4, #12]
 8108f40:	9903      	ldr	r1, [sp, #12]
 8108f42:	1a5b      	subs	r3, r3, r1
 8108f44:	42ab      	cmp	r3, r5
 8108f46:	dcf2      	bgt.n	8108f2e <_printf_i+0x21e>
 8108f48:	e7eb      	b.n	8108f22 <_printf_i+0x212>
 8108f4a:	2500      	movs	r5, #0
 8108f4c:	f104 0619 	add.w	r6, r4, #25
 8108f50:	e7f5      	b.n	8108f3e <_printf_i+0x22e>
 8108f52:	bf00      	nop
 8108f54:	0810d002 	.word	0x0810d002
 8108f58:	0810d013 	.word	0x0810d013

08108f5c <_scanf_float>:
 8108f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8108f60:	b087      	sub	sp, #28
 8108f62:	4617      	mov	r7, r2
 8108f64:	9303      	str	r3, [sp, #12]
 8108f66:	688b      	ldr	r3, [r1, #8]
 8108f68:	1e5a      	subs	r2, r3, #1
 8108f6a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8108f6e:	bf83      	ittte	hi
 8108f70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8108f74:	195b      	addhi	r3, r3, r5
 8108f76:	9302      	strhi	r3, [sp, #8]
 8108f78:	2300      	movls	r3, #0
 8108f7a:	bf86      	itte	hi
 8108f7c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8108f80:	608b      	strhi	r3, [r1, #8]
 8108f82:	9302      	strls	r3, [sp, #8]
 8108f84:	680b      	ldr	r3, [r1, #0]
 8108f86:	468b      	mov	fp, r1
 8108f88:	2500      	movs	r5, #0
 8108f8a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8108f8e:	f84b 3b1c 	str.w	r3, [fp], #28
 8108f92:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8108f96:	4680      	mov	r8, r0
 8108f98:	460c      	mov	r4, r1
 8108f9a:	465e      	mov	r6, fp
 8108f9c:	46aa      	mov	sl, r5
 8108f9e:	46a9      	mov	r9, r5
 8108fa0:	9501      	str	r5, [sp, #4]
 8108fa2:	68a2      	ldr	r2, [r4, #8]
 8108fa4:	b152      	cbz	r2, 8108fbc <_scanf_float+0x60>
 8108fa6:	683b      	ldr	r3, [r7, #0]
 8108fa8:	781b      	ldrb	r3, [r3, #0]
 8108faa:	2b4e      	cmp	r3, #78	; 0x4e
 8108fac:	d864      	bhi.n	8109078 <_scanf_float+0x11c>
 8108fae:	2b40      	cmp	r3, #64	; 0x40
 8108fb0:	d83c      	bhi.n	810902c <_scanf_float+0xd0>
 8108fb2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8108fb6:	b2c8      	uxtb	r0, r1
 8108fb8:	280e      	cmp	r0, #14
 8108fba:	d93a      	bls.n	8109032 <_scanf_float+0xd6>
 8108fbc:	f1b9 0f00 	cmp.w	r9, #0
 8108fc0:	d003      	beq.n	8108fca <_scanf_float+0x6e>
 8108fc2:	6823      	ldr	r3, [r4, #0]
 8108fc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8108fc8:	6023      	str	r3, [r4, #0]
 8108fca:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8108fce:	f1ba 0f01 	cmp.w	sl, #1
 8108fd2:	f200 8113 	bhi.w	81091fc <_scanf_float+0x2a0>
 8108fd6:	455e      	cmp	r6, fp
 8108fd8:	f200 8105 	bhi.w	81091e6 <_scanf_float+0x28a>
 8108fdc:	2501      	movs	r5, #1
 8108fde:	4628      	mov	r0, r5
 8108fe0:	b007      	add	sp, #28
 8108fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8108fe6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8108fea:	2a0d      	cmp	r2, #13
 8108fec:	d8e6      	bhi.n	8108fbc <_scanf_float+0x60>
 8108fee:	a101      	add	r1, pc, #4	; (adr r1, 8108ff4 <_scanf_float+0x98>)
 8108ff0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8108ff4:	08109133 	.word	0x08109133
 8108ff8:	08108fbd 	.word	0x08108fbd
 8108ffc:	08108fbd 	.word	0x08108fbd
 8109000:	08108fbd 	.word	0x08108fbd
 8109004:	08109193 	.word	0x08109193
 8109008:	0810916b 	.word	0x0810916b
 810900c:	08108fbd 	.word	0x08108fbd
 8109010:	08108fbd 	.word	0x08108fbd
 8109014:	08109141 	.word	0x08109141
 8109018:	08108fbd 	.word	0x08108fbd
 810901c:	08108fbd 	.word	0x08108fbd
 8109020:	08108fbd 	.word	0x08108fbd
 8109024:	08108fbd 	.word	0x08108fbd
 8109028:	081090f9 	.word	0x081090f9
 810902c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8109030:	e7db      	b.n	8108fea <_scanf_float+0x8e>
 8109032:	290e      	cmp	r1, #14
 8109034:	d8c2      	bhi.n	8108fbc <_scanf_float+0x60>
 8109036:	a001      	add	r0, pc, #4	; (adr r0, 810903c <_scanf_float+0xe0>)
 8109038:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 810903c:	081090eb 	.word	0x081090eb
 8109040:	08108fbd 	.word	0x08108fbd
 8109044:	081090eb 	.word	0x081090eb
 8109048:	0810917f 	.word	0x0810917f
 810904c:	08108fbd 	.word	0x08108fbd
 8109050:	08109099 	.word	0x08109099
 8109054:	081090d5 	.word	0x081090d5
 8109058:	081090d5 	.word	0x081090d5
 810905c:	081090d5 	.word	0x081090d5
 8109060:	081090d5 	.word	0x081090d5
 8109064:	081090d5 	.word	0x081090d5
 8109068:	081090d5 	.word	0x081090d5
 810906c:	081090d5 	.word	0x081090d5
 8109070:	081090d5 	.word	0x081090d5
 8109074:	081090d5 	.word	0x081090d5
 8109078:	2b6e      	cmp	r3, #110	; 0x6e
 810907a:	d809      	bhi.n	8109090 <_scanf_float+0x134>
 810907c:	2b60      	cmp	r3, #96	; 0x60
 810907e:	d8b2      	bhi.n	8108fe6 <_scanf_float+0x8a>
 8109080:	2b54      	cmp	r3, #84	; 0x54
 8109082:	d077      	beq.n	8109174 <_scanf_float+0x218>
 8109084:	2b59      	cmp	r3, #89	; 0x59
 8109086:	d199      	bne.n	8108fbc <_scanf_float+0x60>
 8109088:	2d07      	cmp	r5, #7
 810908a:	d197      	bne.n	8108fbc <_scanf_float+0x60>
 810908c:	2508      	movs	r5, #8
 810908e:	e029      	b.n	81090e4 <_scanf_float+0x188>
 8109090:	2b74      	cmp	r3, #116	; 0x74
 8109092:	d06f      	beq.n	8109174 <_scanf_float+0x218>
 8109094:	2b79      	cmp	r3, #121	; 0x79
 8109096:	e7f6      	b.n	8109086 <_scanf_float+0x12a>
 8109098:	6821      	ldr	r1, [r4, #0]
 810909a:	05c8      	lsls	r0, r1, #23
 810909c:	d51a      	bpl.n	81090d4 <_scanf_float+0x178>
 810909e:	9b02      	ldr	r3, [sp, #8]
 81090a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 81090a4:	6021      	str	r1, [r4, #0]
 81090a6:	f109 0901 	add.w	r9, r9, #1
 81090aa:	b11b      	cbz	r3, 81090b4 <_scanf_float+0x158>
 81090ac:	3b01      	subs	r3, #1
 81090ae:	3201      	adds	r2, #1
 81090b0:	9302      	str	r3, [sp, #8]
 81090b2:	60a2      	str	r2, [r4, #8]
 81090b4:	68a3      	ldr	r3, [r4, #8]
 81090b6:	3b01      	subs	r3, #1
 81090b8:	60a3      	str	r3, [r4, #8]
 81090ba:	6923      	ldr	r3, [r4, #16]
 81090bc:	3301      	adds	r3, #1
 81090be:	6123      	str	r3, [r4, #16]
 81090c0:	687b      	ldr	r3, [r7, #4]
 81090c2:	3b01      	subs	r3, #1
 81090c4:	2b00      	cmp	r3, #0
 81090c6:	607b      	str	r3, [r7, #4]
 81090c8:	f340 8084 	ble.w	81091d4 <_scanf_float+0x278>
 81090cc:	683b      	ldr	r3, [r7, #0]
 81090ce:	3301      	adds	r3, #1
 81090d0:	603b      	str	r3, [r7, #0]
 81090d2:	e766      	b.n	8108fa2 <_scanf_float+0x46>
 81090d4:	eb1a 0f05 	cmn.w	sl, r5
 81090d8:	f47f af70 	bne.w	8108fbc <_scanf_float+0x60>
 81090dc:	6822      	ldr	r2, [r4, #0]
 81090de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 81090e2:	6022      	str	r2, [r4, #0]
 81090e4:	f806 3b01 	strb.w	r3, [r6], #1
 81090e8:	e7e4      	b.n	81090b4 <_scanf_float+0x158>
 81090ea:	6822      	ldr	r2, [r4, #0]
 81090ec:	0610      	lsls	r0, r2, #24
 81090ee:	f57f af65 	bpl.w	8108fbc <_scanf_float+0x60>
 81090f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 81090f6:	e7f4      	b.n	81090e2 <_scanf_float+0x186>
 81090f8:	f1ba 0f00 	cmp.w	sl, #0
 81090fc:	d10e      	bne.n	810911c <_scanf_float+0x1c0>
 81090fe:	f1b9 0f00 	cmp.w	r9, #0
 8109102:	d10e      	bne.n	8109122 <_scanf_float+0x1c6>
 8109104:	6822      	ldr	r2, [r4, #0]
 8109106:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 810910a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 810910e:	d108      	bne.n	8109122 <_scanf_float+0x1c6>
 8109110:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8109114:	6022      	str	r2, [r4, #0]
 8109116:	f04f 0a01 	mov.w	sl, #1
 810911a:	e7e3      	b.n	81090e4 <_scanf_float+0x188>
 810911c:	f1ba 0f02 	cmp.w	sl, #2
 8109120:	d055      	beq.n	81091ce <_scanf_float+0x272>
 8109122:	2d01      	cmp	r5, #1
 8109124:	d002      	beq.n	810912c <_scanf_float+0x1d0>
 8109126:	2d04      	cmp	r5, #4
 8109128:	f47f af48 	bne.w	8108fbc <_scanf_float+0x60>
 810912c:	3501      	adds	r5, #1
 810912e:	b2ed      	uxtb	r5, r5
 8109130:	e7d8      	b.n	81090e4 <_scanf_float+0x188>
 8109132:	f1ba 0f01 	cmp.w	sl, #1
 8109136:	f47f af41 	bne.w	8108fbc <_scanf_float+0x60>
 810913a:	f04f 0a02 	mov.w	sl, #2
 810913e:	e7d1      	b.n	81090e4 <_scanf_float+0x188>
 8109140:	b97d      	cbnz	r5, 8109162 <_scanf_float+0x206>
 8109142:	f1b9 0f00 	cmp.w	r9, #0
 8109146:	f47f af3c 	bne.w	8108fc2 <_scanf_float+0x66>
 810914a:	6822      	ldr	r2, [r4, #0]
 810914c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8109150:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8109154:	f47f af39 	bne.w	8108fca <_scanf_float+0x6e>
 8109158:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 810915c:	6022      	str	r2, [r4, #0]
 810915e:	2501      	movs	r5, #1
 8109160:	e7c0      	b.n	81090e4 <_scanf_float+0x188>
 8109162:	2d03      	cmp	r5, #3
 8109164:	d0e2      	beq.n	810912c <_scanf_float+0x1d0>
 8109166:	2d05      	cmp	r5, #5
 8109168:	e7de      	b.n	8109128 <_scanf_float+0x1cc>
 810916a:	2d02      	cmp	r5, #2
 810916c:	f47f af26 	bne.w	8108fbc <_scanf_float+0x60>
 8109170:	2503      	movs	r5, #3
 8109172:	e7b7      	b.n	81090e4 <_scanf_float+0x188>
 8109174:	2d06      	cmp	r5, #6
 8109176:	f47f af21 	bne.w	8108fbc <_scanf_float+0x60>
 810917a:	2507      	movs	r5, #7
 810917c:	e7b2      	b.n	81090e4 <_scanf_float+0x188>
 810917e:	6822      	ldr	r2, [r4, #0]
 8109180:	0591      	lsls	r1, r2, #22
 8109182:	f57f af1b 	bpl.w	8108fbc <_scanf_float+0x60>
 8109186:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 810918a:	6022      	str	r2, [r4, #0]
 810918c:	f8cd 9004 	str.w	r9, [sp, #4]
 8109190:	e7a8      	b.n	81090e4 <_scanf_float+0x188>
 8109192:	6822      	ldr	r2, [r4, #0]
 8109194:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8109198:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 810919c:	d006      	beq.n	81091ac <_scanf_float+0x250>
 810919e:	0550      	lsls	r0, r2, #21
 81091a0:	f57f af0c 	bpl.w	8108fbc <_scanf_float+0x60>
 81091a4:	f1b9 0f00 	cmp.w	r9, #0
 81091a8:	f43f af0f 	beq.w	8108fca <_scanf_float+0x6e>
 81091ac:	0591      	lsls	r1, r2, #22
 81091ae:	bf58      	it	pl
 81091b0:	9901      	ldrpl	r1, [sp, #4]
 81091b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 81091b6:	bf58      	it	pl
 81091b8:	eba9 0101 	subpl.w	r1, r9, r1
 81091bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 81091c0:	bf58      	it	pl
 81091c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 81091c6:	6022      	str	r2, [r4, #0]
 81091c8:	f04f 0900 	mov.w	r9, #0
 81091cc:	e78a      	b.n	81090e4 <_scanf_float+0x188>
 81091ce:	f04f 0a03 	mov.w	sl, #3
 81091d2:	e787      	b.n	81090e4 <_scanf_float+0x188>
 81091d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 81091d8:	4639      	mov	r1, r7
 81091da:	4640      	mov	r0, r8
 81091dc:	4798      	blx	r3
 81091de:	2800      	cmp	r0, #0
 81091e0:	f43f aedf 	beq.w	8108fa2 <_scanf_float+0x46>
 81091e4:	e6ea      	b.n	8108fbc <_scanf_float+0x60>
 81091e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81091ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 81091ee:	463a      	mov	r2, r7
 81091f0:	4640      	mov	r0, r8
 81091f2:	4798      	blx	r3
 81091f4:	6923      	ldr	r3, [r4, #16]
 81091f6:	3b01      	subs	r3, #1
 81091f8:	6123      	str	r3, [r4, #16]
 81091fa:	e6ec      	b.n	8108fd6 <_scanf_float+0x7a>
 81091fc:	1e6b      	subs	r3, r5, #1
 81091fe:	2b06      	cmp	r3, #6
 8109200:	d825      	bhi.n	810924e <_scanf_float+0x2f2>
 8109202:	2d02      	cmp	r5, #2
 8109204:	d836      	bhi.n	8109274 <_scanf_float+0x318>
 8109206:	455e      	cmp	r6, fp
 8109208:	f67f aee8 	bls.w	8108fdc <_scanf_float+0x80>
 810920c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109210:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109214:	463a      	mov	r2, r7
 8109216:	4640      	mov	r0, r8
 8109218:	4798      	blx	r3
 810921a:	6923      	ldr	r3, [r4, #16]
 810921c:	3b01      	subs	r3, #1
 810921e:	6123      	str	r3, [r4, #16]
 8109220:	e7f1      	b.n	8109206 <_scanf_float+0x2aa>
 8109222:	9802      	ldr	r0, [sp, #8]
 8109224:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109228:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 810922c:	9002      	str	r0, [sp, #8]
 810922e:	463a      	mov	r2, r7
 8109230:	4640      	mov	r0, r8
 8109232:	4798      	blx	r3
 8109234:	6923      	ldr	r3, [r4, #16]
 8109236:	3b01      	subs	r3, #1
 8109238:	6123      	str	r3, [r4, #16]
 810923a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 810923e:	fa5f fa8a 	uxtb.w	sl, sl
 8109242:	f1ba 0f02 	cmp.w	sl, #2
 8109246:	d1ec      	bne.n	8109222 <_scanf_float+0x2c6>
 8109248:	3d03      	subs	r5, #3
 810924a:	b2ed      	uxtb	r5, r5
 810924c:	1b76      	subs	r6, r6, r5
 810924e:	6823      	ldr	r3, [r4, #0]
 8109250:	05da      	lsls	r2, r3, #23
 8109252:	d52f      	bpl.n	81092b4 <_scanf_float+0x358>
 8109254:	055b      	lsls	r3, r3, #21
 8109256:	d510      	bpl.n	810927a <_scanf_float+0x31e>
 8109258:	455e      	cmp	r6, fp
 810925a:	f67f aebf 	bls.w	8108fdc <_scanf_float+0x80>
 810925e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109262:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8109266:	463a      	mov	r2, r7
 8109268:	4640      	mov	r0, r8
 810926a:	4798      	blx	r3
 810926c:	6923      	ldr	r3, [r4, #16]
 810926e:	3b01      	subs	r3, #1
 8109270:	6123      	str	r3, [r4, #16]
 8109272:	e7f1      	b.n	8109258 <_scanf_float+0x2fc>
 8109274:	46aa      	mov	sl, r5
 8109276:	9602      	str	r6, [sp, #8]
 8109278:	e7df      	b.n	810923a <_scanf_float+0x2de>
 810927a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 810927e:	6923      	ldr	r3, [r4, #16]
 8109280:	2965      	cmp	r1, #101	; 0x65
 8109282:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8109286:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 810928a:	6123      	str	r3, [r4, #16]
 810928c:	d00c      	beq.n	81092a8 <_scanf_float+0x34c>
 810928e:	2945      	cmp	r1, #69	; 0x45
 8109290:	d00a      	beq.n	81092a8 <_scanf_float+0x34c>
 8109292:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8109296:	463a      	mov	r2, r7
 8109298:	4640      	mov	r0, r8
 810929a:	4798      	blx	r3
 810929c:	6923      	ldr	r3, [r4, #16]
 810929e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 81092a2:	3b01      	subs	r3, #1
 81092a4:	1eb5      	subs	r5, r6, #2
 81092a6:	6123      	str	r3, [r4, #16]
 81092a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 81092ac:	463a      	mov	r2, r7
 81092ae:	4640      	mov	r0, r8
 81092b0:	4798      	blx	r3
 81092b2:	462e      	mov	r6, r5
 81092b4:	6825      	ldr	r5, [r4, #0]
 81092b6:	f015 0510 	ands.w	r5, r5, #16
 81092ba:	d159      	bne.n	8109370 <_scanf_float+0x414>
 81092bc:	7035      	strb	r5, [r6, #0]
 81092be:	6823      	ldr	r3, [r4, #0]
 81092c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 81092c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81092c8:	d11b      	bne.n	8109302 <_scanf_float+0x3a6>
 81092ca:	9b01      	ldr	r3, [sp, #4]
 81092cc:	454b      	cmp	r3, r9
 81092ce:	eba3 0209 	sub.w	r2, r3, r9
 81092d2:	d123      	bne.n	810931c <_scanf_float+0x3c0>
 81092d4:	2200      	movs	r2, #0
 81092d6:	4659      	mov	r1, fp
 81092d8:	4640      	mov	r0, r8
 81092da:	f000 feaf 	bl	810a03c <_strtod_r>
 81092de:	6822      	ldr	r2, [r4, #0]
 81092e0:	9b03      	ldr	r3, [sp, #12]
 81092e2:	f012 0f02 	tst.w	r2, #2
 81092e6:	ec57 6b10 	vmov	r6, r7, d0
 81092ea:	681b      	ldr	r3, [r3, #0]
 81092ec:	d021      	beq.n	8109332 <_scanf_float+0x3d6>
 81092ee:	9903      	ldr	r1, [sp, #12]
 81092f0:	1d1a      	adds	r2, r3, #4
 81092f2:	600a      	str	r2, [r1, #0]
 81092f4:	681b      	ldr	r3, [r3, #0]
 81092f6:	e9c3 6700 	strd	r6, r7, [r3]
 81092fa:	68e3      	ldr	r3, [r4, #12]
 81092fc:	3301      	adds	r3, #1
 81092fe:	60e3      	str	r3, [r4, #12]
 8109300:	e66d      	b.n	8108fde <_scanf_float+0x82>
 8109302:	9b04      	ldr	r3, [sp, #16]
 8109304:	2b00      	cmp	r3, #0
 8109306:	d0e5      	beq.n	81092d4 <_scanf_float+0x378>
 8109308:	9905      	ldr	r1, [sp, #20]
 810930a:	230a      	movs	r3, #10
 810930c:	462a      	mov	r2, r5
 810930e:	3101      	adds	r1, #1
 8109310:	4640      	mov	r0, r8
 8109312:	f000 ff1b 	bl	810a14c <_strtol_r>
 8109316:	9b04      	ldr	r3, [sp, #16]
 8109318:	9e05      	ldr	r6, [sp, #20]
 810931a:	1ac2      	subs	r2, r0, r3
 810931c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8109320:	429e      	cmp	r6, r3
 8109322:	bf28      	it	cs
 8109324:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8109328:	4912      	ldr	r1, [pc, #72]	; (8109374 <_scanf_float+0x418>)
 810932a:	4630      	mov	r0, r6
 810932c:	f000 f844 	bl	81093b8 <siprintf>
 8109330:	e7d0      	b.n	81092d4 <_scanf_float+0x378>
 8109332:	9903      	ldr	r1, [sp, #12]
 8109334:	f012 0f04 	tst.w	r2, #4
 8109338:	f103 0204 	add.w	r2, r3, #4
 810933c:	600a      	str	r2, [r1, #0]
 810933e:	d1d9      	bne.n	81092f4 <_scanf_float+0x398>
 8109340:	f8d3 8000 	ldr.w	r8, [r3]
 8109344:	ee10 2a10 	vmov	r2, s0
 8109348:	ee10 0a10 	vmov	r0, s0
 810934c:	463b      	mov	r3, r7
 810934e:	4639      	mov	r1, r7
 8109350:	f7f7 fc74 	bl	8100c3c <__aeabi_dcmpun>
 8109354:	b128      	cbz	r0, 8109362 <_scanf_float+0x406>
 8109356:	4808      	ldr	r0, [pc, #32]	; (8109378 <_scanf_float+0x41c>)
 8109358:	f000 f828 	bl	81093ac <nanf>
 810935c:	ed88 0a00 	vstr	s0, [r8]
 8109360:	e7cb      	b.n	81092fa <_scanf_float+0x39e>
 8109362:	4630      	mov	r0, r6
 8109364:	4639      	mov	r1, r7
 8109366:	f7f7 fcc7 	bl	8100cf8 <__aeabi_d2f>
 810936a:	f8c8 0000 	str.w	r0, [r8]
 810936e:	e7c4      	b.n	81092fa <_scanf_float+0x39e>
 8109370:	2500      	movs	r5, #0
 8109372:	e634      	b.n	8108fde <_scanf_float+0x82>
 8109374:	0810d024 	.word	0x0810d024
 8109378:	0810d498 	.word	0x0810d498

0810937c <iprintf>:
 810937c:	b40f      	push	{r0, r1, r2, r3}
 810937e:	4b0a      	ldr	r3, [pc, #40]	; (81093a8 <iprintf+0x2c>)
 8109380:	b513      	push	{r0, r1, r4, lr}
 8109382:	681c      	ldr	r4, [r3, #0]
 8109384:	b124      	cbz	r4, 8109390 <iprintf+0x14>
 8109386:	69a3      	ldr	r3, [r4, #24]
 8109388:	b913      	cbnz	r3, 8109390 <iprintf+0x14>
 810938a:	4620      	mov	r0, r4
 810938c:	f001 fdb2 	bl	810aef4 <__sinit>
 8109390:	ab05      	add	r3, sp, #20
 8109392:	9a04      	ldr	r2, [sp, #16]
 8109394:	68a1      	ldr	r1, [r4, #8]
 8109396:	9301      	str	r3, [sp, #4]
 8109398:	4620      	mov	r0, r4
 810939a:	f003 f925 	bl	810c5e8 <_vfiprintf_r>
 810939e:	b002      	add	sp, #8
 81093a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 81093a4:	b004      	add	sp, #16
 81093a6:	4770      	bx	lr
 81093a8:	10000010 	.word	0x10000010

081093ac <nanf>:
 81093ac:	ed9f 0a01 	vldr	s0, [pc, #4]	; 81093b4 <nanf+0x8>
 81093b0:	4770      	bx	lr
 81093b2:	bf00      	nop
 81093b4:	7fc00000 	.word	0x7fc00000

081093b8 <siprintf>:
 81093b8:	b40e      	push	{r1, r2, r3}
 81093ba:	b500      	push	{lr}
 81093bc:	b09c      	sub	sp, #112	; 0x70
 81093be:	ab1d      	add	r3, sp, #116	; 0x74
 81093c0:	9002      	str	r0, [sp, #8]
 81093c2:	9006      	str	r0, [sp, #24]
 81093c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 81093c8:	4809      	ldr	r0, [pc, #36]	; (81093f0 <siprintf+0x38>)
 81093ca:	9107      	str	r1, [sp, #28]
 81093cc:	9104      	str	r1, [sp, #16]
 81093ce:	4909      	ldr	r1, [pc, #36]	; (81093f4 <siprintf+0x3c>)
 81093d0:	f853 2b04 	ldr.w	r2, [r3], #4
 81093d4:	9105      	str	r1, [sp, #20]
 81093d6:	6800      	ldr	r0, [r0, #0]
 81093d8:	9301      	str	r3, [sp, #4]
 81093da:	a902      	add	r1, sp, #8
 81093dc:	f002 ffda 	bl	810c394 <_svfiprintf_r>
 81093e0:	9b02      	ldr	r3, [sp, #8]
 81093e2:	2200      	movs	r2, #0
 81093e4:	701a      	strb	r2, [r3, #0]
 81093e6:	b01c      	add	sp, #112	; 0x70
 81093e8:	f85d eb04 	ldr.w	lr, [sp], #4
 81093ec:	b003      	add	sp, #12
 81093ee:	4770      	bx	lr
 81093f0:	10000010 	.word	0x10000010
 81093f4:	ffff0208 	.word	0xffff0208

081093f8 <sulp>:
 81093f8:	b570      	push	{r4, r5, r6, lr}
 81093fa:	4604      	mov	r4, r0
 81093fc:	460d      	mov	r5, r1
 81093fe:	ec45 4b10 	vmov	d0, r4, r5
 8109402:	4616      	mov	r6, r2
 8109404:	f002 fd24 	bl	810be50 <__ulp>
 8109408:	ec51 0b10 	vmov	r0, r1, d0
 810940c:	b17e      	cbz	r6, 810942e <sulp+0x36>
 810940e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8109412:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109416:	2b00      	cmp	r3, #0
 8109418:	dd09      	ble.n	810942e <sulp+0x36>
 810941a:	051b      	lsls	r3, r3, #20
 810941c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8109420:	2400      	movs	r4, #0
 8109422:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8109426:	4622      	mov	r2, r4
 8109428:	462b      	mov	r3, r5
 810942a:	f7f7 f96d 	bl	8100708 <__aeabi_dmul>
 810942e:	bd70      	pop	{r4, r5, r6, pc}

08109430 <_strtod_l>:
 8109430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8109434:	ed2d 8b02 	vpush	{d8}
 8109438:	b09d      	sub	sp, #116	; 0x74
 810943a:	461f      	mov	r7, r3
 810943c:	2300      	movs	r3, #0
 810943e:	9318      	str	r3, [sp, #96]	; 0x60
 8109440:	4ba2      	ldr	r3, [pc, #648]	; (81096cc <_strtod_l+0x29c>)
 8109442:	9213      	str	r2, [sp, #76]	; 0x4c
 8109444:	681b      	ldr	r3, [r3, #0]
 8109446:	9305      	str	r3, [sp, #20]
 8109448:	4604      	mov	r4, r0
 810944a:	4618      	mov	r0, r3
 810944c:	4688      	mov	r8, r1
 810944e:	f7f6 ff47 	bl	81002e0 <strlen>
 8109452:	f04f 0a00 	mov.w	sl, #0
 8109456:	4605      	mov	r5, r0
 8109458:	f04f 0b00 	mov.w	fp, #0
 810945c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8109460:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109462:	781a      	ldrb	r2, [r3, #0]
 8109464:	2a2b      	cmp	r2, #43	; 0x2b
 8109466:	d04e      	beq.n	8109506 <_strtod_l+0xd6>
 8109468:	d83b      	bhi.n	81094e2 <_strtod_l+0xb2>
 810946a:	2a0d      	cmp	r2, #13
 810946c:	d834      	bhi.n	81094d8 <_strtod_l+0xa8>
 810946e:	2a08      	cmp	r2, #8
 8109470:	d834      	bhi.n	81094dc <_strtod_l+0xac>
 8109472:	2a00      	cmp	r2, #0
 8109474:	d03e      	beq.n	81094f4 <_strtod_l+0xc4>
 8109476:	2300      	movs	r3, #0
 8109478:	930a      	str	r3, [sp, #40]	; 0x28
 810947a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 810947c:	7833      	ldrb	r3, [r6, #0]
 810947e:	2b30      	cmp	r3, #48	; 0x30
 8109480:	f040 80b0 	bne.w	81095e4 <_strtod_l+0x1b4>
 8109484:	7873      	ldrb	r3, [r6, #1]
 8109486:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810948a:	2b58      	cmp	r3, #88	; 0x58
 810948c:	d168      	bne.n	8109560 <_strtod_l+0x130>
 810948e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8109490:	9301      	str	r3, [sp, #4]
 8109492:	ab18      	add	r3, sp, #96	; 0x60
 8109494:	9702      	str	r7, [sp, #8]
 8109496:	9300      	str	r3, [sp, #0]
 8109498:	4a8d      	ldr	r2, [pc, #564]	; (81096d0 <_strtod_l+0x2a0>)
 810949a:	ab19      	add	r3, sp, #100	; 0x64
 810949c:	a917      	add	r1, sp, #92	; 0x5c
 810949e:	4620      	mov	r0, r4
 81094a0:	f001 fe2c 	bl	810b0fc <__gethex>
 81094a4:	f010 0707 	ands.w	r7, r0, #7
 81094a8:	4605      	mov	r5, r0
 81094aa:	d005      	beq.n	81094b8 <_strtod_l+0x88>
 81094ac:	2f06      	cmp	r7, #6
 81094ae:	d12c      	bne.n	810950a <_strtod_l+0xda>
 81094b0:	3601      	adds	r6, #1
 81094b2:	2300      	movs	r3, #0
 81094b4:	9617      	str	r6, [sp, #92]	; 0x5c
 81094b6:	930a      	str	r3, [sp, #40]	; 0x28
 81094b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81094ba:	2b00      	cmp	r3, #0
 81094bc:	f040 8590 	bne.w	8109fe0 <_strtod_l+0xbb0>
 81094c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 81094c2:	b1eb      	cbz	r3, 8109500 <_strtod_l+0xd0>
 81094c4:	4652      	mov	r2, sl
 81094c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 81094ca:	ec43 2b10 	vmov	d0, r2, r3
 81094ce:	b01d      	add	sp, #116	; 0x74
 81094d0:	ecbd 8b02 	vpop	{d8}
 81094d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 81094d8:	2a20      	cmp	r2, #32
 81094da:	d1cc      	bne.n	8109476 <_strtod_l+0x46>
 81094dc:	3301      	adds	r3, #1
 81094de:	9317      	str	r3, [sp, #92]	; 0x5c
 81094e0:	e7be      	b.n	8109460 <_strtod_l+0x30>
 81094e2:	2a2d      	cmp	r2, #45	; 0x2d
 81094e4:	d1c7      	bne.n	8109476 <_strtod_l+0x46>
 81094e6:	2201      	movs	r2, #1
 81094e8:	920a      	str	r2, [sp, #40]	; 0x28
 81094ea:	1c5a      	adds	r2, r3, #1
 81094ec:	9217      	str	r2, [sp, #92]	; 0x5c
 81094ee:	785b      	ldrb	r3, [r3, #1]
 81094f0:	2b00      	cmp	r3, #0
 81094f2:	d1c2      	bne.n	810947a <_strtod_l+0x4a>
 81094f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 81094f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 81094fa:	2b00      	cmp	r3, #0
 81094fc:	f040 856e 	bne.w	8109fdc <_strtod_l+0xbac>
 8109500:	4652      	mov	r2, sl
 8109502:	465b      	mov	r3, fp
 8109504:	e7e1      	b.n	81094ca <_strtod_l+0x9a>
 8109506:	2200      	movs	r2, #0
 8109508:	e7ee      	b.n	81094e8 <_strtod_l+0xb8>
 810950a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 810950c:	b13a      	cbz	r2, 810951e <_strtod_l+0xee>
 810950e:	2135      	movs	r1, #53	; 0x35
 8109510:	a81a      	add	r0, sp, #104	; 0x68
 8109512:	f002 fda8 	bl	810c066 <__copybits>
 8109516:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109518:	4620      	mov	r0, r4
 810951a:	f002 f967 	bl	810b7ec <_Bfree>
 810951e:	3f01      	subs	r7, #1
 8109520:	2f04      	cmp	r7, #4
 8109522:	d806      	bhi.n	8109532 <_strtod_l+0x102>
 8109524:	e8df f007 	tbb	[pc, r7]
 8109528:	1714030a 	.word	0x1714030a
 810952c:	0a          	.byte	0x0a
 810952d:	00          	.byte	0x00
 810952e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8109532:	0728      	lsls	r0, r5, #28
 8109534:	d5c0      	bpl.n	81094b8 <_strtod_l+0x88>
 8109536:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 810953a:	e7bd      	b.n	81094b8 <_strtod_l+0x88>
 810953c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8109540:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8109542:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8109546:	f202 4233 	addw	r2, r2, #1075	; 0x433
 810954a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 810954e:	e7f0      	b.n	8109532 <_strtod_l+0x102>
 8109550:	f8df b180 	ldr.w	fp, [pc, #384]	; 81096d4 <_strtod_l+0x2a4>
 8109554:	e7ed      	b.n	8109532 <_strtod_l+0x102>
 8109556:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 810955a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 810955e:	e7e8      	b.n	8109532 <_strtod_l+0x102>
 8109560:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109562:	1c5a      	adds	r2, r3, #1
 8109564:	9217      	str	r2, [sp, #92]	; 0x5c
 8109566:	785b      	ldrb	r3, [r3, #1]
 8109568:	2b30      	cmp	r3, #48	; 0x30
 810956a:	d0f9      	beq.n	8109560 <_strtod_l+0x130>
 810956c:	2b00      	cmp	r3, #0
 810956e:	d0a3      	beq.n	81094b8 <_strtod_l+0x88>
 8109570:	2301      	movs	r3, #1
 8109572:	f04f 0900 	mov.w	r9, #0
 8109576:	9304      	str	r3, [sp, #16]
 8109578:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810957a:	9308      	str	r3, [sp, #32]
 810957c:	f8cd 901c 	str.w	r9, [sp, #28]
 8109580:	464f      	mov	r7, r9
 8109582:	220a      	movs	r2, #10
 8109584:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8109586:	7806      	ldrb	r6, [r0, #0]
 8109588:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 810958c:	b2d9      	uxtb	r1, r3
 810958e:	2909      	cmp	r1, #9
 8109590:	d92a      	bls.n	81095e8 <_strtod_l+0x1b8>
 8109592:	9905      	ldr	r1, [sp, #20]
 8109594:	462a      	mov	r2, r5
 8109596:	f003 f9b2 	bl	810c8fe <strncmp>
 810959a:	b398      	cbz	r0, 8109604 <_strtod_l+0x1d4>
 810959c:	2000      	movs	r0, #0
 810959e:	4632      	mov	r2, r6
 81095a0:	463d      	mov	r5, r7
 81095a2:	9005      	str	r0, [sp, #20]
 81095a4:	4603      	mov	r3, r0
 81095a6:	2a65      	cmp	r2, #101	; 0x65
 81095a8:	d001      	beq.n	81095ae <_strtod_l+0x17e>
 81095aa:	2a45      	cmp	r2, #69	; 0x45
 81095ac:	d118      	bne.n	81095e0 <_strtod_l+0x1b0>
 81095ae:	b91d      	cbnz	r5, 81095b8 <_strtod_l+0x188>
 81095b0:	9a04      	ldr	r2, [sp, #16]
 81095b2:	4302      	orrs	r2, r0
 81095b4:	d09e      	beq.n	81094f4 <_strtod_l+0xc4>
 81095b6:	2500      	movs	r5, #0
 81095b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 81095bc:	f108 0201 	add.w	r2, r8, #1
 81095c0:	9217      	str	r2, [sp, #92]	; 0x5c
 81095c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 81095c6:	2a2b      	cmp	r2, #43	; 0x2b
 81095c8:	d075      	beq.n	81096b6 <_strtod_l+0x286>
 81095ca:	2a2d      	cmp	r2, #45	; 0x2d
 81095cc:	d07b      	beq.n	81096c6 <_strtod_l+0x296>
 81095ce:	f04f 0c00 	mov.w	ip, #0
 81095d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 81095d6:	2909      	cmp	r1, #9
 81095d8:	f240 8082 	bls.w	81096e0 <_strtod_l+0x2b0>
 81095dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 81095e0:	2600      	movs	r6, #0
 81095e2:	e09d      	b.n	8109720 <_strtod_l+0x2f0>
 81095e4:	2300      	movs	r3, #0
 81095e6:	e7c4      	b.n	8109572 <_strtod_l+0x142>
 81095e8:	2f08      	cmp	r7, #8
 81095ea:	bfd8      	it	le
 81095ec:	9907      	ldrle	r1, [sp, #28]
 81095ee:	f100 0001 	add.w	r0, r0, #1
 81095f2:	bfda      	itte	le
 81095f4:	fb02 3301 	mlale	r3, r2, r1, r3
 81095f8:	9307      	strle	r3, [sp, #28]
 81095fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 81095fe:	3701      	adds	r7, #1
 8109600:	9017      	str	r0, [sp, #92]	; 0x5c
 8109602:	e7bf      	b.n	8109584 <_strtod_l+0x154>
 8109604:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109606:	195a      	adds	r2, r3, r5
 8109608:	9217      	str	r2, [sp, #92]	; 0x5c
 810960a:	5d5a      	ldrb	r2, [r3, r5]
 810960c:	2f00      	cmp	r7, #0
 810960e:	d037      	beq.n	8109680 <_strtod_l+0x250>
 8109610:	9005      	str	r0, [sp, #20]
 8109612:	463d      	mov	r5, r7
 8109614:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8109618:	2b09      	cmp	r3, #9
 810961a:	d912      	bls.n	8109642 <_strtod_l+0x212>
 810961c:	2301      	movs	r3, #1
 810961e:	e7c2      	b.n	81095a6 <_strtod_l+0x176>
 8109620:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109622:	1c5a      	adds	r2, r3, #1
 8109624:	9217      	str	r2, [sp, #92]	; 0x5c
 8109626:	785a      	ldrb	r2, [r3, #1]
 8109628:	3001      	adds	r0, #1
 810962a:	2a30      	cmp	r2, #48	; 0x30
 810962c:	d0f8      	beq.n	8109620 <_strtod_l+0x1f0>
 810962e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8109632:	2b08      	cmp	r3, #8
 8109634:	f200 84d9 	bhi.w	8109fea <_strtod_l+0xbba>
 8109638:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 810963a:	9005      	str	r0, [sp, #20]
 810963c:	2000      	movs	r0, #0
 810963e:	9308      	str	r3, [sp, #32]
 8109640:	4605      	mov	r5, r0
 8109642:	3a30      	subs	r2, #48	; 0x30
 8109644:	f100 0301 	add.w	r3, r0, #1
 8109648:	d014      	beq.n	8109674 <_strtod_l+0x244>
 810964a:	9905      	ldr	r1, [sp, #20]
 810964c:	4419      	add	r1, r3
 810964e:	9105      	str	r1, [sp, #20]
 8109650:	462b      	mov	r3, r5
 8109652:	eb00 0e05 	add.w	lr, r0, r5
 8109656:	210a      	movs	r1, #10
 8109658:	4573      	cmp	r3, lr
 810965a:	d113      	bne.n	8109684 <_strtod_l+0x254>
 810965c:	182b      	adds	r3, r5, r0
 810965e:	2b08      	cmp	r3, #8
 8109660:	f105 0501 	add.w	r5, r5, #1
 8109664:	4405      	add	r5, r0
 8109666:	dc1c      	bgt.n	81096a2 <_strtod_l+0x272>
 8109668:	9907      	ldr	r1, [sp, #28]
 810966a:	230a      	movs	r3, #10
 810966c:	fb03 2301 	mla	r3, r3, r1, r2
 8109670:	9307      	str	r3, [sp, #28]
 8109672:	2300      	movs	r3, #0
 8109674:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8109676:	1c51      	adds	r1, r2, #1
 8109678:	9117      	str	r1, [sp, #92]	; 0x5c
 810967a:	7852      	ldrb	r2, [r2, #1]
 810967c:	4618      	mov	r0, r3
 810967e:	e7c9      	b.n	8109614 <_strtod_l+0x1e4>
 8109680:	4638      	mov	r0, r7
 8109682:	e7d2      	b.n	810962a <_strtod_l+0x1fa>
 8109684:	2b08      	cmp	r3, #8
 8109686:	dc04      	bgt.n	8109692 <_strtod_l+0x262>
 8109688:	9e07      	ldr	r6, [sp, #28]
 810968a:	434e      	muls	r6, r1
 810968c:	9607      	str	r6, [sp, #28]
 810968e:	3301      	adds	r3, #1
 8109690:	e7e2      	b.n	8109658 <_strtod_l+0x228>
 8109692:	f103 0c01 	add.w	ip, r3, #1
 8109696:	f1bc 0f10 	cmp.w	ip, #16
 810969a:	bfd8      	it	le
 810969c:	fb01 f909 	mulle.w	r9, r1, r9
 81096a0:	e7f5      	b.n	810968e <_strtod_l+0x25e>
 81096a2:	2d10      	cmp	r5, #16
 81096a4:	bfdc      	itt	le
 81096a6:	230a      	movle	r3, #10
 81096a8:	fb03 2909 	mlale	r9, r3, r9, r2
 81096ac:	e7e1      	b.n	8109672 <_strtod_l+0x242>
 81096ae:	2300      	movs	r3, #0
 81096b0:	9305      	str	r3, [sp, #20]
 81096b2:	2301      	movs	r3, #1
 81096b4:	e77c      	b.n	81095b0 <_strtod_l+0x180>
 81096b6:	f04f 0c00 	mov.w	ip, #0
 81096ba:	f108 0202 	add.w	r2, r8, #2
 81096be:	9217      	str	r2, [sp, #92]	; 0x5c
 81096c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 81096c4:	e785      	b.n	81095d2 <_strtod_l+0x1a2>
 81096c6:	f04f 0c01 	mov.w	ip, #1
 81096ca:	e7f6      	b.n	81096ba <_strtod_l+0x28a>
 81096cc:	0810d2dc 	.word	0x0810d2dc
 81096d0:	0810d02c 	.word	0x0810d02c
 81096d4:	7ff00000 	.word	0x7ff00000
 81096d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096da:	1c51      	adds	r1, r2, #1
 81096dc:	9117      	str	r1, [sp, #92]	; 0x5c
 81096de:	7852      	ldrb	r2, [r2, #1]
 81096e0:	2a30      	cmp	r2, #48	; 0x30
 81096e2:	d0f9      	beq.n	81096d8 <_strtod_l+0x2a8>
 81096e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 81096e8:	2908      	cmp	r1, #8
 81096ea:	f63f af79 	bhi.w	81095e0 <_strtod_l+0x1b0>
 81096ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 81096f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096f4:	9206      	str	r2, [sp, #24]
 81096f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 81096f8:	1c51      	adds	r1, r2, #1
 81096fa:	9117      	str	r1, [sp, #92]	; 0x5c
 81096fc:	7852      	ldrb	r2, [r2, #1]
 81096fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8109702:	2e09      	cmp	r6, #9
 8109704:	d937      	bls.n	8109776 <_strtod_l+0x346>
 8109706:	9e06      	ldr	r6, [sp, #24]
 8109708:	1b89      	subs	r1, r1, r6
 810970a:	2908      	cmp	r1, #8
 810970c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8109710:	dc02      	bgt.n	8109718 <_strtod_l+0x2e8>
 8109712:	4576      	cmp	r6, lr
 8109714:	bfa8      	it	ge
 8109716:	4676      	movge	r6, lr
 8109718:	f1bc 0f00 	cmp.w	ip, #0
 810971c:	d000      	beq.n	8109720 <_strtod_l+0x2f0>
 810971e:	4276      	negs	r6, r6
 8109720:	2d00      	cmp	r5, #0
 8109722:	d14d      	bne.n	81097c0 <_strtod_l+0x390>
 8109724:	9904      	ldr	r1, [sp, #16]
 8109726:	4301      	orrs	r1, r0
 8109728:	f47f aec6 	bne.w	81094b8 <_strtod_l+0x88>
 810972c:	2b00      	cmp	r3, #0
 810972e:	f47f aee1 	bne.w	81094f4 <_strtod_l+0xc4>
 8109732:	2a69      	cmp	r2, #105	; 0x69
 8109734:	d027      	beq.n	8109786 <_strtod_l+0x356>
 8109736:	dc24      	bgt.n	8109782 <_strtod_l+0x352>
 8109738:	2a49      	cmp	r2, #73	; 0x49
 810973a:	d024      	beq.n	8109786 <_strtod_l+0x356>
 810973c:	2a4e      	cmp	r2, #78	; 0x4e
 810973e:	f47f aed9 	bne.w	81094f4 <_strtod_l+0xc4>
 8109742:	499f      	ldr	r1, [pc, #636]	; (81099c0 <_strtod_l+0x590>)
 8109744:	a817      	add	r0, sp, #92	; 0x5c
 8109746:	f001 ff31 	bl	810b5ac <__match>
 810974a:	2800      	cmp	r0, #0
 810974c:	f43f aed2 	beq.w	81094f4 <_strtod_l+0xc4>
 8109750:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109752:	781b      	ldrb	r3, [r3, #0]
 8109754:	2b28      	cmp	r3, #40	; 0x28
 8109756:	d12d      	bne.n	81097b4 <_strtod_l+0x384>
 8109758:	499a      	ldr	r1, [pc, #616]	; (81099c4 <_strtod_l+0x594>)
 810975a:	aa1a      	add	r2, sp, #104	; 0x68
 810975c:	a817      	add	r0, sp, #92	; 0x5c
 810975e:	f001 ff39 	bl	810b5d4 <__hexnan>
 8109762:	2805      	cmp	r0, #5
 8109764:	d126      	bne.n	81097b4 <_strtod_l+0x384>
 8109766:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8109768:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 810976c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8109770:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8109774:	e6a0      	b.n	81094b8 <_strtod_l+0x88>
 8109776:	210a      	movs	r1, #10
 8109778:	fb01 2e0e 	mla	lr, r1, lr, r2
 810977c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8109780:	e7b9      	b.n	81096f6 <_strtod_l+0x2c6>
 8109782:	2a6e      	cmp	r2, #110	; 0x6e
 8109784:	e7db      	b.n	810973e <_strtod_l+0x30e>
 8109786:	4990      	ldr	r1, [pc, #576]	; (81099c8 <_strtod_l+0x598>)
 8109788:	a817      	add	r0, sp, #92	; 0x5c
 810978a:	f001 ff0f 	bl	810b5ac <__match>
 810978e:	2800      	cmp	r0, #0
 8109790:	f43f aeb0 	beq.w	81094f4 <_strtod_l+0xc4>
 8109794:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109796:	498d      	ldr	r1, [pc, #564]	; (81099cc <_strtod_l+0x59c>)
 8109798:	3b01      	subs	r3, #1
 810979a:	a817      	add	r0, sp, #92	; 0x5c
 810979c:	9317      	str	r3, [sp, #92]	; 0x5c
 810979e:	f001 ff05 	bl	810b5ac <__match>
 81097a2:	b910      	cbnz	r0, 81097aa <_strtod_l+0x37a>
 81097a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 81097a6:	3301      	adds	r3, #1
 81097a8:	9317      	str	r3, [sp, #92]	; 0x5c
 81097aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 81099dc <_strtod_l+0x5ac>
 81097ae:	f04f 0a00 	mov.w	sl, #0
 81097b2:	e681      	b.n	81094b8 <_strtod_l+0x88>
 81097b4:	4886      	ldr	r0, [pc, #536]	; (81099d0 <_strtod_l+0x5a0>)
 81097b6:	f003 f847 	bl	810c848 <nan>
 81097ba:	ec5b ab10 	vmov	sl, fp, d0
 81097be:	e67b      	b.n	81094b8 <_strtod_l+0x88>
 81097c0:	9b05      	ldr	r3, [sp, #20]
 81097c2:	9807      	ldr	r0, [sp, #28]
 81097c4:	1af3      	subs	r3, r6, r3
 81097c6:	2f00      	cmp	r7, #0
 81097c8:	bf08      	it	eq
 81097ca:	462f      	moveq	r7, r5
 81097cc:	2d10      	cmp	r5, #16
 81097ce:	9306      	str	r3, [sp, #24]
 81097d0:	46a8      	mov	r8, r5
 81097d2:	bfa8      	it	ge
 81097d4:	f04f 0810 	movge.w	r8, #16
 81097d8:	f7f6 ff1c 	bl	8100614 <__aeabi_ui2d>
 81097dc:	2d09      	cmp	r5, #9
 81097de:	4682      	mov	sl, r0
 81097e0:	468b      	mov	fp, r1
 81097e2:	dd13      	ble.n	810980c <_strtod_l+0x3dc>
 81097e4:	4b7b      	ldr	r3, [pc, #492]	; (81099d4 <_strtod_l+0x5a4>)
 81097e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 81097ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 81097ee:	f7f6 ff8b 	bl	8100708 <__aeabi_dmul>
 81097f2:	4682      	mov	sl, r0
 81097f4:	4648      	mov	r0, r9
 81097f6:	468b      	mov	fp, r1
 81097f8:	f7f6 ff0c 	bl	8100614 <__aeabi_ui2d>
 81097fc:	4602      	mov	r2, r0
 81097fe:	460b      	mov	r3, r1
 8109800:	4650      	mov	r0, sl
 8109802:	4659      	mov	r1, fp
 8109804:	f7f6 fdca 	bl	810039c <__adddf3>
 8109808:	4682      	mov	sl, r0
 810980a:	468b      	mov	fp, r1
 810980c:	2d0f      	cmp	r5, #15
 810980e:	dc38      	bgt.n	8109882 <_strtod_l+0x452>
 8109810:	9b06      	ldr	r3, [sp, #24]
 8109812:	2b00      	cmp	r3, #0
 8109814:	f43f ae50 	beq.w	81094b8 <_strtod_l+0x88>
 8109818:	dd24      	ble.n	8109864 <_strtod_l+0x434>
 810981a:	2b16      	cmp	r3, #22
 810981c:	dc0b      	bgt.n	8109836 <_strtod_l+0x406>
 810981e:	496d      	ldr	r1, [pc, #436]	; (81099d4 <_strtod_l+0x5a4>)
 8109820:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8109824:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109828:	4652      	mov	r2, sl
 810982a:	465b      	mov	r3, fp
 810982c:	f7f6 ff6c 	bl	8100708 <__aeabi_dmul>
 8109830:	4682      	mov	sl, r0
 8109832:	468b      	mov	fp, r1
 8109834:	e640      	b.n	81094b8 <_strtod_l+0x88>
 8109836:	9a06      	ldr	r2, [sp, #24]
 8109838:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 810983c:	4293      	cmp	r3, r2
 810983e:	db20      	blt.n	8109882 <_strtod_l+0x452>
 8109840:	4c64      	ldr	r4, [pc, #400]	; (81099d4 <_strtod_l+0x5a4>)
 8109842:	f1c5 050f 	rsb	r5, r5, #15
 8109846:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 810984a:	4652      	mov	r2, sl
 810984c:	465b      	mov	r3, fp
 810984e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8109852:	f7f6 ff59 	bl	8100708 <__aeabi_dmul>
 8109856:	9b06      	ldr	r3, [sp, #24]
 8109858:	1b5d      	subs	r5, r3, r5
 810985a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 810985e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8109862:	e7e3      	b.n	810982c <_strtod_l+0x3fc>
 8109864:	9b06      	ldr	r3, [sp, #24]
 8109866:	3316      	adds	r3, #22
 8109868:	db0b      	blt.n	8109882 <_strtod_l+0x452>
 810986a:	9b05      	ldr	r3, [sp, #20]
 810986c:	1b9e      	subs	r6, r3, r6
 810986e:	4b59      	ldr	r3, [pc, #356]	; (81099d4 <_strtod_l+0x5a4>)
 8109870:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8109874:	e9d6 2300 	ldrd	r2, r3, [r6]
 8109878:	4650      	mov	r0, sl
 810987a:	4659      	mov	r1, fp
 810987c:	f7f7 f86e 	bl	810095c <__aeabi_ddiv>
 8109880:	e7d6      	b.n	8109830 <_strtod_l+0x400>
 8109882:	9b06      	ldr	r3, [sp, #24]
 8109884:	eba5 0808 	sub.w	r8, r5, r8
 8109888:	4498      	add	r8, r3
 810988a:	f1b8 0f00 	cmp.w	r8, #0
 810988e:	dd74      	ble.n	810997a <_strtod_l+0x54a>
 8109890:	f018 030f 	ands.w	r3, r8, #15
 8109894:	d00a      	beq.n	81098ac <_strtod_l+0x47c>
 8109896:	494f      	ldr	r1, [pc, #316]	; (81099d4 <_strtod_l+0x5a4>)
 8109898:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 810989c:	4652      	mov	r2, sl
 810989e:	465b      	mov	r3, fp
 81098a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 81098a4:	f7f6 ff30 	bl	8100708 <__aeabi_dmul>
 81098a8:	4682      	mov	sl, r0
 81098aa:	468b      	mov	fp, r1
 81098ac:	f038 080f 	bics.w	r8, r8, #15
 81098b0:	d04f      	beq.n	8109952 <_strtod_l+0x522>
 81098b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 81098b6:	dd22      	ble.n	81098fe <_strtod_l+0x4ce>
 81098b8:	2500      	movs	r5, #0
 81098ba:	462e      	mov	r6, r5
 81098bc:	9507      	str	r5, [sp, #28]
 81098be:	9505      	str	r5, [sp, #20]
 81098c0:	2322      	movs	r3, #34	; 0x22
 81098c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 81099dc <_strtod_l+0x5ac>
 81098c6:	6023      	str	r3, [r4, #0]
 81098c8:	f04f 0a00 	mov.w	sl, #0
 81098cc:	9b07      	ldr	r3, [sp, #28]
 81098ce:	2b00      	cmp	r3, #0
 81098d0:	f43f adf2 	beq.w	81094b8 <_strtod_l+0x88>
 81098d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 81098d6:	4620      	mov	r0, r4
 81098d8:	f001 ff88 	bl	810b7ec <_Bfree>
 81098dc:	9905      	ldr	r1, [sp, #20]
 81098de:	4620      	mov	r0, r4
 81098e0:	f001 ff84 	bl	810b7ec <_Bfree>
 81098e4:	4631      	mov	r1, r6
 81098e6:	4620      	mov	r0, r4
 81098e8:	f001 ff80 	bl	810b7ec <_Bfree>
 81098ec:	9907      	ldr	r1, [sp, #28]
 81098ee:	4620      	mov	r0, r4
 81098f0:	f001 ff7c 	bl	810b7ec <_Bfree>
 81098f4:	4629      	mov	r1, r5
 81098f6:	4620      	mov	r0, r4
 81098f8:	f001 ff78 	bl	810b7ec <_Bfree>
 81098fc:	e5dc      	b.n	81094b8 <_strtod_l+0x88>
 81098fe:	4b36      	ldr	r3, [pc, #216]	; (81099d8 <_strtod_l+0x5a8>)
 8109900:	9304      	str	r3, [sp, #16]
 8109902:	2300      	movs	r3, #0
 8109904:	ea4f 1828 	mov.w	r8, r8, asr #4
 8109908:	4650      	mov	r0, sl
 810990a:	4659      	mov	r1, fp
 810990c:	4699      	mov	r9, r3
 810990e:	f1b8 0f01 	cmp.w	r8, #1
 8109912:	dc21      	bgt.n	8109958 <_strtod_l+0x528>
 8109914:	b10b      	cbz	r3, 810991a <_strtod_l+0x4ea>
 8109916:	4682      	mov	sl, r0
 8109918:	468b      	mov	fp, r1
 810991a:	4b2f      	ldr	r3, [pc, #188]	; (81099d8 <_strtod_l+0x5a8>)
 810991c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8109920:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8109924:	4652      	mov	r2, sl
 8109926:	465b      	mov	r3, fp
 8109928:	e9d9 0100 	ldrd	r0, r1, [r9]
 810992c:	f7f6 feec 	bl	8100708 <__aeabi_dmul>
 8109930:	4b2a      	ldr	r3, [pc, #168]	; (81099dc <_strtod_l+0x5ac>)
 8109932:	460a      	mov	r2, r1
 8109934:	400b      	ands	r3, r1
 8109936:	492a      	ldr	r1, [pc, #168]	; (81099e0 <_strtod_l+0x5b0>)
 8109938:	428b      	cmp	r3, r1
 810993a:	4682      	mov	sl, r0
 810993c:	d8bc      	bhi.n	81098b8 <_strtod_l+0x488>
 810993e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8109942:	428b      	cmp	r3, r1
 8109944:	bf86      	itte	hi
 8109946:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 81099e4 <_strtod_l+0x5b4>
 810994a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 810994e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8109952:	2300      	movs	r3, #0
 8109954:	9304      	str	r3, [sp, #16]
 8109956:	e084      	b.n	8109a62 <_strtod_l+0x632>
 8109958:	f018 0f01 	tst.w	r8, #1
 810995c:	d005      	beq.n	810996a <_strtod_l+0x53a>
 810995e:	9b04      	ldr	r3, [sp, #16]
 8109960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109964:	f7f6 fed0 	bl	8100708 <__aeabi_dmul>
 8109968:	2301      	movs	r3, #1
 810996a:	9a04      	ldr	r2, [sp, #16]
 810996c:	3208      	adds	r2, #8
 810996e:	f109 0901 	add.w	r9, r9, #1
 8109972:	ea4f 0868 	mov.w	r8, r8, asr #1
 8109976:	9204      	str	r2, [sp, #16]
 8109978:	e7c9      	b.n	810990e <_strtod_l+0x4de>
 810997a:	d0ea      	beq.n	8109952 <_strtod_l+0x522>
 810997c:	f1c8 0800 	rsb	r8, r8, #0
 8109980:	f018 020f 	ands.w	r2, r8, #15
 8109984:	d00a      	beq.n	810999c <_strtod_l+0x56c>
 8109986:	4b13      	ldr	r3, [pc, #76]	; (81099d4 <_strtod_l+0x5a4>)
 8109988:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810998c:	4650      	mov	r0, sl
 810998e:	4659      	mov	r1, fp
 8109990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109994:	f7f6 ffe2 	bl	810095c <__aeabi_ddiv>
 8109998:	4682      	mov	sl, r0
 810999a:	468b      	mov	fp, r1
 810999c:	ea5f 1828 	movs.w	r8, r8, asr #4
 81099a0:	d0d7      	beq.n	8109952 <_strtod_l+0x522>
 81099a2:	f1b8 0f1f 	cmp.w	r8, #31
 81099a6:	dd1f      	ble.n	81099e8 <_strtod_l+0x5b8>
 81099a8:	2500      	movs	r5, #0
 81099aa:	462e      	mov	r6, r5
 81099ac:	9507      	str	r5, [sp, #28]
 81099ae:	9505      	str	r5, [sp, #20]
 81099b0:	2322      	movs	r3, #34	; 0x22
 81099b2:	f04f 0a00 	mov.w	sl, #0
 81099b6:	f04f 0b00 	mov.w	fp, #0
 81099ba:	6023      	str	r3, [r4, #0]
 81099bc:	e786      	b.n	81098cc <_strtod_l+0x49c>
 81099be:	bf00      	nop
 81099c0:	0810cffd 	.word	0x0810cffd
 81099c4:	0810d040 	.word	0x0810d040
 81099c8:	0810cff5 	.word	0x0810cff5
 81099cc:	0810d184 	.word	0x0810d184
 81099d0:	0810d498 	.word	0x0810d498
 81099d4:	0810d378 	.word	0x0810d378
 81099d8:	0810d350 	.word	0x0810d350
 81099dc:	7ff00000 	.word	0x7ff00000
 81099e0:	7ca00000 	.word	0x7ca00000
 81099e4:	7fefffff 	.word	0x7fefffff
 81099e8:	f018 0310 	ands.w	r3, r8, #16
 81099ec:	bf18      	it	ne
 81099ee:	236a      	movne	r3, #106	; 0x6a
 81099f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8109da0 <_strtod_l+0x970>
 81099f4:	9304      	str	r3, [sp, #16]
 81099f6:	4650      	mov	r0, sl
 81099f8:	4659      	mov	r1, fp
 81099fa:	2300      	movs	r3, #0
 81099fc:	f018 0f01 	tst.w	r8, #1
 8109a00:	d004      	beq.n	8109a0c <_strtod_l+0x5dc>
 8109a02:	e9d9 2300 	ldrd	r2, r3, [r9]
 8109a06:	f7f6 fe7f 	bl	8100708 <__aeabi_dmul>
 8109a0a:	2301      	movs	r3, #1
 8109a0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8109a10:	f109 0908 	add.w	r9, r9, #8
 8109a14:	d1f2      	bne.n	81099fc <_strtod_l+0x5cc>
 8109a16:	b10b      	cbz	r3, 8109a1c <_strtod_l+0x5ec>
 8109a18:	4682      	mov	sl, r0
 8109a1a:	468b      	mov	fp, r1
 8109a1c:	9b04      	ldr	r3, [sp, #16]
 8109a1e:	b1c3      	cbz	r3, 8109a52 <_strtod_l+0x622>
 8109a20:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8109a24:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8109a28:	2b00      	cmp	r3, #0
 8109a2a:	4659      	mov	r1, fp
 8109a2c:	dd11      	ble.n	8109a52 <_strtod_l+0x622>
 8109a2e:	2b1f      	cmp	r3, #31
 8109a30:	f340 8124 	ble.w	8109c7c <_strtod_l+0x84c>
 8109a34:	2b34      	cmp	r3, #52	; 0x34
 8109a36:	bfde      	ittt	le
 8109a38:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8109a3c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8109a40:	fa03 f202 	lslle.w	r2, r3, r2
 8109a44:	f04f 0a00 	mov.w	sl, #0
 8109a48:	bfcc      	ite	gt
 8109a4a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8109a4e:	ea02 0b01 	andle.w	fp, r2, r1
 8109a52:	2200      	movs	r2, #0
 8109a54:	2300      	movs	r3, #0
 8109a56:	4650      	mov	r0, sl
 8109a58:	4659      	mov	r1, fp
 8109a5a:	f7f7 f8bd 	bl	8100bd8 <__aeabi_dcmpeq>
 8109a5e:	2800      	cmp	r0, #0
 8109a60:	d1a2      	bne.n	81099a8 <_strtod_l+0x578>
 8109a62:	9b07      	ldr	r3, [sp, #28]
 8109a64:	9300      	str	r3, [sp, #0]
 8109a66:	9908      	ldr	r1, [sp, #32]
 8109a68:	462b      	mov	r3, r5
 8109a6a:	463a      	mov	r2, r7
 8109a6c:	4620      	mov	r0, r4
 8109a6e:	f001 ff25 	bl	810b8bc <__s2b>
 8109a72:	9007      	str	r0, [sp, #28]
 8109a74:	2800      	cmp	r0, #0
 8109a76:	f43f af1f 	beq.w	81098b8 <_strtod_l+0x488>
 8109a7a:	9b05      	ldr	r3, [sp, #20]
 8109a7c:	1b9e      	subs	r6, r3, r6
 8109a7e:	9b06      	ldr	r3, [sp, #24]
 8109a80:	2b00      	cmp	r3, #0
 8109a82:	bfb4      	ite	lt
 8109a84:	4633      	movlt	r3, r6
 8109a86:	2300      	movge	r3, #0
 8109a88:	930c      	str	r3, [sp, #48]	; 0x30
 8109a8a:	9b06      	ldr	r3, [sp, #24]
 8109a8c:	2500      	movs	r5, #0
 8109a8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8109a92:	9312      	str	r3, [sp, #72]	; 0x48
 8109a94:	462e      	mov	r6, r5
 8109a96:	9b07      	ldr	r3, [sp, #28]
 8109a98:	4620      	mov	r0, r4
 8109a9a:	6859      	ldr	r1, [r3, #4]
 8109a9c:	f001 fe66 	bl	810b76c <_Balloc>
 8109aa0:	9005      	str	r0, [sp, #20]
 8109aa2:	2800      	cmp	r0, #0
 8109aa4:	f43f af0c 	beq.w	81098c0 <_strtod_l+0x490>
 8109aa8:	9b07      	ldr	r3, [sp, #28]
 8109aaa:	691a      	ldr	r2, [r3, #16]
 8109aac:	3202      	adds	r2, #2
 8109aae:	f103 010c 	add.w	r1, r3, #12
 8109ab2:	0092      	lsls	r2, r2, #2
 8109ab4:	300c      	adds	r0, #12
 8109ab6:	f001 fe4b 	bl	810b750 <memcpy>
 8109aba:	ec4b ab10 	vmov	d0, sl, fp
 8109abe:	aa1a      	add	r2, sp, #104	; 0x68
 8109ac0:	a919      	add	r1, sp, #100	; 0x64
 8109ac2:	4620      	mov	r0, r4
 8109ac4:	f002 fa40 	bl	810bf48 <__d2b>
 8109ac8:	ec4b ab18 	vmov	d8, sl, fp
 8109acc:	9018      	str	r0, [sp, #96]	; 0x60
 8109ace:	2800      	cmp	r0, #0
 8109ad0:	f43f aef6 	beq.w	81098c0 <_strtod_l+0x490>
 8109ad4:	2101      	movs	r1, #1
 8109ad6:	4620      	mov	r0, r4
 8109ad8:	f001 ff8a 	bl	810b9f0 <__i2b>
 8109adc:	4606      	mov	r6, r0
 8109ade:	2800      	cmp	r0, #0
 8109ae0:	f43f aeee 	beq.w	81098c0 <_strtod_l+0x490>
 8109ae4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8109ae6:	9904      	ldr	r1, [sp, #16]
 8109ae8:	2b00      	cmp	r3, #0
 8109aea:	bfab      	itete	ge
 8109aec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8109aee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8109af0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8109af2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8109af6:	bfac      	ite	ge
 8109af8:	eb03 0902 	addge.w	r9, r3, r2
 8109afc:	1ad7      	sublt	r7, r2, r3
 8109afe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8109b00:	eba3 0801 	sub.w	r8, r3, r1
 8109b04:	4490      	add	r8, r2
 8109b06:	4ba1      	ldr	r3, [pc, #644]	; (8109d8c <_strtod_l+0x95c>)
 8109b08:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8109b0c:	4598      	cmp	r8, r3
 8109b0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8109b12:	f280 80c7 	bge.w	8109ca4 <_strtod_l+0x874>
 8109b16:	eba3 0308 	sub.w	r3, r3, r8
 8109b1a:	2b1f      	cmp	r3, #31
 8109b1c:	eba2 0203 	sub.w	r2, r2, r3
 8109b20:	f04f 0101 	mov.w	r1, #1
 8109b24:	f300 80b1 	bgt.w	8109c8a <_strtod_l+0x85a>
 8109b28:	fa01 f303 	lsl.w	r3, r1, r3
 8109b2c:	930d      	str	r3, [sp, #52]	; 0x34
 8109b2e:	2300      	movs	r3, #0
 8109b30:	9308      	str	r3, [sp, #32]
 8109b32:	eb09 0802 	add.w	r8, r9, r2
 8109b36:	9b04      	ldr	r3, [sp, #16]
 8109b38:	45c1      	cmp	r9, r8
 8109b3a:	4417      	add	r7, r2
 8109b3c:	441f      	add	r7, r3
 8109b3e:	464b      	mov	r3, r9
 8109b40:	bfa8      	it	ge
 8109b42:	4643      	movge	r3, r8
 8109b44:	42bb      	cmp	r3, r7
 8109b46:	bfa8      	it	ge
 8109b48:	463b      	movge	r3, r7
 8109b4a:	2b00      	cmp	r3, #0
 8109b4c:	bfc2      	ittt	gt
 8109b4e:	eba8 0803 	subgt.w	r8, r8, r3
 8109b52:	1aff      	subgt	r7, r7, r3
 8109b54:	eba9 0903 	subgt.w	r9, r9, r3
 8109b58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8109b5a:	2b00      	cmp	r3, #0
 8109b5c:	dd17      	ble.n	8109b8e <_strtod_l+0x75e>
 8109b5e:	4631      	mov	r1, r6
 8109b60:	461a      	mov	r2, r3
 8109b62:	4620      	mov	r0, r4
 8109b64:	f002 f804 	bl	810bb70 <__pow5mult>
 8109b68:	4606      	mov	r6, r0
 8109b6a:	2800      	cmp	r0, #0
 8109b6c:	f43f aea8 	beq.w	81098c0 <_strtod_l+0x490>
 8109b70:	4601      	mov	r1, r0
 8109b72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8109b74:	4620      	mov	r0, r4
 8109b76:	f001 ff51 	bl	810ba1c <__multiply>
 8109b7a:	900b      	str	r0, [sp, #44]	; 0x2c
 8109b7c:	2800      	cmp	r0, #0
 8109b7e:	f43f ae9f 	beq.w	81098c0 <_strtod_l+0x490>
 8109b82:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109b84:	4620      	mov	r0, r4
 8109b86:	f001 fe31 	bl	810b7ec <_Bfree>
 8109b8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109b8c:	9318      	str	r3, [sp, #96]	; 0x60
 8109b8e:	f1b8 0f00 	cmp.w	r8, #0
 8109b92:	f300 808c 	bgt.w	8109cae <_strtod_l+0x87e>
 8109b96:	9b06      	ldr	r3, [sp, #24]
 8109b98:	2b00      	cmp	r3, #0
 8109b9a:	dd08      	ble.n	8109bae <_strtod_l+0x77e>
 8109b9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8109b9e:	9905      	ldr	r1, [sp, #20]
 8109ba0:	4620      	mov	r0, r4
 8109ba2:	f001 ffe5 	bl	810bb70 <__pow5mult>
 8109ba6:	9005      	str	r0, [sp, #20]
 8109ba8:	2800      	cmp	r0, #0
 8109baa:	f43f ae89 	beq.w	81098c0 <_strtod_l+0x490>
 8109bae:	2f00      	cmp	r7, #0
 8109bb0:	dd08      	ble.n	8109bc4 <_strtod_l+0x794>
 8109bb2:	9905      	ldr	r1, [sp, #20]
 8109bb4:	463a      	mov	r2, r7
 8109bb6:	4620      	mov	r0, r4
 8109bb8:	f002 f834 	bl	810bc24 <__lshift>
 8109bbc:	9005      	str	r0, [sp, #20]
 8109bbe:	2800      	cmp	r0, #0
 8109bc0:	f43f ae7e 	beq.w	81098c0 <_strtod_l+0x490>
 8109bc4:	f1b9 0f00 	cmp.w	r9, #0
 8109bc8:	dd08      	ble.n	8109bdc <_strtod_l+0x7ac>
 8109bca:	4631      	mov	r1, r6
 8109bcc:	464a      	mov	r2, r9
 8109bce:	4620      	mov	r0, r4
 8109bd0:	f002 f828 	bl	810bc24 <__lshift>
 8109bd4:	4606      	mov	r6, r0
 8109bd6:	2800      	cmp	r0, #0
 8109bd8:	f43f ae72 	beq.w	81098c0 <_strtod_l+0x490>
 8109bdc:	9a05      	ldr	r2, [sp, #20]
 8109bde:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109be0:	4620      	mov	r0, r4
 8109be2:	f002 f8ab 	bl	810bd3c <__mdiff>
 8109be6:	4605      	mov	r5, r0
 8109be8:	2800      	cmp	r0, #0
 8109bea:	f43f ae69 	beq.w	81098c0 <_strtod_l+0x490>
 8109bee:	68c3      	ldr	r3, [r0, #12]
 8109bf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8109bf2:	2300      	movs	r3, #0
 8109bf4:	60c3      	str	r3, [r0, #12]
 8109bf6:	4631      	mov	r1, r6
 8109bf8:	f002 f884 	bl	810bd04 <__mcmp>
 8109bfc:	2800      	cmp	r0, #0
 8109bfe:	da60      	bge.n	8109cc2 <_strtod_l+0x892>
 8109c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109c02:	ea53 030a 	orrs.w	r3, r3, sl
 8109c06:	f040 8082 	bne.w	8109d0e <_strtod_l+0x8de>
 8109c0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109c0e:	2b00      	cmp	r3, #0
 8109c10:	d17d      	bne.n	8109d0e <_strtod_l+0x8de>
 8109c12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109c16:	0d1b      	lsrs	r3, r3, #20
 8109c18:	051b      	lsls	r3, r3, #20
 8109c1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8109c1e:	d976      	bls.n	8109d0e <_strtod_l+0x8de>
 8109c20:	696b      	ldr	r3, [r5, #20]
 8109c22:	b913      	cbnz	r3, 8109c2a <_strtod_l+0x7fa>
 8109c24:	692b      	ldr	r3, [r5, #16]
 8109c26:	2b01      	cmp	r3, #1
 8109c28:	dd71      	ble.n	8109d0e <_strtod_l+0x8de>
 8109c2a:	4629      	mov	r1, r5
 8109c2c:	2201      	movs	r2, #1
 8109c2e:	4620      	mov	r0, r4
 8109c30:	f001 fff8 	bl	810bc24 <__lshift>
 8109c34:	4631      	mov	r1, r6
 8109c36:	4605      	mov	r5, r0
 8109c38:	f002 f864 	bl	810bd04 <__mcmp>
 8109c3c:	2800      	cmp	r0, #0
 8109c3e:	dd66      	ble.n	8109d0e <_strtod_l+0x8de>
 8109c40:	9904      	ldr	r1, [sp, #16]
 8109c42:	4a53      	ldr	r2, [pc, #332]	; (8109d90 <_strtod_l+0x960>)
 8109c44:	465b      	mov	r3, fp
 8109c46:	2900      	cmp	r1, #0
 8109c48:	f000 8081 	beq.w	8109d4e <_strtod_l+0x91e>
 8109c4c:	ea02 010b 	and.w	r1, r2, fp
 8109c50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8109c54:	dc7b      	bgt.n	8109d4e <_strtod_l+0x91e>
 8109c56:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8109c5a:	f77f aea9 	ble.w	81099b0 <_strtod_l+0x580>
 8109c5e:	4b4d      	ldr	r3, [pc, #308]	; (8109d94 <_strtod_l+0x964>)
 8109c60:	4650      	mov	r0, sl
 8109c62:	4659      	mov	r1, fp
 8109c64:	2200      	movs	r2, #0
 8109c66:	f7f6 fd4f 	bl	8100708 <__aeabi_dmul>
 8109c6a:	460b      	mov	r3, r1
 8109c6c:	4303      	orrs	r3, r0
 8109c6e:	bf08      	it	eq
 8109c70:	2322      	moveq	r3, #34	; 0x22
 8109c72:	4682      	mov	sl, r0
 8109c74:	468b      	mov	fp, r1
 8109c76:	bf08      	it	eq
 8109c78:	6023      	streq	r3, [r4, #0]
 8109c7a:	e62b      	b.n	81098d4 <_strtod_l+0x4a4>
 8109c7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8109c80:	fa02 f303 	lsl.w	r3, r2, r3
 8109c84:	ea03 0a0a 	and.w	sl, r3, sl
 8109c88:	e6e3      	b.n	8109a52 <_strtod_l+0x622>
 8109c8a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8109c8e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8109c92:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8109c96:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8109c9a:	fa01 f308 	lsl.w	r3, r1, r8
 8109c9e:	9308      	str	r3, [sp, #32]
 8109ca0:	910d      	str	r1, [sp, #52]	; 0x34
 8109ca2:	e746      	b.n	8109b32 <_strtod_l+0x702>
 8109ca4:	2300      	movs	r3, #0
 8109ca6:	9308      	str	r3, [sp, #32]
 8109ca8:	2301      	movs	r3, #1
 8109caa:	930d      	str	r3, [sp, #52]	; 0x34
 8109cac:	e741      	b.n	8109b32 <_strtod_l+0x702>
 8109cae:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109cb0:	4642      	mov	r2, r8
 8109cb2:	4620      	mov	r0, r4
 8109cb4:	f001 ffb6 	bl	810bc24 <__lshift>
 8109cb8:	9018      	str	r0, [sp, #96]	; 0x60
 8109cba:	2800      	cmp	r0, #0
 8109cbc:	f47f af6b 	bne.w	8109b96 <_strtod_l+0x766>
 8109cc0:	e5fe      	b.n	81098c0 <_strtod_l+0x490>
 8109cc2:	465f      	mov	r7, fp
 8109cc4:	d16e      	bne.n	8109da4 <_strtod_l+0x974>
 8109cc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109cc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109ccc:	b342      	cbz	r2, 8109d20 <_strtod_l+0x8f0>
 8109cce:	4a32      	ldr	r2, [pc, #200]	; (8109d98 <_strtod_l+0x968>)
 8109cd0:	4293      	cmp	r3, r2
 8109cd2:	d128      	bne.n	8109d26 <_strtod_l+0x8f6>
 8109cd4:	9b04      	ldr	r3, [sp, #16]
 8109cd6:	4651      	mov	r1, sl
 8109cd8:	b1eb      	cbz	r3, 8109d16 <_strtod_l+0x8e6>
 8109cda:	4b2d      	ldr	r3, [pc, #180]	; (8109d90 <_strtod_l+0x960>)
 8109cdc:	403b      	ands	r3, r7
 8109cde:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109ce2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8109ce6:	d819      	bhi.n	8109d1c <_strtod_l+0x8ec>
 8109ce8:	0d1b      	lsrs	r3, r3, #20
 8109cea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8109cee:	fa02 f303 	lsl.w	r3, r2, r3
 8109cf2:	4299      	cmp	r1, r3
 8109cf4:	d117      	bne.n	8109d26 <_strtod_l+0x8f6>
 8109cf6:	4b29      	ldr	r3, [pc, #164]	; (8109d9c <_strtod_l+0x96c>)
 8109cf8:	429f      	cmp	r7, r3
 8109cfa:	d102      	bne.n	8109d02 <_strtod_l+0x8d2>
 8109cfc:	3101      	adds	r1, #1
 8109cfe:	f43f addf 	beq.w	81098c0 <_strtod_l+0x490>
 8109d02:	4b23      	ldr	r3, [pc, #140]	; (8109d90 <_strtod_l+0x960>)
 8109d04:	403b      	ands	r3, r7
 8109d06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8109d0a:	f04f 0a00 	mov.w	sl, #0
 8109d0e:	9b04      	ldr	r3, [sp, #16]
 8109d10:	2b00      	cmp	r3, #0
 8109d12:	d1a4      	bne.n	8109c5e <_strtod_l+0x82e>
 8109d14:	e5de      	b.n	81098d4 <_strtod_l+0x4a4>
 8109d16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8109d1a:	e7ea      	b.n	8109cf2 <_strtod_l+0x8c2>
 8109d1c:	4613      	mov	r3, r2
 8109d1e:	e7e8      	b.n	8109cf2 <_strtod_l+0x8c2>
 8109d20:	ea53 030a 	orrs.w	r3, r3, sl
 8109d24:	d08c      	beq.n	8109c40 <_strtod_l+0x810>
 8109d26:	9b08      	ldr	r3, [sp, #32]
 8109d28:	b1db      	cbz	r3, 8109d62 <_strtod_l+0x932>
 8109d2a:	423b      	tst	r3, r7
 8109d2c:	d0ef      	beq.n	8109d0e <_strtod_l+0x8de>
 8109d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109d30:	9a04      	ldr	r2, [sp, #16]
 8109d32:	4650      	mov	r0, sl
 8109d34:	4659      	mov	r1, fp
 8109d36:	b1c3      	cbz	r3, 8109d6a <_strtod_l+0x93a>
 8109d38:	f7ff fb5e 	bl	81093f8 <sulp>
 8109d3c:	4602      	mov	r2, r0
 8109d3e:	460b      	mov	r3, r1
 8109d40:	ec51 0b18 	vmov	r0, r1, d8
 8109d44:	f7f6 fb2a 	bl	810039c <__adddf3>
 8109d48:	4682      	mov	sl, r0
 8109d4a:	468b      	mov	fp, r1
 8109d4c:	e7df      	b.n	8109d0e <_strtod_l+0x8de>
 8109d4e:	4013      	ands	r3, r2
 8109d50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8109d54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8109d58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8109d5c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8109d60:	e7d5      	b.n	8109d0e <_strtod_l+0x8de>
 8109d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109d64:	ea13 0f0a 	tst.w	r3, sl
 8109d68:	e7e0      	b.n	8109d2c <_strtod_l+0x8fc>
 8109d6a:	f7ff fb45 	bl	81093f8 <sulp>
 8109d6e:	4602      	mov	r2, r0
 8109d70:	460b      	mov	r3, r1
 8109d72:	ec51 0b18 	vmov	r0, r1, d8
 8109d76:	f7f6 fb0f 	bl	8100398 <__aeabi_dsub>
 8109d7a:	2200      	movs	r2, #0
 8109d7c:	2300      	movs	r3, #0
 8109d7e:	4682      	mov	sl, r0
 8109d80:	468b      	mov	fp, r1
 8109d82:	f7f6 ff29 	bl	8100bd8 <__aeabi_dcmpeq>
 8109d86:	2800      	cmp	r0, #0
 8109d88:	d0c1      	beq.n	8109d0e <_strtod_l+0x8de>
 8109d8a:	e611      	b.n	81099b0 <_strtod_l+0x580>
 8109d8c:	fffffc02 	.word	0xfffffc02
 8109d90:	7ff00000 	.word	0x7ff00000
 8109d94:	39500000 	.word	0x39500000
 8109d98:	000fffff 	.word	0x000fffff
 8109d9c:	7fefffff 	.word	0x7fefffff
 8109da0:	0810d058 	.word	0x0810d058
 8109da4:	4631      	mov	r1, r6
 8109da6:	4628      	mov	r0, r5
 8109da8:	f002 f92a 	bl	810c000 <__ratio>
 8109dac:	ec59 8b10 	vmov	r8, r9, d0
 8109db0:	ee10 0a10 	vmov	r0, s0
 8109db4:	2200      	movs	r2, #0
 8109db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8109dba:	4649      	mov	r1, r9
 8109dbc:	f7f6 ff20 	bl	8100c00 <__aeabi_dcmple>
 8109dc0:	2800      	cmp	r0, #0
 8109dc2:	d07a      	beq.n	8109eba <_strtod_l+0xa8a>
 8109dc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109dc6:	2b00      	cmp	r3, #0
 8109dc8:	d04a      	beq.n	8109e60 <_strtod_l+0xa30>
 8109dca:	4b95      	ldr	r3, [pc, #596]	; (810a020 <_strtod_l+0xbf0>)
 8109dcc:	2200      	movs	r2, #0
 8109dce:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109dd2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 810a020 <_strtod_l+0xbf0>
 8109dd6:	f04f 0800 	mov.w	r8, #0
 8109dda:	4b92      	ldr	r3, [pc, #584]	; (810a024 <_strtod_l+0xbf4>)
 8109ddc:	403b      	ands	r3, r7
 8109dde:	930d      	str	r3, [sp, #52]	; 0x34
 8109de0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109de2:	4b91      	ldr	r3, [pc, #580]	; (810a028 <_strtod_l+0xbf8>)
 8109de4:	429a      	cmp	r2, r3
 8109de6:	f040 80b0 	bne.w	8109f4a <_strtod_l+0xb1a>
 8109dea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109dee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8109df2:	ec4b ab10 	vmov	d0, sl, fp
 8109df6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109dfa:	f002 f829 	bl	810be50 <__ulp>
 8109dfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109e02:	ec53 2b10 	vmov	r2, r3, d0
 8109e06:	f7f6 fc7f 	bl	8100708 <__aeabi_dmul>
 8109e0a:	4652      	mov	r2, sl
 8109e0c:	465b      	mov	r3, fp
 8109e0e:	f7f6 fac5 	bl	810039c <__adddf3>
 8109e12:	460b      	mov	r3, r1
 8109e14:	4983      	ldr	r1, [pc, #524]	; (810a024 <_strtod_l+0xbf4>)
 8109e16:	4a85      	ldr	r2, [pc, #532]	; (810a02c <_strtod_l+0xbfc>)
 8109e18:	4019      	ands	r1, r3
 8109e1a:	4291      	cmp	r1, r2
 8109e1c:	4682      	mov	sl, r0
 8109e1e:	d960      	bls.n	8109ee2 <_strtod_l+0xab2>
 8109e20:	ee18 3a90 	vmov	r3, s17
 8109e24:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8109e28:	4293      	cmp	r3, r2
 8109e2a:	d104      	bne.n	8109e36 <_strtod_l+0xa06>
 8109e2c:	ee18 3a10 	vmov	r3, s16
 8109e30:	3301      	adds	r3, #1
 8109e32:	f43f ad45 	beq.w	81098c0 <_strtod_l+0x490>
 8109e36:	f8df b200 	ldr.w	fp, [pc, #512]	; 810a038 <_strtod_l+0xc08>
 8109e3a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8109e3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8109e40:	4620      	mov	r0, r4
 8109e42:	f001 fcd3 	bl	810b7ec <_Bfree>
 8109e46:	9905      	ldr	r1, [sp, #20]
 8109e48:	4620      	mov	r0, r4
 8109e4a:	f001 fccf 	bl	810b7ec <_Bfree>
 8109e4e:	4631      	mov	r1, r6
 8109e50:	4620      	mov	r0, r4
 8109e52:	f001 fccb 	bl	810b7ec <_Bfree>
 8109e56:	4629      	mov	r1, r5
 8109e58:	4620      	mov	r0, r4
 8109e5a:	f001 fcc7 	bl	810b7ec <_Bfree>
 8109e5e:	e61a      	b.n	8109a96 <_strtod_l+0x666>
 8109e60:	f1ba 0f00 	cmp.w	sl, #0
 8109e64:	d11b      	bne.n	8109e9e <_strtod_l+0xa6e>
 8109e66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109e6a:	b9f3      	cbnz	r3, 8109eaa <_strtod_l+0xa7a>
 8109e6c:	4b6c      	ldr	r3, [pc, #432]	; (810a020 <_strtod_l+0xbf0>)
 8109e6e:	2200      	movs	r2, #0
 8109e70:	4640      	mov	r0, r8
 8109e72:	4649      	mov	r1, r9
 8109e74:	f7f6 feba 	bl	8100bec <__aeabi_dcmplt>
 8109e78:	b9d0      	cbnz	r0, 8109eb0 <_strtod_l+0xa80>
 8109e7a:	4640      	mov	r0, r8
 8109e7c:	4649      	mov	r1, r9
 8109e7e:	4b6c      	ldr	r3, [pc, #432]	; (810a030 <_strtod_l+0xc00>)
 8109e80:	2200      	movs	r2, #0
 8109e82:	f7f6 fc41 	bl	8100708 <__aeabi_dmul>
 8109e86:	4680      	mov	r8, r0
 8109e88:	4689      	mov	r9, r1
 8109e8a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8109e8e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8109e92:	9315      	str	r3, [sp, #84]	; 0x54
 8109e94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8109e98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109e9c:	e79d      	b.n	8109dda <_strtod_l+0x9aa>
 8109e9e:	f1ba 0f01 	cmp.w	sl, #1
 8109ea2:	d102      	bne.n	8109eaa <_strtod_l+0xa7a>
 8109ea4:	2f00      	cmp	r7, #0
 8109ea6:	f43f ad83 	beq.w	81099b0 <_strtod_l+0x580>
 8109eaa:	4b62      	ldr	r3, [pc, #392]	; (810a034 <_strtod_l+0xc04>)
 8109eac:	2200      	movs	r2, #0
 8109eae:	e78e      	b.n	8109dce <_strtod_l+0x99e>
 8109eb0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 810a030 <_strtod_l+0xc00>
 8109eb4:	f04f 0800 	mov.w	r8, #0
 8109eb8:	e7e7      	b.n	8109e8a <_strtod_l+0xa5a>
 8109eba:	4b5d      	ldr	r3, [pc, #372]	; (810a030 <_strtod_l+0xc00>)
 8109ebc:	4640      	mov	r0, r8
 8109ebe:	4649      	mov	r1, r9
 8109ec0:	2200      	movs	r2, #0
 8109ec2:	f7f6 fc21 	bl	8100708 <__aeabi_dmul>
 8109ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109ec8:	4680      	mov	r8, r0
 8109eca:	4689      	mov	r9, r1
 8109ecc:	b933      	cbnz	r3, 8109edc <_strtod_l+0xaac>
 8109ece:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109ed2:	900e      	str	r0, [sp, #56]	; 0x38
 8109ed4:	930f      	str	r3, [sp, #60]	; 0x3c
 8109ed6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8109eda:	e7dd      	b.n	8109e98 <_strtod_l+0xa68>
 8109edc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8109ee0:	e7f9      	b.n	8109ed6 <_strtod_l+0xaa6>
 8109ee2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8109ee6:	9b04      	ldr	r3, [sp, #16]
 8109ee8:	2b00      	cmp	r3, #0
 8109eea:	d1a8      	bne.n	8109e3e <_strtod_l+0xa0e>
 8109eec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8109ef0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109ef2:	0d1b      	lsrs	r3, r3, #20
 8109ef4:	051b      	lsls	r3, r3, #20
 8109ef6:	429a      	cmp	r2, r3
 8109ef8:	d1a1      	bne.n	8109e3e <_strtod_l+0xa0e>
 8109efa:	4640      	mov	r0, r8
 8109efc:	4649      	mov	r1, r9
 8109efe:	f7f6 ff63 	bl	8100dc8 <__aeabi_d2lz>
 8109f02:	f7f6 fbd3 	bl	81006ac <__aeabi_l2d>
 8109f06:	4602      	mov	r2, r0
 8109f08:	460b      	mov	r3, r1
 8109f0a:	4640      	mov	r0, r8
 8109f0c:	4649      	mov	r1, r9
 8109f0e:	f7f6 fa43 	bl	8100398 <__aeabi_dsub>
 8109f12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8109f14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8109f18:	ea43 030a 	orr.w	r3, r3, sl
 8109f1c:	4313      	orrs	r3, r2
 8109f1e:	4680      	mov	r8, r0
 8109f20:	4689      	mov	r9, r1
 8109f22:	d055      	beq.n	8109fd0 <_strtod_l+0xba0>
 8109f24:	a336      	add	r3, pc, #216	; (adr r3, 810a000 <_strtod_l+0xbd0>)
 8109f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f2a:	f7f6 fe5f 	bl	8100bec <__aeabi_dcmplt>
 8109f2e:	2800      	cmp	r0, #0
 8109f30:	f47f acd0 	bne.w	81098d4 <_strtod_l+0x4a4>
 8109f34:	a334      	add	r3, pc, #208	; (adr r3, 810a008 <_strtod_l+0xbd8>)
 8109f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f3a:	4640      	mov	r0, r8
 8109f3c:	4649      	mov	r1, r9
 8109f3e:	f7f6 fe73 	bl	8100c28 <__aeabi_dcmpgt>
 8109f42:	2800      	cmp	r0, #0
 8109f44:	f43f af7b 	beq.w	8109e3e <_strtod_l+0xa0e>
 8109f48:	e4c4      	b.n	81098d4 <_strtod_l+0x4a4>
 8109f4a:	9b04      	ldr	r3, [sp, #16]
 8109f4c:	b333      	cbz	r3, 8109f9c <_strtod_l+0xb6c>
 8109f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8109f50:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8109f54:	d822      	bhi.n	8109f9c <_strtod_l+0xb6c>
 8109f56:	a32e      	add	r3, pc, #184	; (adr r3, 810a010 <_strtod_l+0xbe0>)
 8109f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109f5c:	4640      	mov	r0, r8
 8109f5e:	4649      	mov	r1, r9
 8109f60:	f7f6 fe4e 	bl	8100c00 <__aeabi_dcmple>
 8109f64:	b1a0      	cbz	r0, 8109f90 <_strtod_l+0xb60>
 8109f66:	4649      	mov	r1, r9
 8109f68:	4640      	mov	r0, r8
 8109f6a:	f7f6 fea5 	bl	8100cb8 <__aeabi_d2uiz>
 8109f6e:	2801      	cmp	r0, #1
 8109f70:	bf38      	it	cc
 8109f72:	2001      	movcc	r0, #1
 8109f74:	f7f6 fb4e 	bl	8100614 <__aeabi_ui2d>
 8109f78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8109f7a:	4680      	mov	r8, r0
 8109f7c:	4689      	mov	r9, r1
 8109f7e:	bb23      	cbnz	r3, 8109fca <_strtod_l+0xb9a>
 8109f80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8109f84:	9010      	str	r0, [sp, #64]	; 0x40
 8109f86:	9311      	str	r3, [sp, #68]	; 0x44
 8109f88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8109f8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8109f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8109f92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8109f94:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8109f98:	1a9b      	subs	r3, r3, r2
 8109f9a:	9309      	str	r3, [sp, #36]	; 0x24
 8109f9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109fa0:	eeb0 0a48 	vmov.f32	s0, s16
 8109fa4:	eef0 0a68 	vmov.f32	s1, s17
 8109fa8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8109fac:	f001 ff50 	bl	810be50 <__ulp>
 8109fb0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8109fb4:	ec53 2b10 	vmov	r2, r3, d0
 8109fb8:	f7f6 fba6 	bl	8100708 <__aeabi_dmul>
 8109fbc:	ec53 2b18 	vmov	r2, r3, d8
 8109fc0:	f7f6 f9ec 	bl	810039c <__adddf3>
 8109fc4:	4682      	mov	sl, r0
 8109fc6:	468b      	mov	fp, r1
 8109fc8:	e78d      	b.n	8109ee6 <_strtod_l+0xab6>
 8109fca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8109fce:	e7db      	b.n	8109f88 <_strtod_l+0xb58>
 8109fd0:	a311      	add	r3, pc, #68	; (adr r3, 810a018 <_strtod_l+0xbe8>)
 8109fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8109fd6:	f7f6 fe09 	bl	8100bec <__aeabi_dcmplt>
 8109fda:	e7b2      	b.n	8109f42 <_strtod_l+0xb12>
 8109fdc:	2300      	movs	r3, #0
 8109fde:	930a      	str	r3, [sp, #40]	; 0x28
 8109fe0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8109fe2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8109fe4:	6013      	str	r3, [r2, #0]
 8109fe6:	f7ff ba6b 	b.w	81094c0 <_strtod_l+0x90>
 8109fea:	2a65      	cmp	r2, #101	; 0x65
 8109fec:	f43f ab5f 	beq.w	81096ae <_strtod_l+0x27e>
 8109ff0:	2a45      	cmp	r2, #69	; 0x45
 8109ff2:	f43f ab5c 	beq.w	81096ae <_strtod_l+0x27e>
 8109ff6:	2301      	movs	r3, #1
 8109ff8:	f7ff bb94 	b.w	8109724 <_strtod_l+0x2f4>
 8109ffc:	f3af 8000 	nop.w
 810a000:	94a03595 	.word	0x94a03595
 810a004:	3fdfffff 	.word	0x3fdfffff
 810a008:	35afe535 	.word	0x35afe535
 810a00c:	3fe00000 	.word	0x3fe00000
 810a010:	ffc00000 	.word	0xffc00000
 810a014:	41dfffff 	.word	0x41dfffff
 810a018:	94a03595 	.word	0x94a03595
 810a01c:	3fcfffff 	.word	0x3fcfffff
 810a020:	3ff00000 	.word	0x3ff00000
 810a024:	7ff00000 	.word	0x7ff00000
 810a028:	7fe00000 	.word	0x7fe00000
 810a02c:	7c9fffff 	.word	0x7c9fffff
 810a030:	3fe00000 	.word	0x3fe00000
 810a034:	bff00000 	.word	0xbff00000
 810a038:	7fefffff 	.word	0x7fefffff

0810a03c <_strtod_r>:
 810a03c:	4b01      	ldr	r3, [pc, #4]	; (810a044 <_strtod_r+0x8>)
 810a03e:	f7ff b9f7 	b.w	8109430 <_strtod_l>
 810a042:	bf00      	nop
 810a044:	10000078 	.word	0x10000078

0810a048 <_strtol_l.constprop.0>:
 810a048:	2b01      	cmp	r3, #1
 810a04a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810a04e:	d001      	beq.n	810a054 <_strtol_l.constprop.0+0xc>
 810a050:	2b24      	cmp	r3, #36	; 0x24
 810a052:	d906      	bls.n	810a062 <_strtol_l.constprop.0+0x1a>
 810a054:	f7fe fae6 	bl	8108624 <__errno>
 810a058:	2316      	movs	r3, #22
 810a05a:	6003      	str	r3, [r0, #0]
 810a05c:	2000      	movs	r0, #0
 810a05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810a062:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 810a148 <_strtol_l.constprop.0+0x100>
 810a066:	460d      	mov	r5, r1
 810a068:	462e      	mov	r6, r5
 810a06a:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a06e:	f814 700c 	ldrb.w	r7, [r4, ip]
 810a072:	f017 0708 	ands.w	r7, r7, #8
 810a076:	d1f7      	bne.n	810a068 <_strtol_l.constprop.0+0x20>
 810a078:	2c2d      	cmp	r4, #45	; 0x2d
 810a07a:	d132      	bne.n	810a0e2 <_strtol_l.constprop.0+0x9a>
 810a07c:	782c      	ldrb	r4, [r5, #0]
 810a07e:	2701      	movs	r7, #1
 810a080:	1cb5      	adds	r5, r6, #2
 810a082:	2b00      	cmp	r3, #0
 810a084:	d05b      	beq.n	810a13e <_strtol_l.constprop.0+0xf6>
 810a086:	2b10      	cmp	r3, #16
 810a088:	d109      	bne.n	810a09e <_strtol_l.constprop.0+0x56>
 810a08a:	2c30      	cmp	r4, #48	; 0x30
 810a08c:	d107      	bne.n	810a09e <_strtol_l.constprop.0+0x56>
 810a08e:	782c      	ldrb	r4, [r5, #0]
 810a090:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 810a094:	2c58      	cmp	r4, #88	; 0x58
 810a096:	d14d      	bne.n	810a134 <_strtol_l.constprop.0+0xec>
 810a098:	786c      	ldrb	r4, [r5, #1]
 810a09a:	2310      	movs	r3, #16
 810a09c:	3502      	adds	r5, #2
 810a09e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 810a0a2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 810a0a6:	f04f 0c00 	mov.w	ip, #0
 810a0aa:	fbb8 f9f3 	udiv	r9, r8, r3
 810a0ae:	4666      	mov	r6, ip
 810a0b0:	fb03 8a19 	mls	sl, r3, r9, r8
 810a0b4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 810a0b8:	f1be 0f09 	cmp.w	lr, #9
 810a0bc:	d816      	bhi.n	810a0ec <_strtol_l.constprop.0+0xa4>
 810a0be:	4674      	mov	r4, lr
 810a0c0:	42a3      	cmp	r3, r4
 810a0c2:	dd24      	ble.n	810a10e <_strtol_l.constprop.0+0xc6>
 810a0c4:	f1bc 0f00 	cmp.w	ip, #0
 810a0c8:	db1e      	blt.n	810a108 <_strtol_l.constprop.0+0xc0>
 810a0ca:	45b1      	cmp	r9, r6
 810a0cc:	d31c      	bcc.n	810a108 <_strtol_l.constprop.0+0xc0>
 810a0ce:	d101      	bne.n	810a0d4 <_strtol_l.constprop.0+0x8c>
 810a0d0:	45a2      	cmp	sl, r4
 810a0d2:	db19      	blt.n	810a108 <_strtol_l.constprop.0+0xc0>
 810a0d4:	fb06 4603 	mla	r6, r6, r3, r4
 810a0d8:	f04f 0c01 	mov.w	ip, #1
 810a0dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 810a0e0:	e7e8      	b.n	810a0b4 <_strtol_l.constprop.0+0x6c>
 810a0e2:	2c2b      	cmp	r4, #43	; 0x2b
 810a0e4:	bf04      	itt	eq
 810a0e6:	782c      	ldrbeq	r4, [r5, #0]
 810a0e8:	1cb5      	addeq	r5, r6, #2
 810a0ea:	e7ca      	b.n	810a082 <_strtol_l.constprop.0+0x3a>
 810a0ec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 810a0f0:	f1be 0f19 	cmp.w	lr, #25
 810a0f4:	d801      	bhi.n	810a0fa <_strtol_l.constprop.0+0xb2>
 810a0f6:	3c37      	subs	r4, #55	; 0x37
 810a0f8:	e7e2      	b.n	810a0c0 <_strtol_l.constprop.0+0x78>
 810a0fa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 810a0fe:	f1be 0f19 	cmp.w	lr, #25
 810a102:	d804      	bhi.n	810a10e <_strtol_l.constprop.0+0xc6>
 810a104:	3c57      	subs	r4, #87	; 0x57
 810a106:	e7db      	b.n	810a0c0 <_strtol_l.constprop.0+0x78>
 810a108:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 810a10c:	e7e6      	b.n	810a0dc <_strtol_l.constprop.0+0x94>
 810a10e:	f1bc 0f00 	cmp.w	ip, #0
 810a112:	da05      	bge.n	810a120 <_strtol_l.constprop.0+0xd8>
 810a114:	2322      	movs	r3, #34	; 0x22
 810a116:	6003      	str	r3, [r0, #0]
 810a118:	4646      	mov	r6, r8
 810a11a:	b942      	cbnz	r2, 810a12e <_strtol_l.constprop.0+0xe6>
 810a11c:	4630      	mov	r0, r6
 810a11e:	e79e      	b.n	810a05e <_strtol_l.constprop.0+0x16>
 810a120:	b107      	cbz	r7, 810a124 <_strtol_l.constprop.0+0xdc>
 810a122:	4276      	negs	r6, r6
 810a124:	2a00      	cmp	r2, #0
 810a126:	d0f9      	beq.n	810a11c <_strtol_l.constprop.0+0xd4>
 810a128:	f1bc 0f00 	cmp.w	ip, #0
 810a12c:	d000      	beq.n	810a130 <_strtol_l.constprop.0+0xe8>
 810a12e:	1e69      	subs	r1, r5, #1
 810a130:	6011      	str	r1, [r2, #0]
 810a132:	e7f3      	b.n	810a11c <_strtol_l.constprop.0+0xd4>
 810a134:	2430      	movs	r4, #48	; 0x30
 810a136:	2b00      	cmp	r3, #0
 810a138:	d1b1      	bne.n	810a09e <_strtol_l.constprop.0+0x56>
 810a13a:	2308      	movs	r3, #8
 810a13c:	e7af      	b.n	810a09e <_strtol_l.constprop.0+0x56>
 810a13e:	2c30      	cmp	r4, #48	; 0x30
 810a140:	d0a5      	beq.n	810a08e <_strtol_l.constprop.0+0x46>
 810a142:	230a      	movs	r3, #10
 810a144:	e7ab      	b.n	810a09e <_strtol_l.constprop.0+0x56>
 810a146:	bf00      	nop
 810a148:	0810d081 	.word	0x0810d081

0810a14c <_strtol_r>:
 810a14c:	f7ff bf7c 	b.w	810a048 <_strtol_l.constprop.0>

0810a150 <quorem>:
 810a150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a154:	6903      	ldr	r3, [r0, #16]
 810a156:	690c      	ldr	r4, [r1, #16]
 810a158:	42a3      	cmp	r3, r4
 810a15a:	4607      	mov	r7, r0
 810a15c:	f2c0 8081 	blt.w	810a262 <quorem+0x112>
 810a160:	3c01      	subs	r4, #1
 810a162:	f101 0814 	add.w	r8, r1, #20
 810a166:	f100 0514 	add.w	r5, r0, #20
 810a16a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a16e:	9301      	str	r3, [sp, #4]
 810a170:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 810a174:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a178:	3301      	adds	r3, #1
 810a17a:	429a      	cmp	r2, r3
 810a17c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 810a180:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 810a184:	fbb2 f6f3 	udiv	r6, r2, r3
 810a188:	d331      	bcc.n	810a1ee <quorem+0x9e>
 810a18a:	f04f 0e00 	mov.w	lr, #0
 810a18e:	4640      	mov	r0, r8
 810a190:	46ac      	mov	ip, r5
 810a192:	46f2      	mov	sl, lr
 810a194:	f850 2b04 	ldr.w	r2, [r0], #4
 810a198:	b293      	uxth	r3, r2
 810a19a:	fb06 e303 	mla	r3, r6, r3, lr
 810a19e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 810a1a2:	b29b      	uxth	r3, r3
 810a1a4:	ebaa 0303 	sub.w	r3, sl, r3
 810a1a8:	f8dc a000 	ldr.w	sl, [ip]
 810a1ac:	0c12      	lsrs	r2, r2, #16
 810a1ae:	fa13 f38a 	uxtah	r3, r3, sl
 810a1b2:	fb06 e202 	mla	r2, r6, r2, lr
 810a1b6:	9300      	str	r3, [sp, #0]
 810a1b8:	9b00      	ldr	r3, [sp, #0]
 810a1ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 810a1be:	b292      	uxth	r2, r2
 810a1c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 810a1c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a1c8:	f8bd 3000 	ldrh.w	r3, [sp]
 810a1cc:	4581      	cmp	r9, r0
 810a1ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a1d2:	f84c 3b04 	str.w	r3, [ip], #4
 810a1d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 810a1da:	d2db      	bcs.n	810a194 <quorem+0x44>
 810a1dc:	f855 300b 	ldr.w	r3, [r5, fp]
 810a1e0:	b92b      	cbnz	r3, 810a1ee <quorem+0x9e>
 810a1e2:	9b01      	ldr	r3, [sp, #4]
 810a1e4:	3b04      	subs	r3, #4
 810a1e6:	429d      	cmp	r5, r3
 810a1e8:	461a      	mov	r2, r3
 810a1ea:	d32e      	bcc.n	810a24a <quorem+0xfa>
 810a1ec:	613c      	str	r4, [r7, #16]
 810a1ee:	4638      	mov	r0, r7
 810a1f0:	f001 fd88 	bl	810bd04 <__mcmp>
 810a1f4:	2800      	cmp	r0, #0
 810a1f6:	db24      	blt.n	810a242 <quorem+0xf2>
 810a1f8:	3601      	adds	r6, #1
 810a1fa:	4628      	mov	r0, r5
 810a1fc:	f04f 0c00 	mov.w	ip, #0
 810a200:	f858 2b04 	ldr.w	r2, [r8], #4
 810a204:	f8d0 e000 	ldr.w	lr, [r0]
 810a208:	b293      	uxth	r3, r2
 810a20a:	ebac 0303 	sub.w	r3, ip, r3
 810a20e:	0c12      	lsrs	r2, r2, #16
 810a210:	fa13 f38e 	uxtah	r3, r3, lr
 810a214:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 810a218:	eb02 4223 	add.w	r2, r2, r3, asr #16
 810a21c:	b29b      	uxth	r3, r3
 810a21e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810a222:	45c1      	cmp	r9, r8
 810a224:	f840 3b04 	str.w	r3, [r0], #4
 810a228:	ea4f 4c22 	mov.w	ip, r2, asr #16
 810a22c:	d2e8      	bcs.n	810a200 <quorem+0xb0>
 810a22e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 810a232:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 810a236:	b922      	cbnz	r2, 810a242 <quorem+0xf2>
 810a238:	3b04      	subs	r3, #4
 810a23a:	429d      	cmp	r5, r3
 810a23c:	461a      	mov	r2, r3
 810a23e:	d30a      	bcc.n	810a256 <quorem+0x106>
 810a240:	613c      	str	r4, [r7, #16]
 810a242:	4630      	mov	r0, r6
 810a244:	b003      	add	sp, #12
 810a246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a24a:	6812      	ldr	r2, [r2, #0]
 810a24c:	3b04      	subs	r3, #4
 810a24e:	2a00      	cmp	r2, #0
 810a250:	d1cc      	bne.n	810a1ec <quorem+0x9c>
 810a252:	3c01      	subs	r4, #1
 810a254:	e7c7      	b.n	810a1e6 <quorem+0x96>
 810a256:	6812      	ldr	r2, [r2, #0]
 810a258:	3b04      	subs	r3, #4
 810a25a:	2a00      	cmp	r2, #0
 810a25c:	d1f0      	bne.n	810a240 <quorem+0xf0>
 810a25e:	3c01      	subs	r4, #1
 810a260:	e7eb      	b.n	810a23a <quorem+0xea>
 810a262:	2000      	movs	r0, #0
 810a264:	e7ee      	b.n	810a244 <quorem+0xf4>
	...

0810a268 <_dtoa_r>:
 810a268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810a26c:	ed2d 8b04 	vpush	{d8-d9}
 810a270:	ec57 6b10 	vmov	r6, r7, d0
 810a274:	b093      	sub	sp, #76	; 0x4c
 810a276:	6a45      	ldr	r5, [r0, #36]	; 0x24
 810a278:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 810a27c:	9106      	str	r1, [sp, #24]
 810a27e:	ee10 aa10 	vmov	sl, s0
 810a282:	4604      	mov	r4, r0
 810a284:	9209      	str	r2, [sp, #36]	; 0x24
 810a286:	930c      	str	r3, [sp, #48]	; 0x30
 810a288:	46bb      	mov	fp, r7
 810a28a:	b975      	cbnz	r5, 810a2aa <_dtoa_r+0x42>
 810a28c:	2010      	movs	r0, #16
 810a28e:	f001 fa45 	bl	810b71c <malloc>
 810a292:	4602      	mov	r2, r0
 810a294:	6260      	str	r0, [r4, #36]	; 0x24
 810a296:	b920      	cbnz	r0, 810a2a2 <_dtoa_r+0x3a>
 810a298:	4ba7      	ldr	r3, [pc, #668]	; (810a538 <_dtoa_r+0x2d0>)
 810a29a:	21ea      	movs	r1, #234	; 0xea
 810a29c:	48a7      	ldr	r0, [pc, #668]	; (810a53c <_dtoa_r+0x2d4>)
 810a29e:	f002 fc23 	bl	810cae8 <__assert_func>
 810a2a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 810a2a6:	6005      	str	r5, [r0, #0]
 810a2a8:	60c5      	str	r5, [r0, #12]
 810a2aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a2ac:	6819      	ldr	r1, [r3, #0]
 810a2ae:	b151      	cbz	r1, 810a2c6 <_dtoa_r+0x5e>
 810a2b0:	685a      	ldr	r2, [r3, #4]
 810a2b2:	604a      	str	r2, [r1, #4]
 810a2b4:	2301      	movs	r3, #1
 810a2b6:	4093      	lsls	r3, r2
 810a2b8:	608b      	str	r3, [r1, #8]
 810a2ba:	4620      	mov	r0, r4
 810a2bc:	f001 fa96 	bl	810b7ec <_Bfree>
 810a2c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a2c2:	2200      	movs	r2, #0
 810a2c4:	601a      	str	r2, [r3, #0]
 810a2c6:	1e3b      	subs	r3, r7, #0
 810a2c8:	bfaa      	itet	ge
 810a2ca:	2300      	movge	r3, #0
 810a2cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 810a2d0:	f8c8 3000 	strge.w	r3, [r8]
 810a2d4:	4b9a      	ldr	r3, [pc, #616]	; (810a540 <_dtoa_r+0x2d8>)
 810a2d6:	bfbc      	itt	lt
 810a2d8:	2201      	movlt	r2, #1
 810a2da:	f8c8 2000 	strlt.w	r2, [r8]
 810a2de:	ea33 030b 	bics.w	r3, r3, fp
 810a2e2:	d11b      	bne.n	810a31c <_dtoa_r+0xb4>
 810a2e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a2e6:	f242 730f 	movw	r3, #9999	; 0x270f
 810a2ea:	6013      	str	r3, [r2, #0]
 810a2ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810a2f0:	4333      	orrs	r3, r6
 810a2f2:	f000 8592 	beq.w	810ae1a <_dtoa_r+0xbb2>
 810a2f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a2f8:	b963      	cbnz	r3, 810a314 <_dtoa_r+0xac>
 810a2fa:	4b92      	ldr	r3, [pc, #584]	; (810a544 <_dtoa_r+0x2dc>)
 810a2fc:	e022      	b.n	810a344 <_dtoa_r+0xdc>
 810a2fe:	4b92      	ldr	r3, [pc, #584]	; (810a548 <_dtoa_r+0x2e0>)
 810a300:	9301      	str	r3, [sp, #4]
 810a302:	3308      	adds	r3, #8
 810a304:	9a21      	ldr	r2, [sp, #132]	; 0x84
 810a306:	6013      	str	r3, [r2, #0]
 810a308:	9801      	ldr	r0, [sp, #4]
 810a30a:	b013      	add	sp, #76	; 0x4c
 810a30c:	ecbd 8b04 	vpop	{d8-d9}
 810a310:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810a314:	4b8b      	ldr	r3, [pc, #556]	; (810a544 <_dtoa_r+0x2dc>)
 810a316:	9301      	str	r3, [sp, #4]
 810a318:	3303      	adds	r3, #3
 810a31a:	e7f3      	b.n	810a304 <_dtoa_r+0x9c>
 810a31c:	2200      	movs	r2, #0
 810a31e:	2300      	movs	r3, #0
 810a320:	4650      	mov	r0, sl
 810a322:	4659      	mov	r1, fp
 810a324:	f7f6 fc58 	bl	8100bd8 <__aeabi_dcmpeq>
 810a328:	ec4b ab19 	vmov	d9, sl, fp
 810a32c:	4680      	mov	r8, r0
 810a32e:	b158      	cbz	r0, 810a348 <_dtoa_r+0xe0>
 810a330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 810a332:	2301      	movs	r3, #1
 810a334:	6013      	str	r3, [r2, #0]
 810a336:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a338:	2b00      	cmp	r3, #0
 810a33a:	f000 856b 	beq.w	810ae14 <_dtoa_r+0xbac>
 810a33e:	4883      	ldr	r0, [pc, #524]	; (810a54c <_dtoa_r+0x2e4>)
 810a340:	6018      	str	r0, [r3, #0]
 810a342:	1e43      	subs	r3, r0, #1
 810a344:	9301      	str	r3, [sp, #4]
 810a346:	e7df      	b.n	810a308 <_dtoa_r+0xa0>
 810a348:	ec4b ab10 	vmov	d0, sl, fp
 810a34c:	aa10      	add	r2, sp, #64	; 0x40
 810a34e:	a911      	add	r1, sp, #68	; 0x44
 810a350:	4620      	mov	r0, r4
 810a352:	f001 fdf9 	bl	810bf48 <__d2b>
 810a356:	f3cb 550a 	ubfx	r5, fp, #20, #11
 810a35a:	ee08 0a10 	vmov	s16, r0
 810a35e:	2d00      	cmp	r5, #0
 810a360:	f000 8084 	beq.w	810a46c <_dtoa_r+0x204>
 810a364:	ee19 3a90 	vmov	r3, s19
 810a368:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810a36c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 810a370:	4656      	mov	r6, sl
 810a372:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 810a376:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 810a37a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 810a37e:	4b74      	ldr	r3, [pc, #464]	; (810a550 <_dtoa_r+0x2e8>)
 810a380:	2200      	movs	r2, #0
 810a382:	4630      	mov	r0, r6
 810a384:	4639      	mov	r1, r7
 810a386:	f7f6 f807 	bl	8100398 <__aeabi_dsub>
 810a38a:	a365      	add	r3, pc, #404	; (adr r3, 810a520 <_dtoa_r+0x2b8>)
 810a38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a390:	f7f6 f9ba 	bl	8100708 <__aeabi_dmul>
 810a394:	a364      	add	r3, pc, #400	; (adr r3, 810a528 <_dtoa_r+0x2c0>)
 810a396:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a39a:	f7f5 ffff 	bl	810039c <__adddf3>
 810a39e:	4606      	mov	r6, r0
 810a3a0:	4628      	mov	r0, r5
 810a3a2:	460f      	mov	r7, r1
 810a3a4:	f7f6 f946 	bl	8100634 <__aeabi_i2d>
 810a3a8:	a361      	add	r3, pc, #388	; (adr r3, 810a530 <_dtoa_r+0x2c8>)
 810a3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a3ae:	f7f6 f9ab 	bl	8100708 <__aeabi_dmul>
 810a3b2:	4602      	mov	r2, r0
 810a3b4:	460b      	mov	r3, r1
 810a3b6:	4630      	mov	r0, r6
 810a3b8:	4639      	mov	r1, r7
 810a3ba:	f7f5 ffef 	bl	810039c <__adddf3>
 810a3be:	4606      	mov	r6, r0
 810a3c0:	460f      	mov	r7, r1
 810a3c2:	f7f6 fc51 	bl	8100c68 <__aeabi_d2iz>
 810a3c6:	2200      	movs	r2, #0
 810a3c8:	9000      	str	r0, [sp, #0]
 810a3ca:	2300      	movs	r3, #0
 810a3cc:	4630      	mov	r0, r6
 810a3ce:	4639      	mov	r1, r7
 810a3d0:	f7f6 fc0c 	bl	8100bec <__aeabi_dcmplt>
 810a3d4:	b150      	cbz	r0, 810a3ec <_dtoa_r+0x184>
 810a3d6:	9800      	ldr	r0, [sp, #0]
 810a3d8:	f7f6 f92c 	bl	8100634 <__aeabi_i2d>
 810a3dc:	4632      	mov	r2, r6
 810a3de:	463b      	mov	r3, r7
 810a3e0:	f7f6 fbfa 	bl	8100bd8 <__aeabi_dcmpeq>
 810a3e4:	b910      	cbnz	r0, 810a3ec <_dtoa_r+0x184>
 810a3e6:	9b00      	ldr	r3, [sp, #0]
 810a3e8:	3b01      	subs	r3, #1
 810a3ea:	9300      	str	r3, [sp, #0]
 810a3ec:	9b00      	ldr	r3, [sp, #0]
 810a3ee:	2b16      	cmp	r3, #22
 810a3f0:	d85a      	bhi.n	810a4a8 <_dtoa_r+0x240>
 810a3f2:	9a00      	ldr	r2, [sp, #0]
 810a3f4:	4b57      	ldr	r3, [pc, #348]	; (810a554 <_dtoa_r+0x2ec>)
 810a3f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a3fe:	ec51 0b19 	vmov	r0, r1, d9
 810a402:	f7f6 fbf3 	bl	8100bec <__aeabi_dcmplt>
 810a406:	2800      	cmp	r0, #0
 810a408:	d050      	beq.n	810a4ac <_dtoa_r+0x244>
 810a40a:	9b00      	ldr	r3, [sp, #0]
 810a40c:	3b01      	subs	r3, #1
 810a40e:	9300      	str	r3, [sp, #0]
 810a410:	2300      	movs	r3, #0
 810a412:	930b      	str	r3, [sp, #44]	; 0x2c
 810a414:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810a416:	1b5d      	subs	r5, r3, r5
 810a418:	1e6b      	subs	r3, r5, #1
 810a41a:	9305      	str	r3, [sp, #20]
 810a41c:	bf45      	ittet	mi
 810a41e:	f1c5 0301 	rsbmi	r3, r5, #1
 810a422:	9304      	strmi	r3, [sp, #16]
 810a424:	2300      	movpl	r3, #0
 810a426:	2300      	movmi	r3, #0
 810a428:	bf4c      	ite	mi
 810a42a:	9305      	strmi	r3, [sp, #20]
 810a42c:	9304      	strpl	r3, [sp, #16]
 810a42e:	9b00      	ldr	r3, [sp, #0]
 810a430:	2b00      	cmp	r3, #0
 810a432:	db3d      	blt.n	810a4b0 <_dtoa_r+0x248>
 810a434:	9b05      	ldr	r3, [sp, #20]
 810a436:	9a00      	ldr	r2, [sp, #0]
 810a438:	920a      	str	r2, [sp, #40]	; 0x28
 810a43a:	4413      	add	r3, r2
 810a43c:	9305      	str	r3, [sp, #20]
 810a43e:	2300      	movs	r3, #0
 810a440:	9307      	str	r3, [sp, #28]
 810a442:	9b06      	ldr	r3, [sp, #24]
 810a444:	2b09      	cmp	r3, #9
 810a446:	f200 8089 	bhi.w	810a55c <_dtoa_r+0x2f4>
 810a44a:	2b05      	cmp	r3, #5
 810a44c:	bfc4      	itt	gt
 810a44e:	3b04      	subgt	r3, #4
 810a450:	9306      	strgt	r3, [sp, #24]
 810a452:	9b06      	ldr	r3, [sp, #24]
 810a454:	f1a3 0302 	sub.w	r3, r3, #2
 810a458:	bfcc      	ite	gt
 810a45a:	2500      	movgt	r5, #0
 810a45c:	2501      	movle	r5, #1
 810a45e:	2b03      	cmp	r3, #3
 810a460:	f200 8087 	bhi.w	810a572 <_dtoa_r+0x30a>
 810a464:	e8df f003 	tbb	[pc, r3]
 810a468:	59383a2d 	.word	0x59383a2d
 810a46c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 810a470:	441d      	add	r5, r3
 810a472:	f205 4332 	addw	r3, r5, #1074	; 0x432
 810a476:	2b20      	cmp	r3, #32
 810a478:	bfc1      	itttt	gt
 810a47a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 810a47e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 810a482:	fa0b f303 	lslgt.w	r3, fp, r3
 810a486:	fa26 f000 	lsrgt.w	r0, r6, r0
 810a48a:	bfda      	itte	le
 810a48c:	f1c3 0320 	rsble	r3, r3, #32
 810a490:	fa06 f003 	lslle.w	r0, r6, r3
 810a494:	4318      	orrgt	r0, r3
 810a496:	f7f6 f8bd 	bl	8100614 <__aeabi_ui2d>
 810a49a:	2301      	movs	r3, #1
 810a49c:	4606      	mov	r6, r0
 810a49e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 810a4a2:	3d01      	subs	r5, #1
 810a4a4:	930e      	str	r3, [sp, #56]	; 0x38
 810a4a6:	e76a      	b.n	810a37e <_dtoa_r+0x116>
 810a4a8:	2301      	movs	r3, #1
 810a4aa:	e7b2      	b.n	810a412 <_dtoa_r+0x1aa>
 810a4ac:	900b      	str	r0, [sp, #44]	; 0x2c
 810a4ae:	e7b1      	b.n	810a414 <_dtoa_r+0x1ac>
 810a4b0:	9b04      	ldr	r3, [sp, #16]
 810a4b2:	9a00      	ldr	r2, [sp, #0]
 810a4b4:	1a9b      	subs	r3, r3, r2
 810a4b6:	9304      	str	r3, [sp, #16]
 810a4b8:	4253      	negs	r3, r2
 810a4ba:	9307      	str	r3, [sp, #28]
 810a4bc:	2300      	movs	r3, #0
 810a4be:	930a      	str	r3, [sp, #40]	; 0x28
 810a4c0:	e7bf      	b.n	810a442 <_dtoa_r+0x1da>
 810a4c2:	2300      	movs	r3, #0
 810a4c4:	9308      	str	r3, [sp, #32]
 810a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a4c8:	2b00      	cmp	r3, #0
 810a4ca:	dc55      	bgt.n	810a578 <_dtoa_r+0x310>
 810a4cc:	2301      	movs	r3, #1
 810a4ce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a4d2:	461a      	mov	r2, r3
 810a4d4:	9209      	str	r2, [sp, #36]	; 0x24
 810a4d6:	e00c      	b.n	810a4f2 <_dtoa_r+0x28a>
 810a4d8:	2301      	movs	r3, #1
 810a4da:	e7f3      	b.n	810a4c4 <_dtoa_r+0x25c>
 810a4dc:	2300      	movs	r3, #0
 810a4de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810a4e0:	9308      	str	r3, [sp, #32]
 810a4e2:	9b00      	ldr	r3, [sp, #0]
 810a4e4:	4413      	add	r3, r2
 810a4e6:	9302      	str	r3, [sp, #8]
 810a4e8:	3301      	adds	r3, #1
 810a4ea:	2b01      	cmp	r3, #1
 810a4ec:	9303      	str	r3, [sp, #12]
 810a4ee:	bfb8      	it	lt
 810a4f0:	2301      	movlt	r3, #1
 810a4f2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 810a4f4:	2200      	movs	r2, #0
 810a4f6:	6042      	str	r2, [r0, #4]
 810a4f8:	2204      	movs	r2, #4
 810a4fa:	f102 0614 	add.w	r6, r2, #20
 810a4fe:	429e      	cmp	r6, r3
 810a500:	6841      	ldr	r1, [r0, #4]
 810a502:	d93d      	bls.n	810a580 <_dtoa_r+0x318>
 810a504:	4620      	mov	r0, r4
 810a506:	f001 f931 	bl	810b76c <_Balloc>
 810a50a:	9001      	str	r0, [sp, #4]
 810a50c:	2800      	cmp	r0, #0
 810a50e:	d13b      	bne.n	810a588 <_dtoa_r+0x320>
 810a510:	4b11      	ldr	r3, [pc, #68]	; (810a558 <_dtoa_r+0x2f0>)
 810a512:	4602      	mov	r2, r0
 810a514:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 810a518:	e6c0      	b.n	810a29c <_dtoa_r+0x34>
 810a51a:	2301      	movs	r3, #1
 810a51c:	e7df      	b.n	810a4de <_dtoa_r+0x276>
 810a51e:	bf00      	nop
 810a520:	636f4361 	.word	0x636f4361
 810a524:	3fd287a7 	.word	0x3fd287a7
 810a528:	8b60c8b3 	.word	0x8b60c8b3
 810a52c:	3fc68a28 	.word	0x3fc68a28
 810a530:	509f79fb 	.word	0x509f79fb
 810a534:	3fd34413 	.word	0x3fd34413
 810a538:	0810d18e 	.word	0x0810d18e
 810a53c:	0810d1a5 	.word	0x0810d1a5
 810a540:	7ff00000 	.word	0x7ff00000
 810a544:	0810d18a 	.word	0x0810d18a
 810a548:	0810d181 	.word	0x0810d181
 810a54c:	0810d001 	.word	0x0810d001
 810a550:	3ff80000 	.word	0x3ff80000
 810a554:	0810d378 	.word	0x0810d378
 810a558:	0810d200 	.word	0x0810d200
 810a55c:	2501      	movs	r5, #1
 810a55e:	2300      	movs	r3, #0
 810a560:	9306      	str	r3, [sp, #24]
 810a562:	9508      	str	r5, [sp, #32]
 810a564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 810a568:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a56c:	2200      	movs	r2, #0
 810a56e:	2312      	movs	r3, #18
 810a570:	e7b0      	b.n	810a4d4 <_dtoa_r+0x26c>
 810a572:	2301      	movs	r3, #1
 810a574:	9308      	str	r3, [sp, #32]
 810a576:	e7f5      	b.n	810a564 <_dtoa_r+0x2fc>
 810a578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a57a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 810a57e:	e7b8      	b.n	810a4f2 <_dtoa_r+0x28a>
 810a580:	3101      	adds	r1, #1
 810a582:	6041      	str	r1, [r0, #4]
 810a584:	0052      	lsls	r2, r2, #1
 810a586:	e7b8      	b.n	810a4fa <_dtoa_r+0x292>
 810a588:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810a58a:	9a01      	ldr	r2, [sp, #4]
 810a58c:	601a      	str	r2, [r3, #0]
 810a58e:	9b03      	ldr	r3, [sp, #12]
 810a590:	2b0e      	cmp	r3, #14
 810a592:	f200 809d 	bhi.w	810a6d0 <_dtoa_r+0x468>
 810a596:	2d00      	cmp	r5, #0
 810a598:	f000 809a 	beq.w	810a6d0 <_dtoa_r+0x468>
 810a59c:	9b00      	ldr	r3, [sp, #0]
 810a59e:	2b00      	cmp	r3, #0
 810a5a0:	dd32      	ble.n	810a608 <_dtoa_r+0x3a0>
 810a5a2:	4ab7      	ldr	r2, [pc, #732]	; (810a880 <_dtoa_r+0x618>)
 810a5a4:	f003 030f 	and.w	r3, r3, #15
 810a5a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 810a5ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a5b0:	9b00      	ldr	r3, [sp, #0]
 810a5b2:	05d8      	lsls	r0, r3, #23
 810a5b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 810a5b8:	d516      	bpl.n	810a5e8 <_dtoa_r+0x380>
 810a5ba:	4bb2      	ldr	r3, [pc, #712]	; (810a884 <_dtoa_r+0x61c>)
 810a5bc:	ec51 0b19 	vmov	r0, r1, d9
 810a5c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 810a5c4:	f7f6 f9ca 	bl	810095c <__aeabi_ddiv>
 810a5c8:	f007 070f 	and.w	r7, r7, #15
 810a5cc:	4682      	mov	sl, r0
 810a5ce:	468b      	mov	fp, r1
 810a5d0:	2503      	movs	r5, #3
 810a5d2:	4eac      	ldr	r6, [pc, #688]	; (810a884 <_dtoa_r+0x61c>)
 810a5d4:	b957      	cbnz	r7, 810a5ec <_dtoa_r+0x384>
 810a5d6:	4642      	mov	r2, r8
 810a5d8:	464b      	mov	r3, r9
 810a5da:	4650      	mov	r0, sl
 810a5dc:	4659      	mov	r1, fp
 810a5de:	f7f6 f9bd 	bl	810095c <__aeabi_ddiv>
 810a5e2:	4682      	mov	sl, r0
 810a5e4:	468b      	mov	fp, r1
 810a5e6:	e028      	b.n	810a63a <_dtoa_r+0x3d2>
 810a5e8:	2502      	movs	r5, #2
 810a5ea:	e7f2      	b.n	810a5d2 <_dtoa_r+0x36a>
 810a5ec:	07f9      	lsls	r1, r7, #31
 810a5ee:	d508      	bpl.n	810a602 <_dtoa_r+0x39a>
 810a5f0:	4640      	mov	r0, r8
 810a5f2:	4649      	mov	r1, r9
 810a5f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 810a5f8:	f7f6 f886 	bl	8100708 <__aeabi_dmul>
 810a5fc:	3501      	adds	r5, #1
 810a5fe:	4680      	mov	r8, r0
 810a600:	4689      	mov	r9, r1
 810a602:	107f      	asrs	r7, r7, #1
 810a604:	3608      	adds	r6, #8
 810a606:	e7e5      	b.n	810a5d4 <_dtoa_r+0x36c>
 810a608:	f000 809b 	beq.w	810a742 <_dtoa_r+0x4da>
 810a60c:	9b00      	ldr	r3, [sp, #0]
 810a60e:	4f9d      	ldr	r7, [pc, #628]	; (810a884 <_dtoa_r+0x61c>)
 810a610:	425e      	negs	r6, r3
 810a612:	4b9b      	ldr	r3, [pc, #620]	; (810a880 <_dtoa_r+0x618>)
 810a614:	f006 020f 	and.w	r2, r6, #15
 810a618:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 810a620:	ec51 0b19 	vmov	r0, r1, d9
 810a624:	f7f6 f870 	bl	8100708 <__aeabi_dmul>
 810a628:	1136      	asrs	r6, r6, #4
 810a62a:	4682      	mov	sl, r0
 810a62c:	468b      	mov	fp, r1
 810a62e:	2300      	movs	r3, #0
 810a630:	2502      	movs	r5, #2
 810a632:	2e00      	cmp	r6, #0
 810a634:	d17a      	bne.n	810a72c <_dtoa_r+0x4c4>
 810a636:	2b00      	cmp	r3, #0
 810a638:	d1d3      	bne.n	810a5e2 <_dtoa_r+0x37a>
 810a63a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810a63c:	2b00      	cmp	r3, #0
 810a63e:	f000 8082 	beq.w	810a746 <_dtoa_r+0x4de>
 810a642:	4b91      	ldr	r3, [pc, #580]	; (810a888 <_dtoa_r+0x620>)
 810a644:	2200      	movs	r2, #0
 810a646:	4650      	mov	r0, sl
 810a648:	4659      	mov	r1, fp
 810a64a:	f7f6 facf 	bl	8100bec <__aeabi_dcmplt>
 810a64e:	2800      	cmp	r0, #0
 810a650:	d079      	beq.n	810a746 <_dtoa_r+0x4de>
 810a652:	9b03      	ldr	r3, [sp, #12]
 810a654:	2b00      	cmp	r3, #0
 810a656:	d076      	beq.n	810a746 <_dtoa_r+0x4de>
 810a658:	9b02      	ldr	r3, [sp, #8]
 810a65a:	2b00      	cmp	r3, #0
 810a65c:	dd36      	ble.n	810a6cc <_dtoa_r+0x464>
 810a65e:	9b00      	ldr	r3, [sp, #0]
 810a660:	4650      	mov	r0, sl
 810a662:	4659      	mov	r1, fp
 810a664:	1e5f      	subs	r7, r3, #1
 810a666:	2200      	movs	r2, #0
 810a668:	4b88      	ldr	r3, [pc, #544]	; (810a88c <_dtoa_r+0x624>)
 810a66a:	f7f6 f84d 	bl	8100708 <__aeabi_dmul>
 810a66e:	9e02      	ldr	r6, [sp, #8]
 810a670:	4682      	mov	sl, r0
 810a672:	468b      	mov	fp, r1
 810a674:	3501      	adds	r5, #1
 810a676:	4628      	mov	r0, r5
 810a678:	f7f5 ffdc 	bl	8100634 <__aeabi_i2d>
 810a67c:	4652      	mov	r2, sl
 810a67e:	465b      	mov	r3, fp
 810a680:	f7f6 f842 	bl	8100708 <__aeabi_dmul>
 810a684:	4b82      	ldr	r3, [pc, #520]	; (810a890 <_dtoa_r+0x628>)
 810a686:	2200      	movs	r2, #0
 810a688:	f7f5 fe88 	bl	810039c <__adddf3>
 810a68c:	46d0      	mov	r8, sl
 810a68e:	46d9      	mov	r9, fp
 810a690:	4682      	mov	sl, r0
 810a692:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 810a696:	2e00      	cmp	r6, #0
 810a698:	d158      	bne.n	810a74c <_dtoa_r+0x4e4>
 810a69a:	4b7e      	ldr	r3, [pc, #504]	; (810a894 <_dtoa_r+0x62c>)
 810a69c:	2200      	movs	r2, #0
 810a69e:	4640      	mov	r0, r8
 810a6a0:	4649      	mov	r1, r9
 810a6a2:	f7f5 fe79 	bl	8100398 <__aeabi_dsub>
 810a6a6:	4652      	mov	r2, sl
 810a6a8:	465b      	mov	r3, fp
 810a6aa:	4680      	mov	r8, r0
 810a6ac:	4689      	mov	r9, r1
 810a6ae:	f7f6 fabb 	bl	8100c28 <__aeabi_dcmpgt>
 810a6b2:	2800      	cmp	r0, #0
 810a6b4:	f040 8295 	bne.w	810abe2 <_dtoa_r+0x97a>
 810a6b8:	4652      	mov	r2, sl
 810a6ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 810a6be:	4640      	mov	r0, r8
 810a6c0:	4649      	mov	r1, r9
 810a6c2:	f7f6 fa93 	bl	8100bec <__aeabi_dcmplt>
 810a6c6:	2800      	cmp	r0, #0
 810a6c8:	f040 8289 	bne.w	810abde <_dtoa_r+0x976>
 810a6cc:	ec5b ab19 	vmov	sl, fp, d9
 810a6d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 810a6d2:	2b00      	cmp	r3, #0
 810a6d4:	f2c0 8148 	blt.w	810a968 <_dtoa_r+0x700>
 810a6d8:	9a00      	ldr	r2, [sp, #0]
 810a6da:	2a0e      	cmp	r2, #14
 810a6dc:	f300 8144 	bgt.w	810a968 <_dtoa_r+0x700>
 810a6e0:	4b67      	ldr	r3, [pc, #412]	; (810a880 <_dtoa_r+0x618>)
 810a6e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 810a6e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 810a6ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810a6ec:	2b00      	cmp	r3, #0
 810a6ee:	f280 80d5 	bge.w	810a89c <_dtoa_r+0x634>
 810a6f2:	9b03      	ldr	r3, [sp, #12]
 810a6f4:	2b00      	cmp	r3, #0
 810a6f6:	f300 80d1 	bgt.w	810a89c <_dtoa_r+0x634>
 810a6fa:	f040 826f 	bne.w	810abdc <_dtoa_r+0x974>
 810a6fe:	4b65      	ldr	r3, [pc, #404]	; (810a894 <_dtoa_r+0x62c>)
 810a700:	2200      	movs	r2, #0
 810a702:	4640      	mov	r0, r8
 810a704:	4649      	mov	r1, r9
 810a706:	f7f5 ffff 	bl	8100708 <__aeabi_dmul>
 810a70a:	4652      	mov	r2, sl
 810a70c:	465b      	mov	r3, fp
 810a70e:	f7f6 fa81 	bl	8100c14 <__aeabi_dcmpge>
 810a712:	9e03      	ldr	r6, [sp, #12]
 810a714:	4637      	mov	r7, r6
 810a716:	2800      	cmp	r0, #0
 810a718:	f040 8245 	bne.w	810aba6 <_dtoa_r+0x93e>
 810a71c:	9d01      	ldr	r5, [sp, #4]
 810a71e:	2331      	movs	r3, #49	; 0x31
 810a720:	f805 3b01 	strb.w	r3, [r5], #1
 810a724:	9b00      	ldr	r3, [sp, #0]
 810a726:	3301      	adds	r3, #1
 810a728:	9300      	str	r3, [sp, #0]
 810a72a:	e240      	b.n	810abae <_dtoa_r+0x946>
 810a72c:	07f2      	lsls	r2, r6, #31
 810a72e:	d505      	bpl.n	810a73c <_dtoa_r+0x4d4>
 810a730:	e9d7 2300 	ldrd	r2, r3, [r7]
 810a734:	f7f5 ffe8 	bl	8100708 <__aeabi_dmul>
 810a738:	3501      	adds	r5, #1
 810a73a:	2301      	movs	r3, #1
 810a73c:	1076      	asrs	r6, r6, #1
 810a73e:	3708      	adds	r7, #8
 810a740:	e777      	b.n	810a632 <_dtoa_r+0x3ca>
 810a742:	2502      	movs	r5, #2
 810a744:	e779      	b.n	810a63a <_dtoa_r+0x3d2>
 810a746:	9f00      	ldr	r7, [sp, #0]
 810a748:	9e03      	ldr	r6, [sp, #12]
 810a74a:	e794      	b.n	810a676 <_dtoa_r+0x40e>
 810a74c:	9901      	ldr	r1, [sp, #4]
 810a74e:	4b4c      	ldr	r3, [pc, #304]	; (810a880 <_dtoa_r+0x618>)
 810a750:	4431      	add	r1, r6
 810a752:	910d      	str	r1, [sp, #52]	; 0x34
 810a754:	9908      	ldr	r1, [sp, #32]
 810a756:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 810a75a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 810a75e:	2900      	cmp	r1, #0
 810a760:	d043      	beq.n	810a7ea <_dtoa_r+0x582>
 810a762:	494d      	ldr	r1, [pc, #308]	; (810a898 <_dtoa_r+0x630>)
 810a764:	2000      	movs	r0, #0
 810a766:	f7f6 f8f9 	bl	810095c <__aeabi_ddiv>
 810a76a:	4652      	mov	r2, sl
 810a76c:	465b      	mov	r3, fp
 810a76e:	f7f5 fe13 	bl	8100398 <__aeabi_dsub>
 810a772:	9d01      	ldr	r5, [sp, #4]
 810a774:	4682      	mov	sl, r0
 810a776:	468b      	mov	fp, r1
 810a778:	4649      	mov	r1, r9
 810a77a:	4640      	mov	r0, r8
 810a77c:	f7f6 fa74 	bl	8100c68 <__aeabi_d2iz>
 810a780:	4606      	mov	r6, r0
 810a782:	f7f5 ff57 	bl	8100634 <__aeabi_i2d>
 810a786:	4602      	mov	r2, r0
 810a788:	460b      	mov	r3, r1
 810a78a:	4640      	mov	r0, r8
 810a78c:	4649      	mov	r1, r9
 810a78e:	f7f5 fe03 	bl	8100398 <__aeabi_dsub>
 810a792:	3630      	adds	r6, #48	; 0x30
 810a794:	f805 6b01 	strb.w	r6, [r5], #1
 810a798:	4652      	mov	r2, sl
 810a79a:	465b      	mov	r3, fp
 810a79c:	4680      	mov	r8, r0
 810a79e:	4689      	mov	r9, r1
 810a7a0:	f7f6 fa24 	bl	8100bec <__aeabi_dcmplt>
 810a7a4:	2800      	cmp	r0, #0
 810a7a6:	d163      	bne.n	810a870 <_dtoa_r+0x608>
 810a7a8:	4642      	mov	r2, r8
 810a7aa:	464b      	mov	r3, r9
 810a7ac:	4936      	ldr	r1, [pc, #216]	; (810a888 <_dtoa_r+0x620>)
 810a7ae:	2000      	movs	r0, #0
 810a7b0:	f7f5 fdf2 	bl	8100398 <__aeabi_dsub>
 810a7b4:	4652      	mov	r2, sl
 810a7b6:	465b      	mov	r3, fp
 810a7b8:	f7f6 fa18 	bl	8100bec <__aeabi_dcmplt>
 810a7bc:	2800      	cmp	r0, #0
 810a7be:	f040 80b5 	bne.w	810a92c <_dtoa_r+0x6c4>
 810a7c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a7c4:	429d      	cmp	r5, r3
 810a7c6:	d081      	beq.n	810a6cc <_dtoa_r+0x464>
 810a7c8:	4b30      	ldr	r3, [pc, #192]	; (810a88c <_dtoa_r+0x624>)
 810a7ca:	2200      	movs	r2, #0
 810a7cc:	4650      	mov	r0, sl
 810a7ce:	4659      	mov	r1, fp
 810a7d0:	f7f5 ff9a 	bl	8100708 <__aeabi_dmul>
 810a7d4:	4b2d      	ldr	r3, [pc, #180]	; (810a88c <_dtoa_r+0x624>)
 810a7d6:	4682      	mov	sl, r0
 810a7d8:	468b      	mov	fp, r1
 810a7da:	4640      	mov	r0, r8
 810a7dc:	4649      	mov	r1, r9
 810a7de:	2200      	movs	r2, #0
 810a7e0:	f7f5 ff92 	bl	8100708 <__aeabi_dmul>
 810a7e4:	4680      	mov	r8, r0
 810a7e6:	4689      	mov	r9, r1
 810a7e8:	e7c6      	b.n	810a778 <_dtoa_r+0x510>
 810a7ea:	4650      	mov	r0, sl
 810a7ec:	4659      	mov	r1, fp
 810a7ee:	f7f5 ff8b 	bl	8100708 <__aeabi_dmul>
 810a7f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a7f4:	9d01      	ldr	r5, [sp, #4]
 810a7f6:	930f      	str	r3, [sp, #60]	; 0x3c
 810a7f8:	4682      	mov	sl, r0
 810a7fa:	468b      	mov	fp, r1
 810a7fc:	4649      	mov	r1, r9
 810a7fe:	4640      	mov	r0, r8
 810a800:	f7f6 fa32 	bl	8100c68 <__aeabi_d2iz>
 810a804:	4606      	mov	r6, r0
 810a806:	f7f5 ff15 	bl	8100634 <__aeabi_i2d>
 810a80a:	3630      	adds	r6, #48	; 0x30
 810a80c:	4602      	mov	r2, r0
 810a80e:	460b      	mov	r3, r1
 810a810:	4640      	mov	r0, r8
 810a812:	4649      	mov	r1, r9
 810a814:	f7f5 fdc0 	bl	8100398 <__aeabi_dsub>
 810a818:	f805 6b01 	strb.w	r6, [r5], #1
 810a81c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 810a81e:	429d      	cmp	r5, r3
 810a820:	4680      	mov	r8, r0
 810a822:	4689      	mov	r9, r1
 810a824:	f04f 0200 	mov.w	r2, #0
 810a828:	d124      	bne.n	810a874 <_dtoa_r+0x60c>
 810a82a:	4b1b      	ldr	r3, [pc, #108]	; (810a898 <_dtoa_r+0x630>)
 810a82c:	4650      	mov	r0, sl
 810a82e:	4659      	mov	r1, fp
 810a830:	f7f5 fdb4 	bl	810039c <__adddf3>
 810a834:	4602      	mov	r2, r0
 810a836:	460b      	mov	r3, r1
 810a838:	4640      	mov	r0, r8
 810a83a:	4649      	mov	r1, r9
 810a83c:	f7f6 f9f4 	bl	8100c28 <__aeabi_dcmpgt>
 810a840:	2800      	cmp	r0, #0
 810a842:	d173      	bne.n	810a92c <_dtoa_r+0x6c4>
 810a844:	4652      	mov	r2, sl
 810a846:	465b      	mov	r3, fp
 810a848:	4913      	ldr	r1, [pc, #76]	; (810a898 <_dtoa_r+0x630>)
 810a84a:	2000      	movs	r0, #0
 810a84c:	f7f5 fda4 	bl	8100398 <__aeabi_dsub>
 810a850:	4602      	mov	r2, r0
 810a852:	460b      	mov	r3, r1
 810a854:	4640      	mov	r0, r8
 810a856:	4649      	mov	r1, r9
 810a858:	f7f6 f9c8 	bl	8100bec <__aeabi_dcmplt>
 810a85c:	2800      	cmp	r0, #0
 810a85e:	f43f af35 	beq.w	810a6cc <_dtoa_r+0x464>
 810a862:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 810a864:	1e6b      	subs	r3, r5, #1
 810a866:	930f      	str	r3, [sp, #60]	; 0x3c
 810a868:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 810a86c:	2b30      	cmp	r3, #48	; 0x30
 810a86e:	d0f8      	beq.n	810a862 <_dtoa_r+0x5fa>
 810a870:	9700      	str	r7, [sp, #0]
 810a872:	e049      	b.n	810a908 <_dtoa_r+0x6a0>
 810a874:	4b05      	ldr	r3, [pc, #20]	; (810a88c <_dtoa_r+0x624>)
 810a876:	f7f5 ff47 	bl	8100708 <__aeabi_dmul>
 810a87a:	4680      	mov	r8, r0
 810a87c:	4689      	mov	r9, r1
 810a87e:	e7bd      	b.n	810a7fc <_dtoa_r+0x594>
 810a880:	0810d378 	.word	0x0810d378
 810a884:	0810d350 	.word	0x0810d350
 810a888:	3ff00000 	.word	0x3ff00000
 810a88c:	40240000 	.word	0x40240000
 810a890:	401c0000 	.word	0x401c0000
 810a894:	40140000 	.word	0x40140000
 810a898:	3fe00000 	.word	0x3fe00000
 810a89c:	9d01      	ldr	r5, [sp, #4]
 810a89e:	4656      	mov	r6, sl
 810a8a0:	465f      	mov	r7, fp
 810a8a2:	4642      	mov	r2, r8
 810a8a4:	464b      	mov	r3, r9
 810a8a6:	4630      	mov	r0, r6
 810a8a8:	4639      	mov	r1, r7
 810a8aa:	f7f6 f857 	bl	810095c <__aeabi_ddiv>
 810a8ae:	f7f6 f9db 	bl	8100c68 <__aeabi_d2iz>
 810a8b2:	4682      	mov	sl, r0
 810a8b4:	f7f5 febe 	bl	8100634 <__aeabi_i2d>
 810a8b8:	4642      	mov	r2, r8
 810a8ba:	464b      	mov	r3, r9
 810a8bc:	f7f5 ff24 	bl	8100708 <__aeabi_dmul>
 810a8c0:	4602      	mov	r2, r0
 810a8c2:	460b      	mov	r3, r1
 810a8c4:	4630      	mov	r0, r6
 810a8c6:	4639      	mov	r1, r7
 810a8c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 810a8cc:	f7f5 fd64 	bl	8100398 <__aeabi_dsub>
 810a8d0:	f805 6b01 	strb.w	r6, [r5], #1
 810a8d4:	9e01      	ldr	r6, [sp, #4]
 810a8d6:	9f03      	ldr	r7, [sp, #12]
 810a8d8:	1bae      	subs	r6, r5, r6
 810a8da:	42b7      	cmp	r7, r6
 810a8dc:	4602      	mov	r2, r0
 810a8de:	460b      	mov	r3, r1
 810a8e0:	d135      	bne.n	810a94e <_dtoa_r+0x6e6>
 810a8e2:	f7f5 fd5b 	bl	810039c <__adddf3>
 810a8e6:	4642      	mov	r2, r8
 810a8e8:	464b      	mov	r3, r9
 810a8ea:	4606      	mov	r6, r0
 810a8ec:	460f      	mov	r7, r1
 810a8ee:	f7f6 f99b 	bl	8100c28 <__aeabi_dcmpgt>
 810a8f2:	b9d0      	cbnz	r0, 810a92a <_dtoa_r+0x6c2>
 810a8f4:	4642      	mov	r2, r8
 810a8f6:	464b      	mov	r3, r9
 810a8f8:	4630      	mov	r0, r6
 810a8fa:	4639      	mov	r1, r7
 810a8fc:	f7f6 f96c 	bl	8100bd8 <__aeabi_dcmpeq>
 810a900:	b110      	cbz	r0, 810a908 <_dtoa_r+0x6a0>
 810a902:	f01a 0f01 	tst.w	sl, #1
 810a906:	d110      	bne.n	810a92a <_dtoa_r+0x6c2>
 810a908:	4620      	mov	r0, r4
 810a90a:	ee18 1a10 	vmov	r1, s16
 810a90e:	f000 ff6d 	bl	810b7ec <_Bfree>
 810a912:	2300      	movs	r3, #0
 810a914:	9800      	ldr	r0, [sp, #0]
 810a916:	702b      	strb	r3, [r5, #0]
 810a918:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 810a91a:	3001      	adds	r0, #1
 810a91c:	6018      	str	r0, [r3, #0]
 810a91e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810a920:	2b00      	cmp	r3, #0
 810a922:	f43f acf1 	beq.w	810a308 <_dtoa_r+0xa0>
 810a926:	601d      	str	r5, [r3, #0]
 810a928:	e4ee      	b.n	810a308 <_dtoa_r+0xa0>
 810a92a:	9f00      	ldr	r7, [sp, #0]
 810a92c:	462b      	mov	r3, r5
 810a92e:	461d      	mov	r5, r3
 810a930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810a934:	2a39      	cmp	r2, #57	; 0x39
 810a936:	d106      	bne.n	810a946 <_dtoa_r+0x6de>
 810a938:	9a01      	ldr	r2, [sp, #4]
 810a93a:	429a      	cmp	r2, r3
 810a93c:	d1f7      	bne.n	810a92e <_dtoa_r+0x6c6>
 810a93e:	9901      	ldr	r1, [sp, #4]
 810a940:	2230      	movs	r2, #48	; 0x30
 810a942:	3701      	adds	r7, #1
 810a944:	700a      	strb	r2, [r1, #0]
 810a946:	781a      	ldrb	r2, [r3, #0]
 810a948:	3201      	adds	r2, #1
 810a94a:	701a      	strb	r2, [r3, #0]
 810a94c:	e790      	b.n	810a870 <_dtoa_r+0x608>
 810a94e:	4ba6      	ldr	r3, [pc, #664]	; (810abe8 <_dtoa_r+0x980>)
 810a950:	2200      	movs	r2, #0
 810a952:	f7f5 fed9 	bl	8100708 <__aeabi_dmul>
 810a956:	2200      	movs	r2, #0
 810a958:	2300      	movs	r3, #0
 810a95a:	4606      	mov	r6, r0
 810a95c:	460f      	mov	r7, r1
 810a95e:	f7f6 f93b 	bl	8100bd8 <__aeabi_dcmpeq>
 810a962:	2800      	cmp	r0, #0
 810a964:	d09d      	beq.n	810a8a2 <_dtoa_r+0x63a>
 810a966:	e7cf      	b.n	810a908 <_dtoa_r+0x6a0>
 810a968:	9a08      	ldr	r2, [sp, #32]
 810a96a:	2a00      	cmp	r2, #0
 810a96c:	f000 80d7 	beq.w	810ab1e <_dtoa_r+0x8b6>
 810a970:	9a06      	ldr	r2, [sp, #24]
 810a972:	2a01      	cmp	r2, #1
 810a974:	f300 80ba 	bgt.w	810aaec <_dtoa_r+0x884>
 810a978:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 810a97a:	2a00      	cmp	r2, #0
 810a97c:	f000 80b2 	beq.w	810aae4 <_dtoa_r+0x87c>
 810a980:	f203 4333 	addw	r3, r3, #1075	; 0x433
 810a984:	9e07      	ldr	r6, [sp, #28]
 810a986:	9d04      	ldr	r5, [sp, #16]
 810a988:	9a04      	ldr	r2, [sp, #16]
 810a98a:	441a      	add	r2, r3
 810a98c:	9204      	str	r2, [sp, #16]
 810a98e:	9a05      	ldr	r2, [sp, #20]
 810a990:	2101      	movs	r1, #1
 810a992:	441a      	add	r2, r3
 810a994:	4620      	mov	r0, r4
 810a996:	9205      	str	r2, [sp, #20]
 810a998:	f001 f82a 	bl	810b9f0 <__i2b>
 810a99c:	4607      	mov	r7, r0
 810a99e:	2d00      	cmp	r5, #0
 810a9a0:	dd0c      	ble.n	810a9bc <_dtoa_r+0x754>
 810a9a2:	9b05      	ldr	r3, [sp, #20]
 810a9a4:	2b00      	cmp	r3, #0
 810a9a6:	dd09      	ble.n	810a9bc <_dtoa_r+0x754>
 810a9a8:	42ab      	cmp	r3, r5
 810a9aa:	9a04      	ldr	r2, [sp, #16]
 810a9ac:	bfa8      	it	ge
 810a9ae:	462b      	movge	r3, r5
 810a9b0:	1ad2      	subs	r2, r2, r3
 810a9b2:	9204      	str	r2, [sp, #16]
 810a9b4:	9a05      	ldr	r2, [sp, #20]
 810a9b6:	1aed      	subs	r5, r5, r3
 810a9b8:	1ad3      	subs	r3, r2, r3
 810a9ba:	9305      	str	r3, [sp, #20]
 810a9bc:	9b07      	ldr	r3, [sp, #28]
 810a9be:	b31b      	cbz	r3, 810aa08 <_dtoa_r+0x7a0>
 810a9c0:	9b08      	ldr	r3, [sp, #32]
 810a9c2:	2b00      	cmp	r3, #0
 810a9c4:	f000 80af 	beq.w	810ab26 <_dtoa_r+0x8be>
 810a9c8:	2e00      	cmp	r6, #0
 810a9ca:	dd13      	ble.n	810a9f4 <_dtoa_r+0x78c>
 810a9cc:	4639      	mov	r1, r7
 810a9ce:	4632      	mov	r2, r6
 810a9d0:	4620      	mov	r0, r4
 810a9d2:	f001 f8cd 	bl	810bb70 <__pow5mult>
 810a9d6:	ee18 2a10 	vmov	r2, s16
 810a9da:	4601      	mov	r1, r0
 810a9dc:	4607      	mov	r7, r0
 810a9de:	4620      	mov	r0, r4
 810a9e0:	f001 f81c 	bl	810ba1c <__multiply>
 810a9e4:	ee18 1a10 	vmov	r1, s16
 810a9e8:	4680      	mov	r8, r0
 810a9ea:	4620      	mov	r0, r4
 810a9ec:	f000 fefe 	bl	810b7ec <_Bfree>
 810a9f0:	ee08 8a10 	vmov	s16, r8
 810a9f4:	9b07      	ldr	r3, [sp, #28]
 810a9f6:	1b9a      	subs	r2, r3, r6
 810a9f8:	d006      	beq.n	810aa08 <_dtoa_r+0x7a0>
 810a9fa:	ee18 1a10 	vmov	r1, s16
 810a9fe:	4620      	mov	r0, r4
 810aa00:	f001 f8b6 	bl	810bb70 <__pow5mult>
 810aa04:	ee08 0a10 	vmov	s16, r0
 810aa08:	2101      	movs	r1, #1
 810aa0a:	4620      	mov	r0, r4
 810aa0c:	f000 fff0 	bl	810b9f0 <__i2b>
 810aa10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810aa12:	2b00      	cmp	r3, #0
 810aa14:	4606      	mov	r6, r0
 810aa16:	f340 8088 	ble.w	810ab2a <_dtoa_r+0x8c2>
 810aa1a:	461a      	mov	r2, r3
 810aa1c:	4601      	mov	r1, r0
 810aa1e:	4620      	mov	r0, r4
 810aa20:	f001 f8a6 	bl	810bb70 <__pow5mult>
 810aa24:	9b06      	ldr	r3, [sp, #24]
 810aa26:	2b01      	cmp	r3, #1
 810aa28:	4606      	mov	r6, r0
 810aa2a:	f340 8081 	ble.w	810ab30 <_dtoa_r+0x8c8>
 810aa2e:	f04f 0800 	mov.w	r8, #0
 810aa32:	6933      	ldr	r3, [r6, #16]
 810aa34:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 810aa38:	6918      	ldr	r0, [r3, #16]
 810aa3a:	f000 ff89 	bl	810b950 <__hi0bits>
 810aa3e:	f1c0 0020 	rsb	r0, r0, #32
 810aa42:	9b05      	ldr	r3, [sp, #20]
 810aa44:	4418      	add	r0, r3
 810aa46:	f010 001f 	ands.w	r0, r0, #31
 810aa4a:	f000 8092 	beq.w	810ab72 <_dtoa_r+0x90a>
 810aa4e:	f1c0 0320 	rsb	r3, r0, #32
 810aa52:	2b04      	cmp	r3, #4
 810aa54:	f340 808a 	ble.w	810ab6c <_dtoa_r+0x904>
 810aa58:	f1c0 001c 	rsb	r0, r0, #28
 810aa5c:	9b04      	ldr	r3, [sp, #16]
 810aa5e:	4403      	add	r3, r0
 810aa60:	9304      	str	r3, [sp, #16]
 810aa62:	9b05      	ldr	r3, [sp, #20]
 810aa64:	4403      	add	r3, r0
 810aa66:	4405      	add	r5, r0
 810aa68:	9305      	str	r3, [sp, #20]
 810aa6a:	9b04      	ldr	r3, [sp, #16]
 810aa6c:	2b00      	cmp	r3, #0
 810aa6e:	dd07      	ble.n	810aa80 <_dtoa_r+0x818>
 810aa70:	ee18 1a10 	vmov	r1, s16
 810aa74:	461a      	mov	r2, r3
 810aa76:	4620      	mov	r0, r4
 810aa78:	f001 f8d4 	bl	810bc24 <__lshift>
 810aa7c:	ee08 0a10 	vmov	s16, r0
 810aa80:	9b05      	ldr	r3, [sp, #20]
 810aa82:	2b00      	cmp	r3, #0
 810aa84:	dd05      	ble.n	810aa92 <_dtoa_r+0x82a>
 810aa86:	4631      	mov	r1, r6
 810aa88:	461a      	mov	r2, r3
 810aa8a:	4620      	mov	r0, r4
 810aa8c:	f001 f8ca 	bl	810bc24 <__lshift>
 810aa90:	4606      	mov	r6, r0
 810aa92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 810aa94:	2b00      	cmp	r3, #0
 810aa96:	d06e      	beq.n	810ab76 <_dtoa_r+0x90e>
 810aa98:	ee18 0a10 	vmov	r0, s16
 810aa9c:	4631      	mov	r1, r6
 810aa9e:	f001 f931 	bl	810bd04 <__mcmp>
 810aaa2:	2800      	cmp	r0, #0
 810aaa4:	da67      	bge.n	810ab76 <_dtoa_r+0x90e>
 810aaa6:	9b00      	ldr	r3, [sp, #0]
 810aaa8:	3b01      	subs	r3, #1
 810aaaa:	ee18 1a10 	vmov	r1, s16
 810aaae:	9300      	str	r3, [sp, #0]
 810aab0:	220a      	movs	r2, #10
 810aab2:	2300      	movs	r3, #0
 810aab4:	4620      	mov	r0, r4
 810aab6:	f000 febb 	bl	810b830 <__multadd>
 810aaba:	9b08      	ldr	r3, [sp, #32]
 810aabc:	ee08 0a10 	vmov	s16, r0
 810aac0:	2b00      	cmp	r3, #0
 810aac2:	f000 81b1 	beq.w	810ae28 <_dtoa_r+0xbc0>
 810aac6:	2300      	movs	r3, #0
 810aac8:	4639      	mov	r1, r7
 810aaca:	220a      	movs	r2, #10
 810aacc:	4620      	mov	r0, r4
 810aace:	f000 feaf 	bl	810b830 <__multadd>
 810aad2:	9b02      	ldr	r3, [sp, #8]
 810aad4:	2b00      	cmp	r3, #0
 810aad6:	4607      	mov	r7, r0
 810aad8:	f300 808e 	bgt.w	810abf8 <_dtoa_r+0x990>
 810aadc:	9b06      	ldr	r3, [sp, #24]
 810aade:	2b02      	cmp	r3, #2
 810aae0:	dc51      	bgt.n	810ab86 <_dtoa_r+0x91e>
 810aae2:	e089      	b.n	810abf8 <_dtoa_r+0x990>
 810aae4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 810aae6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 810aaea:	e74b      	b.n	810a984 <_dtoa_r+0x71c>
 810aaec:	9b03      	ldr	r3, [sp, #12]
 810aaee:	1e5e      	subs	r6, r3, #1
 810aaf0:	9b07      	ldr	r3, [sp, #28]
 810aaf2:	42b3      	cmp	r3, r6
 810aaf4:	bfbf      	itttt	lt
 810aaf6:	9b07      	ldrlt	r3, [sp, #28]
 810aaf8:	9607      	strlt	r6, [sp, #28]
 810aafa:	1af2      	sublt	r2, r6, r3
 810aafc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 810aafe:	bfb6      	itet	lt
 810ab00:	189b      	addlt	r3, r3, r2
 810ab02:	1b9e      	subge	r6, r3, r6
 810ab04:	930a      	strlt	r3, [sp, #40]	; 0x28
 810ab06:	9b03      	ldr	r3, [sp, #12]
 810ab08:	bfb8      	it	lt
 810ab0a:	2600      	movlt	r6, #0
 810ab0c:	2b00      	cmp	r3, #0
 810ab0e:	bfb7      	itett	lt
 810ab10:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 810ab14:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 810ab18:	1a9d      	sublt	r5, r3, r2
 810ab1a:	2300      	movlt	r3, #0
 810ab1c:	e734      	b.n	810a988 <_dtoa_r+0x720>
 810ab1e:	9e07      	ldr	r6, [sp, #28]
 810ab20:	9d04      	ldr	r5, [sp, #16]
 810ab22:	9f08      	ldr	r7, [sp, #32]
 810ab24:	e73b      	b.n	810a99e <_dtoa_r+0x736>
 810ab26:	9a07      	ldr	r2, [sp, #28]
 810ab28:	e767      	b.n	810a9fa <_dtoa_r+0x792>
 810ab2a:	9b06      	ldr	r3, [sp, #24]
 810ab2c:	2b01      	cmp	r3, #1
 810ab2e:	dc18      	bgt.n	810ab62 <_dtoa_r+0x8fa>
 810ab30:	f1ba 0f00 	cmp.w	sl, #0
 810ab34:	d115      	bne.n	810ab62 <_dtoa_r+0x8fa>
 810ab36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 810ab3a:	b993      	cbnz	r3, 810ab62 <_dtoa_r+0x8fa>
 810ab3c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 810ab40:	0d1b      	lsrs	r3, r3, #20
 810ab42:	051b      	lsls	r3, r3, #20
 810ab44:	b183      	cbz	r3, 810ab68 <_dtoa_r+0x900>
 810ab46:	9b04      	ldr	r3, [sp, #16]
 810ab48:	3301      	adds	r3, #1
 810ab4a:	9304      	str	r3, [sp, #16]
 810ab4c:	9b05      	ldr	r3, [sp, #20]
 810ab4e:	3301      	adds	r3, #1
 810ab50:	9305      	str	r3, [sp, #20]
 810ab52:	f04f 0801 	mov.w	r8, #1
 810ab56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 810ab58:	2b00      	cmp	r3, #0
 810ab5a:	f47f af6a 	bne.w	810aa32 <_dtoa_r+0x7ca>
 810ab5e:	2001      	movs	r0, #1
 810ab60:	e76f      	b.n	810aa42 <_dtoa_r+0x7da>
 810ab62:	f04f 0800 	mov.w	r8, #0
 810ab66:	e7f6      	b.n	810ab56 <_dtoa_r+0x8ee>
 810ab68:	4698      	mov	r8, r3
 810ab6a:	e7f4      	b.n	810ab56 <_dtoa_r+0x8ee>
 810ab6c:	f43f af7d 	beq.w	810aa6a <_dtoa_r+0x802>
 810ab70:	4618      	mov	r0, r3
 810ab72:	301c      	adds	r0, #28
 810ab74:	e772      	b.n	810aa5c <_dtoa_r+0x7f4>
 810ab76:	9b03      	ldr	r3, [sp, #12]
 810ab78:	2b00      	cmp	r3, #0
 810ab7a:	dc37      	bgt.n	810abec <_dtoa_r+0x984>
 810ab7c:	9b06      	ldr	r3, [sp, #24]
 810ab7e:	2b02      	cmp	r3, #2
 810ab80:	dd34      	ble.n	810abec <_dtoa_r+0x984>
 810ab82:	9b03      	ldr	r3, [sp, #12]
 810ab84:	9302      	str	r3, [sp, #8]
 810ab86:	9b02      	ldr	r3, [sp, #8]
 810ab88:	b96b      	cbnz	r3, 810aba6 <_dtoa_r+0x93e>
 810ab8a:	4631      	mov	r1, r6
 810ab8c:	2205      	movs	r2, #5
 810ab8e:	4620      	mov	r0, r4
 810ab90:	f000 fe4e 	bl	810b830 <__multadd>
 810ab94:	4601      	mov	r1, r0
 810ab96:	4606      	mov	r6, r0
 810ab98:	ee18 0a10 	vmov	r0, s16
 810ab9c:	f001 f8b2 	bl	810bd04 <__mcmp>
 810aba0:	2800      	cmp	r0, #0
 810aba2:	f73f adbb 	bgt.w	810a71c <_dtoa_r+0x4b4>
 810aba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810aba8:	9d01      	ldr	r5, [sp, #4]
 810abaa:	43db      	mvns	r3, r3
 810abac:	9300      	str	r3, [sp, #0]
 810abae:	f04f 0800 	mov.w	r8, #0
 810abb2:	4631      	mov	r1, r6
 810abb4:	4620      	mov	r0, r4
 810abb6:	f000 fe19 	bl	810b7ec <_Bfree>
 810abba:	2f00      	cmp	r7, #0
 810abbc:	f43f aea4 	beq.w	810a908 <_dtoa_r+0x6a0>
 810abc0:	f1b8 0f00 	cmp.w	r8, #0
 810abc4:	d005      	beq.n	810abd2 <_dtoa_r+0x96a>
 810abc6:	45b8      	cmp	r8, r7
 810abc8:	d003      	beq.n	810abd2 <_dtoa_r+0x96a>
 810abca:	4641      	mov	r1, r8
 810abcc:	4620      	mov	r0, r4
 810abce:	f000 fe0d 	bl	810b7ec <_Bfree>
 810abd2:	4639      	mov	r1, r7
 810abd4:	4620      	mov	r0, r4
 810abd6:	f000 fe09 	bl	810b7ec <_Bfree>
 810abda:	e695      	b.n	810a908 <_dtoa_r+0x6a0>
 810abdc:	2600      	movs	r6, #0
 810abde:	4637      	mov	r7, r6
 810abe0:	e7e1      	b.n	810aba6 <_dtoa_r+0x93e>
 810abe2:	9700      	str	r7, [sp, #0]
 810abe4:	4637      	mov	r7, r6
 810abe6:	e599      	b.n	810a71c <_dtoa_r+0x4b4>
 810abe8:	40240000 	.word	0x40240000
 810abec:	9b08      	ldr	r3, [sp, #32]
 810abee:	2b00      	cmp	r3, #0
 810abf0:	f000 80ca 	beq.w	810ad88 <_dtoa_r+0xb20>
 810abf4:	9b03      	ldr	r3, [sp, #12]
 810abf6:	9302      	str	r3, [sp, #8]
 810abf8:	2d00      	cmp	r5, #0
 810abfa:	dd05      	ble.n	810ac08 <_dtoa_r+0x9a0>
 810abfc:	4639      	mov	r1, r7
 810abfe:	462a      	mov	r2, r5
 810ac00:	4620      	mov	r0, r4
 810ac02:	f001 f80f 	bl	810bc24 <__lshift>
 810ac06:	4607      	mov	r7, r0
 810ac08:	f1b8 0f00 	cmp.w	r8, #0
 810ac0c:	d05b      	beq.n	810acc6 <_dtoa_r+0xa5e>
 810ac0e:	6879      	ldr	r1, [r7, #4]
 810ac10:	4620      	mov	r0, r4
 810ac12:	f000 fdab 	bl	810b76c <_Balloc>
 810ac16:	4605      	mov	r5, r0
 810ac18:	b928      	cbnz	r0, 810ac26 <_dtoa_r+0x9be>
 810ac1a:	4b87      	ldr	r3, [pc, #540]	; (810ae38 <_dtoa_r+0xbd0>)
 810ac1c:	4602      	mov	r2, r0
 810ac1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 810ac22:	f7ff bb3b 	b.w	810a29c <_dtoa_r+0x34>
 810ac26:	693a      	ldr	r2, [r7, #16]
 810ac28:	3202      	adds	r2, #2
 810ac2a:	0092      	lsls	r2, r2, #2
 810ac2c:	f107 010c 	add.w	r1, r7, #12
 810ac30:	300c      	adds	r0, #12
 810ac32:	f000 fd8d 	bl	810b750 <memcpy>
 810ac36:	2201      	movs	r2, #1
 810ac38:	4629      	mov	r1, r5
 810ac3a:	4620      	mov	r0, r4
 810ac3c:	f000 fff2 	bl	810bc24 <__lshift>
 810ac40:	9b01      	ldr	r3, [sp, #4]
 810ac42:	f103 0901 	add.w	r9, r3, #1
 810ac46:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 810ac4a:	4413      	add	r3, r2
 810ac4c:	9305      	str	r3, [sp, #20]
 810ac4e:	f00a 0301 	and.w	r3, sl, #1
 810ac52:	46b8      	mov	r8, r7
 810ac54:	9304      	str	r3, [sp, #16]
 810ac56:	4607      	mov	r7, r0
 810ac58:	4631      	mov	r1, r6
 810ac5a:	ee18 0a10 	vmov	r0, s16
 810ac5e:	f7ff fa77 	bl	810a150 <quorem>
 810ac62:	4641      	mov	r1, r8
 810ac64:	9002      	str	r0, [sp, #8]
 810ac66:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810ac6a:	ee18 0a10 	vmov	r0, s16
 810ac6e:	f001 f849 	bl	810bd04 <__mcmp>
 810ac72:	463a      	mov	r2, r7
 810ac74:	9003      	str	r0, [sp, #12]
 810ac76:	4631      	mov	r1, r6
 810ac78:	4620      	mov	r0, r4
 810ac7a:	f001 f85f 	bl	810bd3c <__mdiff>
 810ac7e:	68c2      	ldr	r2, [r0, #12]
 810ac80:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 810ac84:	4605      	mov	r5, r0
 810ac86:	bb02      	cbnz	r2, 810acca <_dtoa_r+0xa62>
 810ac88:	4601      	mov	r1, r0
 810ac8a:	ee18 0a10 	vmov	r0, s16
 810ac8e:	f001 f839 	bl	810bd04 <__mcmp>
 810ac92:	4602      	mov	r2, r0
 810ac94:	4629      	mov	r1, r5
 810ac96:	4620      	mov	r0, r4
 810ac98:	9207      	str	r2, [sp, #28]
 810ac9a:	f000 fda7 	bl	810b7ec <_Bfree>
 810ac9e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 810aca2:	ea43 0102 	orr.w	r1, r3, r2
 810aca6:	9b04      	ldr	r3, [sp, #16]
 810aca8:	430b      	orrs	r3, r1
 810acaa:	464d      	mov	r5, r9
 810acac:	d10f      	bne.n	810acce <_dtoa_r+0xa66>
 810acae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810acb2:	d02a      	beq.n	810ad0a <_dtoa_r+0xaa2>
 810acb4:	9b03      	ldr	r3, [sp, #12]
 810acb6:	2b00      	cmp	r3, #0
 810acb8:	dd02      	ble.n	810acc0 <_dtoa_r+0xa58>
 810acba:	9b02      	ldr	r3, [sp, #8]
 810acbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 810acc0:	f88b a000 	strb.w	sl, [fp]
 810acc4:	e775      	b.n	810abb2 <_dtoa_r+0x94a>
 810acc6:	4638      	mov	r0, r7
 810acc8:	e7ba      	b.n	810ac40 <_dtoa_r+0x9d8>
 810acca:	2201      	movs	r2, #1
 810accc:	e7e2      	b.n	810ac94 <_dtoa_r+0xa2c>
 810acce:	9b03      	ldr	r3, [sp, #12]
 810acd0:	2b00      	cmp	r3, #0
 810acd2:	db04      	blt.n	810acde <_dtoa_r+0xa76>
 810acd4:	9906      	ldr	r1, [sp, #24]
 810acd6:	430b      	orrs	r3, r1
 810acd8:	9904      	ldr	r1, [sp, #16]
 810acda:	430b      	orrs	r3, r1
 810acdc:	d122      	bne.n	810ad24 <_dtoa_r+0xabc>
 810acde:	2a00      	cmp	r2, #0
 810ace0:	ddee      	ble.n	810acc0 <_dtoa_r+0xa58>
 810ace2:	ee18 1a10 	vmov	r1, s16
 810ace6:	2201      	movs	r2, #1
 810ace8:	4620      	mov	r0, r4
 810acea:	f000 ff9b 	bl	810bc24 <__lshift>
 810acee:	4631      	mov	r1, r6
 810acf0:	ee08 0a10 	vmov	s16, r0
 810acf4:	f001 f806 	bl	810bd04 <__mcmp>
 810acf8:	2800      	cmp	r0, #0
 810acfa:	dc03      	bgt.n	810ad04 <_dtoa_r+0xa9c>
 810acfc:	d1e0      	bne.n	810acc0 <_dtoa_r+0xa58>
 810acfe:	f01a 0f01 	tst.w	sl, #1
 810ad02:	d0dd      	beq.n	810acc0 <_dtoa_r+0xa58>
 810ad04:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ad08:	d1d7      	bne.n	810acba <_dtoa_r+0xa52>
 810ad0a:	2339      	movs	r3, #57	; 0x39
 810ad0c:	f88b 3000 	strb.w	r3, [fp]
 810ad10:	462b      	mov	r3, r5
 810ad12:	461d      	mov	r5, r3
 810ad14:	3b01      	subs	r3, #1
 810ad16:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 810ad1a:	2a39      	cmp	r2, #57	; 0x39
 810ad1c:	d071      	beq.n	810ae02 <_dtoa_r+0xb9a>
 810ad1e:	3201      	adds	r2, #1
 810ad20:	701a      	strb	r2, [r3, #0]
 810ad22:	e746      	b.n	810abb2 <_dtoa_r+0x94a>
 810ad24:	2a00      	cmp	r2, #0
 810ad26:	dd07      	ble.n	810ad38 <_dtoa_r+0xad0>
 810ad28:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 810ad2c:	d0ed      	beq.n	810ad0a <_dtoa_r+0xaa2>
 810ad2e:	f10a 0301 	add.w	r3, sl, #1
 810ad32:	f88b 3000 	strb.w	r3, [fp]
 810ad36:	e73c      	b.n	810abb2 <_dtoa_r+0x94a>
 810ad38:	9b05      	ldr	r3, [sp, #20]
 810ad3a:	f809 ac01 	strb.w	sl, [r9, #-1]
 810ad3e:	4599      	cmp	r9, r3
 810ad40:	d047      	beq.n	810add2 <_dtoa_r+0xb6a>
 810ad42:	ee18 1a10 	vmov	r1, s16
 810ad46:	2300      	movs	r3, #0
 810ad48:	220a      	movs	r2, #10
 810ad4a:	4620      	mov	r0, r4
 810ad4c:	f000 fd70 	bl	810b830 <__multadd>
 810ad50:	45b8      	cmp	r8, r7
 810ad52:	ee08 0a10 	vmov	s16, r0
 810ad56:	f04f 0300 	mov.w	r3, #0
 810ad5a:	f04f 020a 	mov.w	r2, #10
 810ad5e:	4641      	mov	r1, r8
 810ad60:	4620      	mov	r0, r4
 810ad62:	d106      	bne.n	810ad72 <_dtoa_r+0xb0a>
 810ad64:	f000 fd64 	bl	810b830 <__multadd>
 810ad68:	4680      	mov	r8, r0
 810ad6a:	4607      	mov	r7, r0
 810ad6c:	f109 0901 	add.w	r9, r9, #1
 810ad70:	e772      	b.n	810ac58 <_dtoa_r+0x9f0>
 810ad72:	f000 fd5d 	bl	810b830 <__multadd>
 810ad76:	4639      	mov	r1, r7
 810ad78:	4680      	mov	r8, r0
 810ad7a:	2300      	movs	r3, #0
 810ad7c:	220a      	movs	r2, #10
 810ad7e:	4620      	mov	r0, r4
 810ad80:	f000 fd56 	bl	810b830 <__multadd>
 810ad84:	4607      	mov	r7, r0
 810ad86:	e7f1      	b.n	810ad6c <_dtoa_r+0xb04>
 810ad88:	9b03      	ldr	r3, [sp, #12]
 810ad8a:	9302      	str	r3, [sp, #8]
 810ad8c:	9d01      	ldr	r5, [sp, #4]
 810ad8e:	ee18 0a10 	vmov	r0, s16
 810ad92:	4631      	mov	r1, r6
 810ad94:	f7ff f9dc 	bl	810a150 <quorem>
 810ad98:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 810ad9c:	9b01      	ldr	r3, [sp, #4]
 810ad9e:	f805 ab01 	strb.w	sl, [r5], #1
 810ada2:	1aea      	subs	r2, r5, r3
 810ada4:	9b02      	ldr	r3, [sp, #8]
 810ada6:	4293      	cmp	r3, r2
 810ada8:	dd09      	ble.n	810adbe <_dtoa_r+0xb56>
 810adaa:	ee18 1a10 	vmov	r1, s16
 810adae:	2300      	movs	r3, #0
 810adb0:	220a      	movs	r2, #10
 810adb2:	4620      	mov	r0, r4
 810adb4:	f000 fd3c 	bl	810b830 <__multadd>
 810adb8:	ee08 0a10 	vmov	s16, r0
 810adbc:	e7e7      	b.n	810ad8e <_dtoa_r+0xb26>
 810adbe:	9b02      	ldr	r3, [sp, #8]
 810adc0:	2b00      	cmp	r3, #0
 810adc2:	bfc8      	it	gt
 810adc4:	461d      	movgt	r5, r3
 810adc6:	9b01      	ldr	r3, [sp, #4]
 810adc8:	bfd8      	it	le
 810adca:	2501      	movle	r5, #1
 810adcc:	441d      	add	r5, r3
 810adce:	f04f 0800 	mov.w	r8, #0
 810add2:	ee18 1a10 	vmov	r1, s16
 810add6:	2201      	movs	r2, #1
 810add8:	4620      	mov	r0, r4
 810adda:	f000 ff23 	bl	810bc24 <__lshift>
 810adde:	4631      	mov	r1, r6
 810ade0:	ee08 0a10 	vmov	s16, r0
 810ade4:	f000 ff8e 	bl	810bd04 <__mcmp>
 810ade8:	2800      	cmp	r0, #0
 810adea:	dc91      	bgt.n	810ad10 <_dtoa_r+0xaa8>
 810adec:	d102      	bne.n	810adf4 <_dtoa_r+0xb8c>
 810adee:	f01a 0f01 	tst.w	sl, #1
 810adf2:	d18d      	bne.n	810ad10 <_dtoa_r+0xaa8>
 810adf4:	462b      	mov	r3, r5
 810adf6:	461d      	mov	r5, r3
 810adf8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 810adfc:	2a30      	cmp	r2, #48	; 0x30
 810adfe:	d0fa      	beq.n	810adf6 <_dtoa_r+0xb8e>
 810ae00:	e6d7      	b.n	810abb2 <_dtoa_r+0x94a>
 810ae02:	9a01      	ldr	r2, [sp, #4]
 810ae04:	429a      	cmp	r2, r3
 810ae06:	d184      	bne.n	810ad12 <_dtoa_r+0xaaa>
 810ae08:	9b00      	ldr	r3, [sp, #0]
 810ae0a:	3301      	adds	r3, #1
 810ae0c:	9300      	str	r3, [sp, #0]
 810ae0e:	2331      	movs	r3, #49	; 0x31
 810ae10:	7013      	strb	r3, [r2, #0]
 810ae12:	e6ce      	b.n	810abb2 <_dtoa_r+0x94a>
 810ae14:	4b09      	ldr	r3, [pc, #36]	; (810ae3c <_dtoa_r+0xbd4>)
 810ae16:	f7ff ba95 	b.w	810a344 <_dtoa_r+0xdc>
 810ae1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 810ae1c:	2b00      	cmp	r3, #0
 810ae1e:	f47f aa6e 	bne.w	810a2fe <_dtoa_r+0x96>
 810ae22:	4b07      	ldr	r3, [pc, #28]	; (810ae40 <_dtoa_r+0xbd8>)
 810ae24:	f7ff ba8e 	b.w	810a344 <_dtoa_r+0xdc>
 810ae28:	9b02      	ldr	r3, [sp, #8]
 810ae2a:	2b00      	cmp	r3, #0
 810ae2c:	dcae      	bgt.n	810ad8c <_dtoa_r+0xb24>
 810ae2e:	9b06      	ldr	r3, [sp, #24]
 810ae30:	2b02      	cmp	r3, #2
 810ae32:	f73f aea8 	bgt.w	810ab86 <_dtoa_r+0x91e>
 810ae36:	e7a9      	b.n	810ad8c <_dtoa_r+0xb24>
 810ae38:	0810d200 	.word	0x0810d200
 810ae3c:	0810d000 	.word	0x0810d000
 810ae40:	0810d181 	.word	0x0810d181

0810ae44 <std>:
 810ae44:	2300      	movs	r3, #0
 810ae46:	b510      	push	{r4, lr}
 810ae48:	4604      	mov	r4, r0
 810ae4a:	e9c0 3300 	strd	r3, r3, [r0]
 810ae4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 810ae52:	6083      	str	r3, [r0, #8]
 810ae54:	8181      	strh	r1, [r0, #12]
 810ae56:	6643      	str	r3, [r0, #100]	; 0x64
 810ae58:	81c2      	strh	r2, [r0, #14]
 810ae5a:	6183      	str	r3, [r0, #24]
 810ae5c:	4619      	mov	r1, r3
 810ae5e:	2208      	movs	r2, #8
 810ae60:	305c      	adds	r0, #92	; 0x5c
 810ae62:	f7fd fc09 	bl	8108678 <memset>
 810ae66:	4b05      	ldr	r3, [pc, #20]	; (810ae7c <std+0x38>)
 810ae68:	6263      	str	r3, [r4, #36]	; 0x24
 810ae6a:	4b05      	ldr	r3, [pc, #20]	; (810ae80 <std+0x3c>)
 810ae6c:	62a3      	str	r3, [r4, #40]	; 0x28
 810ae6e:	4b05      	ldr	r3, [pc, #20]	; (810ae84 <std+0x40>)
 810ae70:	62e3      	str	r3, [r4, #44]	; 0x2c
 810ae72:	4b05      	ldr	r3, [pc, #20]	; (810ae88 <std+0x44>)
 810ae74:	6224      	str	r4, [r4, #32]
 810ae76:	6323      	str	r3, [r4, #48]	; 0x30
 810ae78:	bd10      	pop	{r4, pc}
 810ae7a:	bf00      	nop
 810ae7c:	0810c879 	.word	0x0810c879
 810ae80:	0810c89b 	.word	0x0810c89b
 810ae84:	0810c8d3 	.word	0x0810c8d3
 810ae88:	0810c8f7 	.word	0x0810c8f7

0810ae8c <_cleanup_r>:
 810ae8c:	4901      	ldr	r1, [pc, #4]	; (810ae94 <_cleanup_r+0x8>)
 810ae8e:	f000 b8af 	b.w	810aff0 <_fwalk_reent>
 810ae92:	bf00      	nop
 810ae94:	0810cc51 	.word	0x0810cc51

0810ae98 <__sfmoreglue>:
 810ae98:	b570      	push	{r4, r5, r6, lr}
 810ae9a:	2268      	movs	r2, #104	; 0x68
 810ae9c:	1e4d      	subs	r5, r1, #1
 810ae9e:	4355      	muls	r5, r2
 810aea0:	460e      	mov	r6, r1
 810aea2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 810aea6:	f001 f9a5 	bl	810c1f4 <_malloc_r>
 810aeaa:	4604      	mov	r4, r0
 810aeac:	b140      	cbz	r0, 810aec0 <__sfmoreglue+0x28>
 810aeae:	2100      	movs	r1, #0
 810aeb0:	e9c0 1600 	strd	r1, r6, [r0]
 810aeb4:	300c      	adds	r0, #12
 810aeb6:	60a0      	str	r0, [r4, #8]
 810aeb8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 810aebc:	f7fd fbdc 	bl	8108678 <memset>
 810aec0:	4620      	mov	r0, r4
 810aec2:	bd70      	pop	{r4, r5, r6, pc}

0810aec4 <__sfp_lock_acquire>:
 810aec4:	4801      	ldr	r0, [pc, #4]	; (810aecc <__sfp_lock_acquire+0x8>)
 810aec6:	f000 bc26 	b.w	810b716 <__retarget_lock_acquire_recursive>
 810aeca:	bf00      	nop
 810aecc:	10000349 	.word	0x10000349

0810aed0 <__sfp_lock_release>:
 810aed0:	4801      	ldr	r0, [pc, #4]	; (810aed8 <__sfp_lock_release+0x8>)
 810aed2:	f000 bc21 	b.w	810b718 <__retarget_lock_release_recursive>
 810aed6:	bf00      	nop
 810aed8:	10000349 	.word	0x10000349

0810aedc <__sinit_lock_acquire>:
 810aedc:	4801      	ldr	r0, [pc, #4]	; (810aee4 <__sinit_lock_acquire+0x8>)
 810aede:	f000 bc1a 	b.w	810b716 <__retarget_lock_acquire_recursive>
 810aee2:	bf00      	nop
 810aee4:	1000034a 	.word	0x1000034a

0810aee8 <__sinit_lock_release>:
 810aee8:	4801      	ldr	r0, [pc, #4]	; (810aef0 <__sinit_lock_release+0x8>)
 810aeea:	f000 bc15 	b.w	810b718 <__retarget_lock_release_recursive>
 810aeee:	bf00      	nop
 810aef0:	1000034a 	.word	0x1000034a

0810aef4 <__sinit>:
 810aef4:	b510      	push	{r4, lr}
 810aef6:	4604      	mov	r4, r0
 810aef8:	f7ff fff0 	bl	810aedc <__sinit_lock_acquire>
 810aefc:	69a3      	ldr	r3, [r4, #24]
 810aefe:	b11b      	cbz	r3, 810af08 <__sinit+0x14>
 810af00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 810af04:	f7ff bff0 	b.w	810aee8 <__sinit_lock_release>
 810af08:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 810af0c:	6523      	str	r3, [r4, #80]	; 0x50
 810af0e:	4b13      	ldr	r3, [pc, #76]	; (810af5c <__sinit+0x68>)
 810af10:	4a13      	ldr	r2, [pc, #76]	; (810af60 <__sinit+0x6c>)
 810af12:	681b      	ldr	r3, [r3, #0]
 810af14:	62a2      	str	r2, [r4, #40]	; 0x28
 810af16:	42a3      	cmp	r3, r4
 810af18:	bf04      	itt	eq
 810af1a:	2301      	moveq	r3, #1
 810af1c:	61a3      	streq	r3, [r4, #24]
 810af1e:	4620      	mov	r0, r4
 810af20:	f000 f820 	bl	810af64 <__sfp>
 810af24:	6060      	str	r0, [r4, #4]
 810af26:	4620      	mov	r0, r4
 810af28:	f000 f81c 	bl	810af64 <__sfp>
 810af2c:	60a0      	str	r0, [r4, #8]
 810af2e:	4620      	mov	r0, r4
 810af30:	f000 f818 	bl	810af64 <__sfp>
 810af34:	2200      	movs	r2, #0
 810af36:	60e0      	str	r0, [r4, #12]
 810af38:	2104      	movs	r1, #4
 810af3a:	6860      	ldr	r0, [r4, #4]
 810af3c:	f7ff ff82 	bl	810ae44 <std>
 810af40:	68a0      	ldr	r0, [r4, #8]
 810af42:	2201      	movs	r2, #1
 810af44:	2109      	movs	r1, #9
 810af46:	f7ff ff7d 	bl	810ae44 <std>
 810af4a:	68e0      	ldr	r0, [r4, #12]
 810af4c:	2202      	movs	r2, #2
 810af4e:	2112      	movs	r1, #18
 810af50:	f7ff ff78 	bl	810ae44 <std>
 810af54:	2301      	movs	r3, #1
 810af56:	61a3      	str	r3, [r4, #24]
 810af58:	e7d2      	b.n	810af00 <__sinit+0xc>
 810af5a:	bf00      	nop
 810af5c:	0810cfec 	.word	0x0810cfec
 810af60:	0810ae8d 	.word	0x0810ae8d

0810af64 <__sfp>:
 810af64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810af66:	4607      	mov	r7, r0
 810af68:	f7ff ffac 	bl	810aec4 <__sfp_lock_acquire>
 810af6c:	4b1e      	ldr	r3, [pc, #120]	; (810afe8 <__sfp+0x84>)
 810af6e:	681e      	ldr	r6, [r3, #0]
 810af70:	69b3      	ldr	r3, [r6, #24]
 810af72:	b913      	cbnz	r3, 810af7a <__sfp+0x16>
 810af74:	4630      	mov	r0, r6
 810af76:	f7ff ffbd 	bl	810aef4 <__sinit>
 810af7a:	3648      	adds	r6, #72	; 0x48
 810af7c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 810af80:	3b01      	subs	r3, #1
 810af82:	d503      	bpl.n	810af8c <__sfp+0x28>
 810af84:	6833      	ldr	r3, [r6, #0]
 810af86:	b30b      	cbz	r3, 810afcc <__sfp+0x68>
 810af88:	6836      	ldr	r6, [r6, #0]
 810af8a:	e7f7      	b.n	810af7c <__sfp+0x18>
 810af8c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 810af90:	b9d5      	cbnz	r5, 810afc8 <__sfp+0x64>
 810af92:	4b16      	ldr	r3, [pc, #88]	; (810afec <__sfp+0x88>)
 810af94:	60e3      	str	r3, [r4, #12]
 810af96:	f104 0058 	add.w	r0, r4, #88	; 0x58
 810af9a:	6665      	str	r5, [r4, #100]	; 0x64
 810af9c:	f000 fbba 	bl	810b714 <__retarget_lock_init_recursive>
 810afa0:	f7ff ff96 	bl	810aed0 <__sfp_lock_release>
 810afa4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 810afa8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 810afac:	6025      	str	r5, [r4, #0]
 810afae:	61a5      	str	r5, [r4, #24]
 810afb0:	2208      	movs	r2, #8
 810afb2:	4629      	mov	r1, r5
 810afb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 810afb8:	f7fd fb5e 	bl	8108678 <memset>
 810afbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 810afc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 810afc4:	4620      	mov	r0, r4
 810afc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810afc8:	3468      	adds	r4, #104	; 0x68
 810afca:	e7d9      	b.n	810af80 <__sfp+0x1c>
 810afcc:	2104      	movs	r1, #4
 810afce:	4638      	mov	r0, r7
 810afd0:	f7ff ff62 	bl	810ae98 <__sfmoreglue>
 810afd4:	4604      	mov	r4, r0
 810afd6:	6030      	str	r0, [r6, #0]
 810afd8:	2800      	cmp	r0, #0
 810afda:	d1d5      	bne.n	810af88 <__sfp+0x24>
 810afdc:	f7ff ff78 	bl	810aed0 <__sfp_lock_release>
 810afe0:	230c      	movs	r3, #12
 810afe2:	603b      	str	r3, [r7, #0]
 810afe4:	e7ee      	b.n	810afc4 <__sfp+0x60>
 810afe6:	bf00      	nop
 810afe8:	0810cfec 	.word	0x0810cfec
 810afec:	ffff0001 	.word	0xffff0001

0810aff0 <_fwalk_reent>:
 810aff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810aff4:	4606      	mov	r6, r0
 810aff6:	4688      	mov	r8, r1
 810aff8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 810affc:	2700      	movs	r7, #0
 810affe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 810b002:	f1b9 0901 	subs.w	r9, r9, #1
 810b006:	d505      	bpl.n	810b014 <_fwalk_reent+0x24>
 810b008:	6824      	ldr	r4, [r4, #0]
 810b00a:	2c00      	cmp	r4, #0
 810b00c:	d1f7      	bne.n	810affe <_fwalk_reent+0xe>
 810b00e:	4638      	mov	r0, r7
 810b010:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b014:	89ab      	ldrh	r3, [r5, #12]
 810b016:	2b01      	cmp	r3, #1
 810b018:	d907      	bls.n	810b02a <_fwalk_reent+0x3a>
 810b01a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 810b01e:	3301      	adds	r3, #1
 810b020:	d003      	beq.n	810b02a <_fwalk_reent+0x3a>
 810b022:	4629      	mov	r1, r5
 810b024:	4630      	mov	r0, r6
 810b026:	47c0      	blx	r8
 810b028:	4307      	orrs	r7, r0
 810b02a:	3568      	adds	r5, #104	; 0x68
 810b02c:	e7e9      	b.n	810b002 <_fwalk_reent+0x12>

0810b02e <rshift>:
 810b02e:	6903      	ldr	r3, [r0, #16]
 810b030:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 810b034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 810b038:	ea4f 1261 	mov.w	r2, r1, asr #5
 810b03c:	f100 0414 	add.w	r4, r0, #20
 810b040:	dd45      	ble.n	810b0ce <rshift+0xa0>
 810b042:	f011 011f 	ands.w	r1, r1, #31
 810b046:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 810b04a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 810b04e:	d10c      	bne.n	810b06a <rshift+0x3c>
 810b050:	f100 0710 	add.w	r7, r0, #16
 810b054:	4629      	mov	r1, r5
 810b056:	42b1      	cmp	r1, r6
 810b058:	d334      	bcc.n	810b0c4 <rshift+0x96>
 810b05a:	1a9b      	subs	r3, r3, r2
 810b05c:	009b      	lsls	r3, r3, #2
 810b05e:	1eea      	subs	r2, r5, #3
 810b060:	4296      	cmp	r6, r2
 810b062:	bf38      	it	cc
 810b064:	2300      	movcc	r3, #0
 810b066:	4423      	add	r3, r4
 810b068:	e015      	b.n	810b096 <rshift+0x68>
 810b06a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 810b06e:	f1c1 0820 	rsb	r8, r1, #32
 810b072:	40cf      	lsrs	r7, r1
 810b074:	f105 0e04 	add.w	lr, r5, #4
 810b078:	46a1      	mov	r9, r4
 810b07a:	4576      	cmp	r6, lr
 810b07c:	46f4      	mov	ip, lr
 810b07e:	d815      	bhi.n	810b0ac <rshift+0x7e>
 810b080:	1a9a      	subs	r2, r3, r2
 810b082:	0092      	lsls	r2, r2, #2
 810b084:	3a04      	subs	r2, #4
 810b086:	3501      	adds	r5, #1
 810b088:	42ae      	cmp	r6, r5
 810b08a:	bf38      	it	cc
 810b08c:	2200      	movcc	r2, #0
 810b08e:	18a3      	adds	r3, r4, r2
 810b090:	50a7      	str	r7, [r4, r2]
 810b092:	b107      	cbz	r7, 810b096 <rshift+0x68>
 810b094:	3304      	adds	r3, #4
 810b096:	1b1a      	subs	r2, r3, r4
 810b098:	42a3      	cmp	r3, r4
 810b09a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 810b09e:	bf08      	it	eq
 810b0a0:	2300      	moveq	r3, #0
 810b0a2:	6102      	str	r2, [r0, #16]
 810b0a4:	bf08      	it	eq
 810b0a6:	6143      	streq	r3, [r0, #20]
 810b0a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810b0ac:	f8dc c000 	ldr.w	ip, [ip]
 810b0b0:	fa0c fc08 	lsl.w	ip, ip, r8
 810b0b4:	ea4c 0707 	orr.w	r7, ip, r7
 810b0b8:	f849 7b04 	str.w	r7, [r9], #4
 810b0bc:	f85e 7b04 	ldr.w	r7, [lr], #4
 810b0c0:	40cf      	lsrs	r7, r1
 810b0c2:	e7da      	b.n	810b07a <rshift+0x4c>
 810b0c4:	f851 cb04 	ldr.w	ip, [r1], #4
 810b0c8:	f847 cf04 	str.w	ip, [r7, #4]!
 810b0cc:	e7c3      	b.n	810b056 <rshift+0x28>
 810b0ce:	4623      	mov	r3, r4
 810b0d0:	e7e1      	b.n	810b096 <rshift+0x68>

0810b0d2 <__hexdig_fun>:
 810b0d2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 810b0d6:	2b09      	cmp	r3, #9
 810b0d8:	d802      	bhi.n	810b0e0 <__hexdig_fun+0xe>
 810b0da:	3820      	subs	r0, #32
 810b0dc:	b2c0      	uxtb	r0, r0
 810b0de:	4770      	bx	lr
 810b0e0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 810b0e4:	2b05      	cmp	r3, #5
 810b0e6:	d801      	bhi.n	810b0ec <__hexdig_fun+0x1a>
 810b0e8:	3847      	subs	r0, #71	; 0x47
 810b0ea:	e7f7      	b.n	810b0dc <__hexdig_fun+0xa>
 810b0ec:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 810b0f0:	2b05      	cmp	r3, #5
 810b0f2:	d801      	bhi.n	810b0f8 <__hexdig_fun+0x26>
 810b0f4:	3827      	subs	r0, #39	; 0x27
 810b0f6:	e7f1      	b.n	810b0dc <__hexdig_fun+0xa>
 810b0f8:	2000      	movs	r0, #0
 810b0fa:	4770      	bx	lr

0810b0fc <__gethex>:
 810b0fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b100:	ed2d 8b02 	vpush	{d8}
 810b104:	b089      	sub	sp, #36	; 0x24
 810b106:	ee08 0a10 	vmov	s16, r0
 810b10a:	9304      	str	r3, [sp, #16]
 810b10c:	4bb4      	ldr	r3, [pc, #720]	; (810b3e0 <__gethex+0x2e4>)
 810b10e:	681b      	ldr	r3, [r3, #0]
 810b110:	9301      	str	r3, [sp, #4]
 810b112:	4618      	mov	r0, r3
 810b114:	468b      	mov	fp, r1
 810b116:	4690      	mov	r8, r2
 810b118:	f7f5 f8e2 	bl	81002e0 <strlen>
 810b11c:	9b01      	ldr	r3, [sp, #4]
 810b11e:	f8db 2000 	ldr.w	r2, [fp]
 810b122:	4403      	add	r3, r0
 810b124:	4682      	mov	sl, r0
 810b126:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 810b12a:	9305      	str	r3, [sp, #20]
 810b12c:	1c93      	adds	r3, r2, #2
 810b12e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 810b132:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 810b136:	32fe      	adds	r2, #254	; 0xfe
 810b138:	18d1      	adds	r1, r2, r3
 810b13a:	461f      	mov	r7, r3
 810b13c:	f813 0b01 	ldrb.w	r0, [r3], #1
 810b140:	9100      	str	r1, [sp, #0]
 810b142:	2830      	cmp	r0, #48	; 0x30
 810b144:	d0f8      	beq.n	810b138 <__gethex+0x3c>
 810b146:	f7ff ffc4 	bl	810b0d2 <__hexdig_fun>
 810b14a:	4604      	mov	r4, r0
 810b14c:	2800      	cmp	r0, #0
 810b14e:	d13a      	bne.n	810b1c6 <__gethex+0xca>
 810b150:	9901      	ldr	r1, [sp, #4]
 810b152:	4652      	mov	r2, sl
 810b154:	4638      	mov	r0, r7
 810b156:	f001 fbd2 	bl	810c8fe <strncmp>
 810b15a:	4605      	mov	r5, r0
 810b15c:	2800      	cmp	r0, #0
 810b15e:	d168      	bne.n	810b232 <__gethex+0x136>
 810b160:	f817 000a 	ldrb.w	r0, [r7, sl]
 810b164:	eb07 060a 	add.w	r6, r7, sl
 810b168:	f7ff ffb3 	bl	810b0d2 <__hexdig_fun>
 810b16c:	2800      	cmp	r0, #0
 810b16e:	d062      	beq.n	810b236 <__gethex+0x13a>
 810b170:	4633      	mov	r3, r6
 810b172:	7818      	ldrb	r0, [r3, #0]
 810b174:	2830      	cmp	r0, #48	; 0x30
 810b176:	461f      	mov	r7, r3
 810b178:	f103 0301 	add.w	r3, r3, #1
 810b17c:	d0f9      	beq.n	810b172 <__gethex+0x76>
 810b17e:	f7ff ffa8 	bl	810b0d2 <__hexdig_fun>
 810b182:	2301      	movs	r3, #1
 810b184:	fab0 f480 	clz	r4, r0
 810b188:	0964      	lsrs	r4, r4, #5
 810b18a:	4635      	mov	r5, r6
 810b18c:	9300      	str	r3, [sp, #0]
 810b18e:	463a      	mov	r2, r7
 810b190:	4616      	mov	r6, r2
 810b192:	3201      	adds	r2, #1
 810b194:	7830      	ldrb	r0, [r6, #0]
 810b196:	f7ff ff9c 	bl	810b0d2 <__hexdig_fun>
 810b19a:	2800      	cmp	r0, #0
 810b19c:	d1f8      	bne.n	810b190 <__gethex+0x94>
 810b19e:	9901      	ldr	r1, [sp, #4]
 810b1a0:	4652      	mov	r2, sl
 810b1a2:	4630      	mov	r0, r6
 810b1a4:	f001 fbab 	bl	810c8fe <strncmp>
 810b1a8:	b980      	cbnz	r0, 810b1cc <__gethex+0xd0>
 810b1aa:	b94d      	cbnz	r5, 810b1c0 <__gethex+0xc4>
 810b1ac:	eb06 050a 	add.w	r5, r6, sl
 810b1b0:	462a      	mov	r2, r5
 810b1b2:	4616      	mov	r6, r2
 810b1b4:	3201      	adds	r2, #1
 810b1b6:	7830      	ldrb	r0, [r6, #0]
 810b1b8:	f7ff ff8b 	bl	810b0d2 <__hexdig_fun>
 810b1bc:	2800      	cmp	r0, #0
 810b1be:	d1f8      	bne.n	810b1b2 <__gethex+0xb6>
 810b1c0:	1bad      	subs	r5, r5, r6
 810b1c2:	00ad      	lsls	r5, r5, #2
 810b1c4:	e004      	b.n	810b1d0 <__gethex+0xd4>
 810b1c6:	2400      	movs	r4, #0
 810b1c8:	4625      	mov	r5, r4
 810b1ca:	e7e0      	b.n	810b18e <__gethex+0x92>
 810b1cc:	2d00      	cmp	r5, #0
 810b1ce:	d1f7      	bne.n	810b1c0 <__gethex+0xc4>
 810b1d0:	7833      	ldrb	r3, [r6, #0]
 810b1d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 810b1d6:	2b50      	cmp	r3, #80	; 0x50
 810b1d8:	d13b      	bne.n	810b252 <__gethex+0x156>
 810b1da:	7873      	ldrb	r3, [r6, #1]
 810b1dc:	2b2b      	cmp	r3, #43	; 0x2b
 810b1de:	d02c      	beq.n	810b23a <__gethex+0x13e>
 810b1e0:	2b2d      	cmp	r3, #45	; 0x2d
 810b1e2:	d02e      	beq.n	810b242 <__gethex+0x146>
 810b1e4:	1c71      	adds	r1, r6, #1
 810b1e6:	f04f 0900 	mov.w	r9, #0
 810b1ea:	7808      	ldrb	r0, [r1, #0]
 810b1ec:	f7ff ff71 	bl	810b0d2 <__hexdig_fun>
 810b1f0:	1e43      	subs	r3, r0, #1
 810b1f2:	b2db      	uxtb	r3, r3
 810b1f4:	2b18      	cmp	r3, #24
 810b1f6:	d82c      	bhi.n	810b252 <__gethex+0x156>
 810b1f8:	f1a0 0210 	sub.w	r2, r0, #16
 810b1fc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 810b200:	f7ff ff67 	bl	810b0d2 <__hexdig_fun>
 810b204:	1e43      	subs	r3, r0, #1
 810b206:	b2db      	uxtb	r3, r3
 810b208:	2b18      	cmp	r3, #24
 810b20a:	d91d      	bls.n	810b248 <__gethex+0x14c>
 810b20c:	f1b9 0f00 	cmp.w	r9, #0
 810b210:	d000      	beq.n	810b214 <__gethex+0x118>
 810b212:	4252      	negs	r2, r2
 810b214:	4415      	add	r5, r2
 810b216:	f8cb 1000 	str.w	r1, [fp]
 810b21a:	b1e4      	cbz	r4, 810b256 <__gethex+0x15a>
 810b21c:	9b00      	ldr	r3, [sp, #0]
 810b21e:	2b00      	cmp	r3, #0
 810b220:	bf14      	ite	ne
 810b222:	2700      	movne	r7, #0
 810b224:	2706      	moveq	r7, #6
 810b226:	4638      	mov	r0, r7
 810b228:	b009      	add	sp, #36	; 0x24
 810b22a:	ecbd 8b02 	vpop	{d8}
 810b22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810b232:	463e      	mov	r6, r7
 810b234:	4625      	mov	r5, r4
 810b236:	2401      	movs	r4, #1
 810b238:	e7ca      	b.n	810b1d0 <__gethex+0xd4>
 810b23a:	f04f 0900 	mov.w	r9, #0
 810b23e:	1cb1      	adds	r1, r6, #2
 810b240:	e7d3      	b.n	810b1ea <__gethex+0xee>
 810b242:	f04f 0901 	mov.w	r9, #1
 810b246:	e7fa      	b.n	810b23e <__gethex+0x142>
 810b248:	230a      	movs	r3, #10
 810b24a:	fb03 0202 	mla	r2, r3, r2, r0
 810b24e:	3a10      	subs	r2, #16
 810b250:	e7d4      	b.n	810b1fc <__gethex+0x100>
 810b252:	4631      	mov	r1, r6
 810b254:	e7df      	b.n	810b216 <__gethex+0x11a>
 810b256:	1bf3      	subs	r3, r6, r7
 810b258:	3b01      	subs	r3, #1
 810b25a:	4621      	mov	r1, r4
 810b25c:	2b07      	cmp	r3, #7
 810b25e:	dc0b      	bgt.n	810b278 <__gethex+0x17c>
 810b260:	ee18 0a10 	vmov	r0, s16
 810b264:	f000 fa82 	bl	810b76c <_Balloc>
 810b268:	4604      	mov	r4, r0
 810b26a:	b940      	cbnz	r0, 810b27e <__gethex+0x182>
 810b26c:	4b5d      	ldr	r3, [pc, #372]	; (810b3e4 <__gethex+0x2e8>)
 810b26e:	4602      	mov	r2, r0
 810b270:	21de      	movs	r1, #222	; 0xde
 810b272:	485d      	ldr	r0, [pc, #372]	; (810b3e8 <__gethex+0x2ec>)
 810b274:	f001 fc38 	bl	810cae8 <__assert_func>
 810b278:	3101      	adds	r1, #1
 810b27a:	105b      	asrs	r3, r3, #1
 810b27c:	e7ee      	b.n	810b25c <__gethex+0x160>
 810b27e:	f100 0914 	add.w	r9, r0, #20
 810b282:	f04f 0b00 	mov.w	fp, #0
 810b286:	f1ca 0301 	rsb	r3, sl, #1
 810b28a:	f8cd 9008 	str.w	r9, [sp, #8]
 810b28e:	f8cd b000 	str.w	fp, [sp]
 810b292:	9306      	str	r3, [sp, #24]
 810b294:	42b7      	cmp	r7, r6
 810b296:	d340      	bcc.n	810b31a <__gethex+0x21e>
 810b298:	9802      	ldr	r0, [sp, #8]
 810b29a:	9b00      	ldr	r3, [sp, #0]
 810b29c:	f840 3b04 	str.w	r3, [r0], #4
 810b2a0:	eba0 0009 	sub.w	r0, r0, r9
 810b2a4:	1080      	asrs	r0, r0, #2
 810b2a6:	0146      	lsls	r6, r0, #5
 810b2a8:	6120      	str	r0, [r4, #16]
 810b2aa:	4618      	mov	r0, r3
 810b2ac:	f000 fb50 	bl	810b950 <__hi0bits>
 810b2b0:	1a30      	subs	r0, r6, r0
 810b2b2:	f8d8 6000 	ldr.w	r6, [r8]
 810b2b6:	42b0      	cmp	r0, r6
 810b2b8:	dd63      	ble.n	810b382 <__gethex+0x286>
 810b2ba:	1b87      	subs	r7, r0, r6
 810b2bc:	4639      	mov	r1, r7
 810b2be:	4620      	mov	r0, r4
 810b2c0:	f000 fef4 	bl	810c0ac <__any_on>
 810b2c4:	4682      	mov	sl, r0
 810b2c6:	b1a8      	cbz	r0, 810b2f4 <__gethex+0x1f8>
 810b2c8:	1e7b      	subs	r3, r7, #1
 810b2ca:	1159      	asrs	r1, r3, #5
 810b2cc:	f003 021f 	and.w	r2, r3, #31
 810b2d0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 810b2d4:	f04f 0a01 	mov.w	sl, #1
 810b2d8:	fa0a f202 	lsl.w	r2, sl, r2
 810b2dc:	420a      	tst	r2, r1
 810b2de:	d009      	beq.n	810b2f4 <__gethex+0x1f8>
 810b2e0:	4553      	cmp	r3, sl
 810b2e2:	dd05      	ble.n	810b2f0 <__gethex+0x1f4>
 810b2e4:	1eb9      	subs	r1, r7, #2
 810b2e6:	4620      	mov	r0, r4
 810b2e8:	f000 fee0 	bl	810c0ac <__any_on>
 810b2ec:	2800      	cmp	r0, #0
 810b2ee:	d145      	bne.n	810b37c <__gethex+0x280>
 810b2f0:	f04f 0a02 	mov.w	sl, #2
 810b2f4:	4639      	mov	r1, r7
 810b2f6:	4620      	mov	r0, r4
 810b2f8:	f7ff fe99 	bl	810b02e <rshift>
 810b2fc:	443d      	add	r5, r7
 810b2fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b302:	42ab      	cmp	r3, r5
 810b304:	da4c      	bge.n	810b3a0 <__gethex+0x2a4>
 810b306:	ee18 0a10 	vmov	r0, s16
 810b30a:	4621      	mov	r1, r4
 810b30c:	f000 fa6e 	bl	810b7ec <_Bfree>
 810b310:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b312:	2300      	movs	r3, #0
 810b314:	6013      	str	r3, [r2, #0]
 810b316:	27a3      	movs	r7, #163	; 0xa3
 810b318:	e785      	b.n	810b226 <__gethex+0x12a>
 810b31a:	1e73      	subs	r3, r6, #1
 810b31c:	9a05      	ldr	r2, [sp, #20]
 810b31e:	9303      	str	r3, [sp, #12]
 810b320:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 810b324:	4293      	cmp	r3, r2
 810b326:	d019      	beq.n	810b35c <__gethex+0x260>
 810b328:	f1bb 0f20 	cmp.w	fp, #32
 810b32c:	d107      	bne.n	810b33e <__gethex+0x242>
 810b32e:	9b02      	ldr	r3, [sp, #8]
 810b330:	9a00      	ldr	r2, [sp, #0]
 810b332:	f843 2b04 	str.w	r2, [r3], #4
 810b336:	9302      	str	r3, [sp, #8]
 810b338:	2300      	movs	r3, #0
 810b33a:	9300      	str	r3, [sp, #0]
 810b33c:	469b      	mov	fp, r3
 810b33e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 810b342:	f7ff fec6 	bl	810b0d2 <__hexdig_fun>
 810b346:	9b00      	ldr	r3, [sp, #0]
 810b348:	f000 000f 	and.w	r0, r0, #15
 810b34c:	fa00 f00b 	lsl.w	r0, r0, fp
 810b350:	4303      	orrs	r3, r0
 810b352:	9300      	str	r3, [sp, #0]
 810b354:	f10b 0b04 	add.w	fp, fp, #4
 810b358:	9b03      	ldr	r3, [sp, #12]
 810b35a:	e00d      	b.n	810b378 <__gethex+0x27c>
 810b35c:	9b03      	ldr	r3, [sp, #12]
 810b35e:	9a06      	ldr	r2, [sp, #24]
 810b360:	4413      	add	r3, r2
 810b362:	42bb      	cmp	r3, r7
 810b364:	d3e0      	bcc.n	810b328 <__gethex+0x22c>
 810b366:	4618      	mov	r0, r3
 810b368:	9901      	ldr	r1, [sp, #4]
 810b36a:	9307      	str	r3, [sp, #28]
 810b36c:	4652      	mov	r2, sl
 810b36e:	f001 fac6 	bl	810c8fe <strncmp>
 810b372:	9b07      	ldr	r3, [sp, #28]
 810b374:	2800      	cmp	r0, #0
 810b376:	d1d7      	bne.n	810b328 <__gethex+0x22c>
 810b378:	461e      	mov	r6, r3
 810b37a:	e78b      	b.n	810b294 <__gethex+0x198>
 810b37c:	f04f 0a03 	mov.w	sl, #3
 810b380:	e7b8      	b.n	810b2f4 <__gethex+0x1f8>
 810b382:	da0a      	bge.n	810b39a <__gethex+0x29e>
 810b384:	1a37      	subs	r7, r6, r0
 810b386:	4621      	mov	r1, r4
 810b388:	ee18 0a10 	vmov	r0, s16
 810b38c:	463a      	mov	r2, r7
 810b38e:	f000 fc49 	bl	810bc24 <__lshift>
 810b392:	1bed      	subs	r5, r5, r7
 810b394:	4604      	mov	r4, r0
 810b396:	f100 0914 	add.w	r9, r0, #20
 810b39a:	f04f 0a00 	mov.w	sl, #0
 810b39e:	e7ae      	b.n	810b2fe <__gethex+0x202>
 810b3a0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 810b3a4:	42a8      	cmp	r0, r5
 810b3a6:	dd72      	ble.n	810b48e <__gethex+0x392>
 810b3a8:	1b45      	subs	r5, r0, r5
 810b3aa:	42ae      	cmp	r6, r5
 810b3ac:	dc36      	bgt.n	810b41c <__gethex+0x320>
 810b3ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b3b2:	2b02      	cmp	r3, #2
 810b3b4:	d02a      	beq.n	810b40c <__gethex+0x310>
 810b3b6:	2b03      	cmp	r3, #3
 810b3b8:	d02c      	beq.n	810b414 <__gethex+0x318>
 810b3ba:	2b01      	cmp	r3, #1
 810b3bc:	d11c      	bne.n	810b3f8 <__gethex+0x2fc>
 810b3be:	42ae      	cmp	r6, r5
 810b3c0:	d11a      	bne.n	810b3f8 <__gethex+0x2fc>
 810b3c2:	2e01      	cmp	r6, #1
 810b3c4:	d112      	bne.n	810b3ec <__gethex+0x2f0>
 810b3c6:	9a04      	ldr	r2, [sp, #16]
 810b3c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 810b3cc:	6013      	str	r3, [r2, #0]
 810b3ce:	2301      	movs	r3, #1
 810b3d0:	6123      	str	r3, [r4, #16]
 810b3d2:	f8c9 3000 	str.w	r3, [r9]
 810b3d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b3d8:	2762      	movs	r7, #98	; 0x62
 810b3da:	601c      	str	r4, [r3, #0]
 810b3dc:	e723      	b.n	810b226 <__gethex+0x12a>
 810b3de:	bf00      	nop
 810b3e0:	0810d2dc 	.word	0x0810d2dc
 810b3e4:	0810d200 	.word	0x0810d200
 810b3e8:	0810d274 	.word	0x0810d274
 810b3ec:	1e71      	subs	r1, r6, #1
 810b3ee:	4620      	mov	r0, r4
 810b3f0:	f000 fe5c 	bl	810c0ac <__any_on>
 810b3f4:	2800      	cmp	r0, #0
 810b3f6:	d1e6      	bne.n	810b3c6 <__gethex+0x2ca>
 810b3f8:	ee18 0a10 	vmov	r0, s16
 810b3fc:	4621      	mov	r1, r4
 810b3fe:	f000 f9f5 	bl	810b7ec <_Bfree>
 810b402:	9a14      	ldr	r2, [sp, #80]	; 0x50
 810b404:	2300      	movs	r3, #0
 810b406:	6013      	str	r3, [r2, #0]
 810b408:	2750      	movs	r7, #80	; 0x50
 810b40a:	e70c      	b.n	810b226 <__gethex+0x12a>
 810b40c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b40e:	2b00      	cmp	r3, #0
 810b410:	d1f2      	bne.n	810b3f8 <__gethex+0x2fc>
 810b412:	e7d8      	b.n	810b3c6 <__gethex+0x2ca>
 810b414:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b416:	2b00      	cmp	r3, #0
 810b418:	d1d5      	bne.n	810b3c6 <__gethex+0x2ca>
 810b41a:	e7ed      	b.n	810b3f8 <__gethex+0x2fc>
 810b41c:	1e6f      	subs	r7, r5, #1
 810b41e:	f1ba 0f00 	cmp.w	sl, #0
 810b422:	d131      	bne.n	810b488 <__gethex+0x38c>
 810b424:	b127      	cbz	r7, 810b430 <__gethex+0x334>
 810b426:	4639      	mov	r1, r7
 810b428:	4620      	mov	r0, r4
 810b42a:	f000 fe3f 	bl	810c0ac <__any_on>
 810b42e:	4682      	mov	sl, r0
 810b430:	117b      	asrs	r3, r7, #5
 810b432:	2101      	movs	r1, #1
 810b434:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 810b438:	f007 071f 	and.w	r7, r7, #31
 810b43c:	fa01 f707 	lsl.w	r7, r1, r7
 810b440:	421f      	tst	r7, r3
 810b442:	4629      	mov	r1, r5
 810b444:	4620      	mov	r0, r4
 810b446:	bf18      	it	ne
 810b448:	f04a 0a02 	orrne.w	sl, sl, #2
 810b44c:	1b76      	subs	r6, r6, r5
 810b44e:	f7ff fdee 	bl	810b02e <rshift>
 810b452:	f8d8 5004 	ldr.w	r5, [r8, #4]
 810b456:	2702      	movs	r7, #2
 810b458:	f1ba 0f00 	cmp.w	sl, #0
 810b45c:	d048      	beq.n	810b4f0 <__gethex+0x3f4>
 810b45e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 810b462:	2b02      	cmp	r3, #2
 810b464:	d015      	beq.n	810b492 <__gethex+0x396>
 810b466:	2b03      	cmp	r3, #3
 810b468:	d017      	beq.n	810b49a <__gethex+0x39e>
 810b46a:	2b01      	cmp	r3, #1
 810b46c:	d109      	bne.n	810b482 <__gethex+0x386>
 810b46e:	f01a 0f02 	tst.w	sl, #2
 810b472:	d006      	beq.n	810b482 <__gethex+0x386>
 810b474:	f8d9 0000 	ldr.w	r0, [r9]
 810b478:	ea4a 0a00 	orr.w	sl, sl, r0
 810b47c:	f01a 0f01 	tst.w	sl, #1
 810b480:	d10e      	bne.n	810b4a0 <__gethex+0x3a4>
 810b482:	f047 0710 	orr.w	r7, r7, #16
 810b486:	e033      	b.n	810b4f0 <__gethex+0x3f4>
 810b488:	f04f 0a01 	mov.w	sl, #1
 810b48c:	e7d0      	b.n	810b430 <__gethex+0x334>
 810b48e:	2701      	movs	r7, #1
 810b490:	e7e2      	b.n	810b458 <__gethex+0x35c>
 810b492:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b494:	f1c3 0301 	rsb	r3, r3, #1
 810b498:	9315      	str	r3, [sp, #84]	; 0x54
 810b49a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 810b49c:	2b00      	cmp	r3, #0
 810b49e:	d0f0      	beq.n	810b482 <__gethex+0x386>
 810b4a0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 810b4a4:	f104 0314 	add.w	r3, r4, #20
 810b4a8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 810b4ac:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 810b4b0:	f04f 0c00 	mov.w	ip, #0
 810b4b4:	4618      	mov	r0, r3
 810b4b6:	f853 2b04 	ldr.w	r2, [r3], #4
 810b4ba:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 810b4be:	d01c      	beq.n	810b4fa <__gethex+0x3fe>
 810b4c0:	3201      	adds	r2, #1
 810b4c2:	6002      	str	r2, [r0, #0]
 810b4c4:	2f02      	cmp	r7, #2
 810b4c6:	f104 0314 	add.w	r3, r4, #20
 810b4ca:	d13f      	bne.n	810b54c <__gethex+0x450>
 810b4cc:	f8d8 2000 	ldr.w	r2, [r8]
 810b4d0:	3a01      	subs	r2, #1
 810b4d2:	42b2      	cmp	r2, r6
 810b4d4:	d10a      	bne.n	810b4ec <__gethex+0x3f0>
 810b4d6:	1171      	asrs	r1, r6, #5
 810b4d8:	2201      	movs	r2, #1
 810b4da:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 810b4de:	f006 061f 	and.w	r6, r6, #31
 810b4e2:	fa02 f606 	lsl.w	r6, r2, r6
 810b4e6:	421e      	tst	r6, r3
 810b4e8:	bf18      	it	ne
 810b4ea:	4617      	movne	r7, r2
 810b4ec:	f047 0720 	orr.w	r7, r7, #32
 810b4f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 810b4f2:	601c      	str	r4, [r3, #0]
 810b4f4:	9b04      	ldr	r3, [sp, #16]
 810b4f6:	601d      	str	r5, [r3, #0]
 810b4f8:	e695      	b.n	810b226 <__gethex+0x12a>
 810b4fa:	4299      	cmp	r1, r3
 810b4fc:	f843 cc04 	str.w	ip, [r3, #-4]
 810b500:	d8d8      	bhi.n	810b4b4 <__gethex+0x3b8>
 810b502:	68a3      	ldr	r3, [r4, #8]
 810b504:	459b      	cmp	fp, r3
 810b506:	db19      	blt.n	810b53c <__gethex+0x440>
 810b508:	6861      	ldr	r1, [r4, #4]
 810b50a:	ee18 0a10 	vmov	r0, s16
 810b50e:	3101      	adds	r1, #1
 810b510:	f000 f92c 	bl	810b76c <_Balloc>
 810b514:	4681      	mov	r9, r0
 810b516:	b918      	cbnz	r0, 810b520 <__gethex+0x424>
 810b518:	4b1a      	ldr	r3, [pc, #104]	; (810b584 <__gethex+0x488>)
 810b51a:	4602      	mov	r2, r0
 810b51c:	2184      	movs	r1, #132	; 0x84
 810b51e:	e6a8      	b.n	810b272 <__gethex+0x176>
 810b520:	6922      	ldr	r2, [r4, #16]
 810b522:	3202      	adds	r2, #2
 810b524:	f104 010c 	add.w	r1, r4, #12
 810b528:	0092      	lsls	r2, r2, #2
 810b52a:	300c      	adds	r0, #12
 810b52c:	f000 f910 	bl	810b750 <memcpy>
 810b530:	4621      	mov	r1, r4
 810b532:	ee18 0a10 	vmov	r0, s16
 810b536:	f000 f959 	bl	810b7ec <_Bfree>
 810b53a:	464c      	mov	r4, r9
 810b53c:	6923      	ldr	r3, [r4, #16]
 810b53e:	1c5a      	adds	r2, r3, #1
 810b540:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 810b544:	6122      	str	r2, [r4, #16]
 810b546:	2201      	movs	r2, #1
 810b548:	615a      	str	r2, [r3, #20]
 810b54a:	e7bb      	b.n	810b4c4 <__gethex+0x3c8>
 810b54c:	6922      	ldr	r2, [r4, #16]
 810b54e:	455a      	cmp	r2, fp
 810b550:	dd0b      	ble.n	810b56a <__gethex+0x46e>
 810b552:	2101      	movs	r1, #1
 810b554:	4620      	mov	r0, r4
 810b556:	f7ff fd6a 	bl	810b02e <rshift>
 810b55a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 810b55e:	3501      	adds	r5, #1
 810b560:	42ab      	cmp	r3, r5
 810b562:	f6ff aed0 	blt.w	810b306 <__gethex+0x20a>
 810b566:	2701      	movs	r7, #1
 810b568:	e7c0      	b.n	810b4ec <__gethex+0x3f0>
 810b56a:	f016 061f 	ands.w	r6, r6, #31
 810b56e:	d0fa      	beq.n	810b566 <__gethex+0x46a>
 810b570:	4453      	add	r3, sl
 810b572:	f1c6 0620 	rsb	r6, r6, #32
 810b576:	f853 0c04 	ldr.w	r0, [r3, #-4]
 810b57a:	f000 f9e9 	bl	810b950 <__hi0bits>
 810b57e:	42b0      	cmp	r0, r6
 810b580:	dbe7      	blt.n	810b552 <__gethex+0x456>
 810b582:	e7f0      	b.n	810b566 <__gethex+0x46a>
 810b584:	0810d200 	.word	0x0810d200

0810b588 <L_shift>:
 810b588:	f1c2 0208 	rsb	r2, r2, #8
 810b58c:	0092      	lsls	r2, r2, #2
 810b58e:	b570      	push	{r4, r5, r6, lr}
 810b590:	f1c2 0620 	rsb	r6, r2, #32
 810b594:	6843      	ldr	r3, [r0, #4]
 810b596:	6804      	ldr	r4, [r0, #0]
 810b598:	fa03 f506 	lsl.w	r5, r3, r6
 810b59c:	432c      	orrs	r4, r5
 810b59e:	40d3      	lsrs	r3, r2
 810b5a0:	6004      	str	r4, [r0, #0]
 810b5a2:	f840 3f04 	str.w	r3, [r0, #4]!
 810b5a6:	4288      	cmp	r0, r1
 810b5a8:	d3f4      	bcc.n	810b594 <L_shift+0xc>
 810b5aa:	bd70      	pop	{r4, r5, r6, pc}

0810b5ac <__match>:
 810b5ac:	b530      	push	{r4, r5, lr}
 810b5ae:	6803      	ldr	r3, [r0, #0]
 810b5b0:	3301      	adds	r3, #1
 810b5b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b5b6:	b914      	cbnz	r4, 810b5be <__match+0x12>
 810b5b8:	6003      	str	r3, [r0, #0]
 810b5ba:	2001      	movs	r0, #1
 810b5bc:	bd30      	pop	{r4, r5, pc}
 810b5be:	f813 2b01 	ldrb.w	r2, [r3], #1
 810b5c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 810b5c6:	2d19      	cmp	r5, #25
 810b5c8:	bf98      	it	ls
 810b5ca:	3220      	addls	r2, #32
 810b5cc:	42a2      	cmp	r2, r4
 810b5ce:	d0f0      	beq.n	810b5b2 <__match+0x6>
 810b5d0:	2000      	movs	r0, #0
 810b5d2:	e7f3      	b.n	810b5bc <__match+0x10>

0810b5d4 <__hexnan>:
 810b5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810b5d8:	680b      	ldr	r3, [r1, #0]
 810b5da:	115e      	asrs	r6, r3, #5
 810b5dc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 810b5e0:	f013 031f 	ands.w	r3, r3, #31
 810b5e4:	b087      	sub	sp, #28
 810b5e6:	bf18      	it	ne
 810b5e8:	3604      	addne	r6, #4
 810b5ea:	2500      	movs	r5, #0
 810b5ec:	1f37      	subs	r7, r6, #4
 810b5ee:	4690      	mov	r8, r2
 810b5f0:	6802      	ldr	r2, [r0, #0]
 810b5f2:	9301      	str	r3, [sp, #4]
 810b5f4:	4682      	mov	sl, r0
 810b5f6:	f846 5c04 	str.w	r5, [r6, #-4]
 810b5fa:	46b9      	mov	r9, r7
 810b5fc:	463c      	mov	r4, r7
 810b5fe:	9502      	str	r5, [sp, #8]
 810b600:	46ab      	mov	fp, r5
 810b602:	7851      	ldrb	r1, [r2, #1]
 810b604:	1c53      	adds	r3, r2, #1
 810b606:	9303      	str	r3, [sp, #12]
 810b608:	b341      	cbz	r1, 810b65c <__hexnan+0x88>
 810b60a:	4608      	mov	r0, r1
 810b60c:	9205      	str	r2, [sp, #20]
 810b60e:	9104      	str	r1, [sp, #16]
 810b610:	f7ff fd5f 	bl	810b0d2 <__hexdig_fun>
 810b614:	2800      	cmp	r0, #0
 810b616:	d14f      	bne.n	810b6b8 <__hexnan+0xe4>
 810b618:	9904      	ldr	r1, [sp, #16]
 810b61a:	9a05      	ldr	r2, [sp, #20]
 810b61c:	2920      	cmp	r1, #32
 810b61e:	d818      	bhi.n	810b652 <__hexnan+0x7e>
 810b620:	9b02      	ldr	r3, [sp, #8]
 810b622:	459b      	cmp	fp, r3
 810b624:	dd13      	ble.n	810b64e <__hexnan+0x7a>
 810b626:	454c      	cmp	r4, r9
 810b628:	d206      	bcs.n	810b638 <__hexnan+0x64>
 810b62a:	2d07      	cmp	r5, #7
 810b62c:	dc04      	bgt.n	810b638 <__hexnan+0x64>
 810b62e:	462a      	mov	r2, r5
 810b630:	4649      	mov	r1, r9
 810b632:	4620      	mov	r0, r4
 810b634:	f7ff ffa8 	bl	810b588 <L_shift>
 810b638:	4544      	cmp	r4, r8
 810b63a:	d950      	bls.n	810b6de <__hexnan+0x10a>
 810b63c:	2300      	movs	r3, #0
 810b63e:	f1a4 0904 	sub.w	r9, r4, #4
 810b642:	f844 3c04 	str.w	r3, [r4, #-4]
 810b646:	f8cd b008 	str.w	fp, [sp, #8]
 810b64a:	464c      	mov	r4, r9
 810b64c:	461d      	mov	r5, r3
 810b64e:	9a03      	ldr	r2, [sp, #12]
 810b650:	e7d7      	b.n	810b602 <__hexnan+0x2e>
 810b652:	2929      	cmp	r1, #41	; 0x29
 810b654:	d156      	bne.n	810b704 <__hexnan+0x130>
 810b656:	3202      	adds	r2, #2
 810b658:	f8ca 2000 	str.w	r2, [sl]
 810b65c:	f1bb 0f00 	cmp.w	fp, #0
 810b660:	d050      	beq.n	810b704 <__hexnan+0x130>
 810b662:	454c      	cmp	r4, r9
 810b664:	d206      	bcs.n	810b674 <__hexnan+0xa0>
 810b666:	2d07      	cmp	r5, #7
 810b668:	dc04      	bgt.n	810b674 <__hexnan+0xa0>
 810b66a:	462a      	mov	r2, r5
 810b66c:	4649      	mov	r1, r9
 810b66e:	4620      	mov	r0, r4
 810b670:	f7ff ff8a 	bl	810b588 <L_shift>
 810b674:	4544      	cmp	r4, r8
 810b676:	d934      	bls.n	810b6e2 <__hexnan+0x10e>
 810b678:	f1a8 0204 	sub.w	r2, r8, #4
 810b67c:	4623      	mov	r3, r4
 810b67e:	f853 1b04 	ldr.w	r1, [r3], #4
 810b682:	f842 1f04 	str.w	r1, [r2, #4]!
 810b686:	429f      	cmp	r7, r3
 810b688:	d2f9      	bcs.n	810b67e <__hexnan+0xaa>
 810b68a:	1b3b      	subs	r3, r7, r4
 810b68c:	f023 0303 	bic.w	r3, r3, #3
 810b690:	3304      	adds	r3, #4
 810b692:	3401      	adds	r4, #1
 810b694:	3e03      	subs	r6, #3
 810b696:	42b4      	cmp	r4, r6
 810b698:	bf88      	it	hi
 810b69a:	2304      	movhi	r3, #4
 810b69c:	4443      	add	r3, r8
 810b69e:	2200      	movs	r2, #0
 810b6a0:	f843 2b04 	str.w	r2, [r3], #4
 810b6a4:	429f      	cmp	r7, r3
 810b6a6:	d2fb      	bcs.n	810b6a0 <__hexnan+0xcc>
 810b6a8:	683b      	ldr	r3, [r7, #0]
 810b6aa:	b91b      	cbnz	r3, 810b6b4 <__hexnan+0xe0>
 810b6ac:	4547      	cmp	r7, r8
 810b6ae:	d127      	bne.n	810b700 <__hexnan+0x12c>
 810b6b0:	2301      	movs	r3, #1
 810b6b2:	603b      	str	r3, [r7, #0]
 810b6b4:	2005      	movs	r0, #5
 810b6b6:	e026      	b.n	810b706 <__hexnan+0x132>
 810b6b8:	3501      	adds	r5, #1
 810b6ba:	2d08      	cmp	r5, #8
 810b6bc:	f10b 0b01 	add.w	fp, fp, #1
 810b6c0:	dd06      	ble.n	810b6d0 <__hexnan+0xfc>
 810b6c2:	4544      	cmp	r4, r8
 810b6c4:	d9c3      	bls.n	810b64e <__hexnan+0x7a>
 810b6c6:	2300      	movs	r3, #0
 810b6c8:	f844 3c04 	str.w	r3, [r4, #-4]
 810b6cc:	2501      	movs	r5, #1
 810b6ce:	3c04      	subs	r4, #4
 810b6d0:	6822      	ldr	r2, [r4, #0]
 810b6d2:	f000 000f 	and.w	r0, r0, #15
 810b6d6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 810b6da:	6022      	str	r2, [r4, #0]
 810b6dc:	e7b7      	b.n	810b64e <__hexnan+0x7a>
 810b6de:	2508      	movs	r5, #8
 810b6e0:	e7b5      	b.n	810b64e <__hexnan+0x7a>
 810b6e2:	9b01      	ldr	r3, [sp, #4]
 810b6e4:	2b00      	cmp	r3, #0
 810b6e6:	d0df      	beq.n	810b6a8 <__hexnan+0xd4>
 810b6e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810b6ec:	f1c3 0320 	rsb	r3, r3, #32
 810b6f0:	fa22 f303 	lsr.w	r3, r2, r3
 810b6f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 810b6f8:	401a      	ands	r2, r3
 810b6fa:	f846 2c04 	str.w	r2, [r6, #-4]
 810b6fe:	e7d3      	b.n	810b6a8 <__hexnan+0xd4>
 810b700:	3f04      	subs	r7, #4
 810b702:	e7d1      	b.n	810b6a8 <__hexnan+0xd4>
 810b704:	2004      	movs	r0, #4
 810b706:	b007      	add	sp, #28
 810b708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810b70c <_localeconv_r>:
 810b70c:	4800      	ldr	r0, [pc, #0]	; (810b710 <_localeconv_r+0x4>)
 810b70e:	4770      	bx	lr
 810b710:	10000168 	.word	0x10000168

0810b714 <__retarget_lock_init_recursive>:
 810b714:	4770      	bx	lr

0810b716 <__retarget_lock_acquire_recursive>:
 810b716:	4770      	bx	lr

0810b718 <__retarget_lock_release_recursive>:
 810b718:	4770      	bx	lr
	...

0810b71c <malloc>:
 810b71c:	4b02      	ldr	r3, [pc, #8]	; (810b728 <malloc+0xc>)
 810b71e:	4601      	mov	r1, r0
 810b720:	6818      	ldr	r0, [r3, #0]
 810b722:	f000 bd67 	b.w	810c1f4 <_malloc_r>
 810b726:	bf00      	nop
 810b728:	10000010 	.word	0x10000010

0810b72c <__ascii_mbtowc>:
 810b72c:	b082      	sub	sp, #8
 810b72e:	b901      	cbnz	r1, 810b732 <__ascii_mbtowc+0x6>
 810b730:	a901      	add	r1, sp, #4
 810b732:	b142      	cbz	r2, 810b746 <__ascii_mbtowc+0x1a>
 810b734:	b14b      	cbz	r3, 810b74a <__ascii_mbtowc+0x1e>
 810b736:	7813      	ldrb	r3, [r2, #0]
 810b738:	600b      	str	r3, [r1, #0]
 810b73a:	7812      	ldrb	r2, [r2, #0]
 810b73c:	1e10      	subs	r0, r2, #0
 810b73e:	bf18      	it	ne
 810b740:	2001      	movne	r0, #1
 810b742:	b002      	add	sp, #8
 810b744:	4770      	bx	lr
 810b746:	4610      	mov	r0, r2
 810b748:	e7fb      	b.n	810b742 <__ascii_mbtowc+0x16>
 810b74a:	f06f 0001 	mvn.w	r0, #1
 810b74e:	e7f8      	b.n	810b742 <__ascii_mbtowc+0x16>

0810b750 <memcpy>:
 810b750:	440a      	add	r2, r1
 810b752:	4291      	cmp	r1, r2
 810b754:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 810b758:	d100      	bne.n	810b75c <memcpy+0xc>
 810b75a:	4770      	bx	lr
 810b75c:	b510      	push	{r4, lr}
 810b75e:	f811 4b01 	ldrb.w	r4, [r1], #1
 810b762:	f803 4f01 	strb.w	r4, [r3, #1]!
 810b766:	4291      	cmp	r1, r2
 810b768:	d1f9      	bne.n	810b75e <memcpy+0xe>
 810b76a:	bd10      	pop	{r4, pc}

0810b76c <_Balloc>:
 810b76c:	b570      	push	{r4, r5, r6, lr}
 810b76e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810b770:	4604      	mov	r4, r0
 810b772:	460d      	mov	r5, r1
 810b774:	b976      	cbnz	r6, 810b794 <_Balloc+0x28>
 810b776:	2010      	movs	r0, #16
 810b778:	f7ff ffd0 	bl	810b71c <malloc>
 810b77c:	4602      	mov	r2, r0
 810b77e:	6260      	str	r0, [r4, #36]	; 0x24
 810b780:	b920      	cbnz	r0, 810b78c <_Balloc+0x20>
 810b782:	4b18      	ldr	r3, [pc, #96]	; (810b7e4 <_Balloc+0x78>)
 810b784:	4818      	ldr	r0, [pc, #96]	; (810b7e8 <_Balloc+0x7c>)
 810b786:	2166      	movs	r1, #102	; 0x66
 810b788:	f001 f9ae 	bl	810cae8 <__assert_func>
 810b78c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810b790:	6006      	str	r6, [r0, #0]
 810b792:	60c6      	str	r6, [r0, #12]
 810b794:	6a66      	ldr	r6, [r4, #36]	; 0x24
 810b796:	68f3      	ldr	r3, [r6, #12]
 810b798:	b183      	cbz	r3, 810b7bc <_Balloc+0x50>
 810b79a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810b79c:	68db      	ldr	r3, [r3, #12]
 810b79e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 810b7a2:	b9b8      	cbnz	r0, 810b7d4 <_Balloc+0x68>
 810b7a4:	2101      	movs	r1, #1
 810b7a6:	fa01 f605 	lsl.w	r6, r1, r5
 810b7aa:	1d72      	adds	r2, r6, #5
 810b7ac:	0092      	lsls	r2, r2, #2
 810b7ae:	4620      	mov	r0, r4
 810b7b0:	f000 fc9d 	bl	810c0ee <_calloc_r>
 810b7b4:	b160      	cbz	r0, 810b7d0 <_Balloc+0x64>
 810b7b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 810b7ba:	e00e      	b.n	810b7da <_Balloc+0x6e>
 810b7bc:	2221      	movs	r2, #33	; 0x21
 810b7be:	2104      	movs	r1, #4
 810b7c0:	4620      	mov	r0, r4
 810b7c2:	f000 fc94 	bl	810c0ee <_calloc_r>
 810b7c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 810b7c8:	60f0      	str	r0, [r6, #12]
 810b7ca:	68db      	ldr	r3, [r3, #12]
 810b7cc:	2b00      	cmp	r3, #0
 810b7ce:	d1e4      	bne.n	810b79a <_Balloc+0x2e>
 810b7d0:	2000      	movs	r0, #0
 810b7d2:	bd70      	pop	{r4, r5, r6, pc}
 810b7d4:	6802      	ldr	r2, [r0, #0]
 810b7d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 810b7da:	2300      	movs	r3, #0
 810b7dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 810b7e0:	e7f7      	b.n	810b7d2 <_Balloc+0x66>
 810b7e2:	bf00      	nop
 810b7e4:	0810d18e 	.word	0x0810d18e
 810b7e8:	0810d2f0 	.word	0x0810d2f0

0810b7ec <_Bfree>:
 810b7ec:	b570      	push	{r4, r5, r6, lr}
 810b7ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 810b7f0:	4605      	mov	r5, r0
 810b7f2:	460c      	mov	r4, r1
 810b7f4:	b976      	cbnz	r6, 810b814 <_Bfree+0x28>
 810b7f6:	2010      	movs	r0, #16
 810b7f8:	f7ff ff90 	bl	810b71c <malloc>
 810b7fc:	4602      	mov	r2, r0
 810b7fe:	6268      	str	r0, [r5, #36]	; 0x24
 810b800:	b920      	cbnz	r0, 810b80c <_Bfree+0x20>
 810b802:	4b09      	ldr	r3, [pc, #36]	; (810b828 <_Bfree+0x3c>)
 810b804:	4809      	ldr	r0, [pc, #36]	; (810b82c <_Bfree+0x40>)
 810b806:	218a      	movs	r1, #138	; 0x8a
 810b808:	f001 f96e 	bl	810cae8 <__assert_func>
 810b80c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 810b810:	6006      	str	r6, [r0, #0]
 810b812:	60c6      	str	r6, [r0, #12]
 810b814:	b13c      	cbz	r4, 810b826 <_Bfree+0x3a>
 810b816:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 810b818:	6862      	ldr	r2, [r4, #4]
 810b81a:	68db      	ldr	r3, [r3, #12]
 810b81c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 810b820:	6021      	str	r1, [r4, #0]
 810b822:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 810b826:	bd70      	pop	{r4, r5, r6, pc}
 810b828:	0810d18e 	.word	0x0810d18e
 810b82c:	0810d2f0 	.word	0x0810d2f0

0810b830 <__multadd>:
 810b830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810b834:	690d      	ldr	r5, [r1, #16]
 810b836:	4607      	mov	r7, r0
 810b838:	460c      	mov	r4, r1
 810b83a:	461e      	mov	r6, r3
 810b83c:	f101 0c14 	add.w	ip, r1, #20
 810b840:	2000      	movs	r0, #0
 810b842:	f8dc 3000 	ldr.w	r3, [ip]
 810b846:	b299      	uxth	r1, r3
 810b848:	fb02 6101 	mla	r1, r2, r1, r6
 810b84c:	0c1e      	lsrs	r6, r3, #16
 810b84e:	0c0b      	lsrs	r3, r1, #16
 810b850:	fb02 3306 	mla	r3, r2, r6, r3
 810b854:	b289      	uxth	r1, r1
 810b856:	3001      	adds	r0, #1
 810b858:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 810b85c:	4285      	cmp	r5, r0
 810b85e:	f84c 1b04 	str.w	r1, [ip], #4
 810b862:	ea4f 4613 	mov.w	r6, r3, lsr #16
 810b866:	dcec      	bgt.n	810b842 <__multadd+0x12>
 810b868:	b30e      	cbz	r6, 810b8ae <__multadd+0x7e>
 810b86a:	68a3      	ldr	r3, [r4, #8]
 810b86c:	42ab      	cmp	r3, r5
 810b86e:	dc19      	bgt.n	810b8a4 <__multadd+0x74>
 810b870:	6861      	ldr	r1, [r4, #4]
 810b872:	4638      	mov	r0, r7
 810b874:	3101      	adds	r1, #1
 810b876:	f7ff ff79 	bl	810b76c <_Balloc>
 810b87a:	4680      	mov	r8, r0
 810b87c:	b928      	cbnz	r0, 810b88a <__multadd+0x5a>
 810b87e:	4602      	mov	r2, r0
 810b880:	4b0c      	ldr	r3, [pc, #48]	; (810b8b4 <__multadd+0x84>)
 810b882:	480d      	ldr	r0, [pc, #52]	; (810b8b8 <__multadd+0x88>)
 810b884:	21b5      	movs	r1, #181	; 0xb5
 810b886:	f001 f92f 	bl	810cae8 <__assert_func>
 810b88a:	6922      	ldr	r2, [r4, #16]
 810b88c:	3202      	adds	r2, #2
 810b88e:	f104 010c 	add.w	r1, r4, #12
 810b892:	0092      	lsls	r2, r2, #2
 810b894:	300c      	adds	r0, #12
 810b896:	f7ff ff5b 	bl	810b750 <memcpy>
 810b89a:	4621      	mov	r1, r4
 810b89c:	4638      	mov	r0, r7
 810b89e:	f7ff ffa5 	bl	810b7ec <_Bfree>
 810b8a2:	4644      	mov	r4, r8
 810b8a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 810b8a8:	3501      	adds	r5, #1
 810b8aa:	615e      	str	r6, [r3, #20]
 810b8ac:	6125      	str	r5, [r4, #16]
 810b8ae:	4620      	mov	r0, r4
 810b8b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810b8b4:	0810d200 	.word	0x0810d200
 810b8b8:	0810d2f0 	.word	0x0810d2f0

0810b8bc <__s2b>:
 810b8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810b8c0:	460c      	mov	r4, r1
 810b8c2:	4615      	mov	r5, r2
 810b8c4:	461f      	mov	r7, r3
 810b8c6:	2209      	movs	r2, #9
 810b8c8:	3308      	adds	r3, #8
 810b8ca:	4606      	mov	r6, r0
 810b8cc:	fb93 f3f2 	sdiv	r3, r3, r2
 810b8d0:	2100      	movs	r1, #0
 810b8d2:	2201      	movs	r2, #1
 810b8d4:	429a      	cmp	r2, r3
 810b8d6:	db09      	blt.n	810b8ec <__s2b+0x30>
 810b8d8:	4630      	mov	r0, r6
 810b8da:	f7ff ff47 	bl	810b76c <_Balloc>
 810b8de:	b940      	cbnz	r0, 810b8f2 <__s2b+0x36>
 810b8e0:	4602      	mov	r2, r0
 810b8e2:	4b19      	ldr	r3, [pc, #100]	; (810b948 <__s2b+0x8c>)
 810b8e4:	4819      	ldr	r0, [pc, #100]	; (810b94c <__s2b+0x90>)
 810b8e6:	21ce      	movs	r1, #206	; 0xce
 810b8e8:	f001 f8fe 	bl	810cae8 <__assert_func>
 810b8ec:	0052      	lsls	r2, r2, #1
 810b8ee:	3101      	adds	r1, #1
 810b8f0:	e7f0      	b.n	810b8d4 <__s2b+0x18>
 810b8f2:	9b08      	ldr	r3, [sp, #32]
 810b8f4:	6143      	str	r3, [r0, #20]
 810b8f6:	2d09      	cmp	r5, #9
 810b8f8:	f04f 0301 	mov.w	r3, #1
 810b8fc:	6103      	str	r3, [r0, #16]
 810b8fe:	dd16      	ble.n	810b92e <__s2b+0x72>
 810b900:	f104 0909 	add.w	r9, r4, #9
 810b904:	46c8      	mov	r8, r9
 810b906:	442c      	add	r4, r5
 810b908:	f818 3b01 	ldrb.w	r3, [r8], #1
 810b90c:	4601      	mov	r1, r0
 810b90e:	3b30      	subs	r3, #48	; 0x30
 810b910:	220a      	movs	r2, #10
 810b912:	4630      	mov	r0, r6
 810b914:	f7ff ff8c 	bl	810b830 <__multadd>
 810b918:	45a0      	cmp	r8, r4
 810b91a:	d1f5      	bne.n	810b908 <__s2b+0x4c>
 810b91c:	f1a5 0408 	sub.w	r4, r5, #8
 810b920:	444c      	add	r4, r9
 810b922:	1b2d      	subs	r5, r5, r4
 810b924:	1963      	adds	r3, r4, r5
 810b926:	42bb      	cmp	r3, r7
 810b928:	db04      	blt.n	810b934 <__s2b+0x78>
 810b92a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810b92e:	340a      	adds	r4, #10
 810b930:	2509      	movs	r5, #9
 810b932:	e7f6      	b.n	810b922 <__s2b+0x66>
 810b934:	f814 3b01 	ldrb.w	r3, [r4], #1
 810b938:	4601      	mov	r1, r0
 810b93a:	3b30      	subs	r3, #48	; 0x30
 810b93c:	220a      	movs	r2, #10
 810b93e:	4630      	mov	r0, r6
 810b940:	f7ff ff76 	bl	810b830 <__multadd>
 810b944:	e7ee      	b.n	810b924 <__s2b+0x68>
 810b946:	bf00      	nop
 810b948:	0810d200 	.word	0x0810d200
 810b94c:	0810d2f0 	.word	0x0810d2f0

0810b950 <__hi0bits>:
 810b950:	0c03      	lsrs	r3, r0, #16
 810b952:	041b      	lsls	r3, r3, #16
 810b954:	b9d3      	cbnz	r3, 810b98c <__hi0bits+0x3c>
 810b956:	0400      	lsls	r0, r0, #16
 810b958:	2310      	movs	r3, #16
 810b95a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 810b95e:	bf04      	itt	eq
 810b960:	0200      	lsleq	r0, r0, #8
 810b962:	3308      	addeq	r3, #8
 810b964:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 810b968:	bf04      	itt	eq
 810b96a:	0100      	lsleq	r0, r0, #4
 810b96c:	3304      	addeq	r3, #4
 810b96e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 810b972:	bf04      	itt	eq
 810b974:	0080      	lsleq	r0, r0, #2
 810b976:	3302      	addeq	r3, #2
 810b978:	2800      	cmp	r0, #0
 810b97a:	db05      	blt.n	810b988 <__hi0bits+0x38>
 810b97c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 810b980:	f103 0301 	add.w	r3, r3, #1
 810b984:	bf08      	it	eq
 810b986:	2320      	moveq	r3, #32
 810b988:	4618      	mov	r0, r3
 810b98a:	4770      	bx	lr
 810b98c:	2300      	movs	r3, #0
 810b98e:	e7e4      	b.n	810b95a <__hi0bits+0xa>

0810b990 <__lo0bits>:
 810b990:	6803      	ldr	r3, [r0, #0]
 810b992:	f013 0207 	ands.w	r2, r3, #7
 810b996:	4601      	mov	r1, r0
 810b998:	d00b      	beq.n	810b9b2 <__lo0bits+0x22>
 810b99a:	07da      	lsls	r2, r3, #31
 810b99c:	d423      	bmi.n	810b9e6 <__lo0bits+0x56>
 810b99e:	0798      	lsls	r0, r3, #30
 810b9a0:	bf49      	itett	mi
 810b9a2:	085b      	lsrmi	r3, r3, #1
 810b9a4:	089b      	lsrpl	r3, r3, #2
 810b9a6:	2001      	movmi	r0, #1
 810b9a8:	600b      	strmi	r3, [r1, #0]
 810b9aa:	bf5c      	itt	pl
 810b9ac:	600b      	strpl	r3, [r1, #0]
 810b9ae:	2002      	movpl	r0, #2
 810b9b0:	4770      	bx	lr
 810b9b2:	b298      	uxth	r0, r3
 810b9b4:	b9a8      	cbnz	r0, 810b9e2 <__lo0bits+0x52>
 810b9b6:	0c1b      	lsrs	r3, r3, #16
 810b9b8:	2010      	movs	r0, #16
 810b9ba:	b2da      	uxtb	r2, r3
 810b9bc:	b90a      	cbnz	r2, 810b9c2 <__lo0bits+0x32>
 810b9be:	3008      	adds	r0, #8
 810b9c0:	0a1b      	lsrs	r3, r3, #8
 810b9c2:	071a      	lsls	r2, r3, #28
 810b9c4:	bf04      	itt	eq
 810b9c6:	091b      	lsreq	r3, r3, #4
 810b9c8:	3004      	addeq	r0, #4
 810b9ca:	079a      	lsls	r2, r3, #30
 810b9cc:	bf04      	itt	eq
 810b9ce:	089b      	lsreq	r3, r3, #2
 810b9d0:	3002      	addeq	r0, #2
 810b9d2:	07da      	lsls	r2, r3, #31
 810b9d4:	d403      	bmi.n	810b9de <__lo0bits+0x4e>
 810b9d6:	085b      	lsrs	r3, r3, #1
 810b9d8:	f100 0001 	add.w	r0, r0, #1
 810b9dc:	d005      	beq.n	810b9ea <__lo0bits+0x5a>
 810b9de:	600b      	str	r3, [r1, #0]
 810b9e0:	4770      	bx	lr
 810b9e2:	4610      	mov	r0, r2
 810b9e4:	e7e9      	b.n	810b9ba <__lo0bits+0x2a>
 810b9e6:	2000      	movs	r0, #0
 810b9e8:	4770      	bx	lr
 810b9ea:	2020      	movs	r0, #32
 810b9ec:	4770      	bx	lr
	...

0810b9f0 <__i2b>:
 810b9f0:	b510      	push	{r4, lr}
 810b9f2:	460c      	mov	r4, r1
 810b9f4:	2101      	movs	r1, #1
 810b9f6:	f7ff feb9 	bl	810b76c <_Balloc>
 810b9fa:	4602      	mov	r2, r0
 810b9fc:	b928      	cbnz	r0, 810ba0a <__i2b+0x1a>
 810b9fe:	4b05      	ldr	r3, [pc, #20]	; (810ba14 <__i2b+0x24>)
 810ba00:	4805      	ldr	r0, [pc, #20]	; (810ba18 <__i2b+0x28>)
 810ba02:	f44f 71a0 	mov.w	r1, #320	; 0x140
 810ba06:	f001 f86f 	bl	810cae8 <__assert_func>
 810ba0a:	2301      	movs	r3, #1
 810ba0c:	6144      	str	r4, [r0, #20]
 810ba0e:	6103      	str	r3, [r0, #16]
 810ba10:	bd10      	pop	{r4, pc}
 810ba12:	bf00      	nop
 810ba14:	0810d200 	.word	0x0810d200
 810ba18:	0810d2f0 	.word	0x0810d2f0

0810ba1c <__multiply>:
 810ba1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810ba20:	4691      	mov	r9, r2
 810ba22:	690a      	ldr	r2, [r1, #16]
 810ba24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810ba28:	429a      	cmp	r2, r3
 810ba2a:	bfb8      	it	lt
 810ba2c:	460b      	movlt	r3, r1
 810ba2e:	460c      	mov	r4, r1
 810ba30:	bfbc      	itt	lt
 810ba32:	464c      	movlt	r4, r9
 810ba34:	4699      	movlt	r9, r3
 810ba36:	6927      	ldr	r7, [r4, #16]
 810ba38:	f8d9 a010 	ldr.w	sl, [r9, #16]
 810ba3c:	68a3      	ldr	r3, [r4, #8]
 810ba3e:	6861      	ldr	r1, [r4, #4]
 810ba40:	eb07 060a 	add.w	r6, r7, sl
 810ba44:	42b3      	cmp	r3, r6
 810ba46:	b085      	sub	sp, #20
 810ba48:	bfb8      	it	lt
 810ba4a:	3101      	addlt	r1, #1
 810ba4c:	f7ff fe8e 	bl	810b76c <_Balloc>
 810ba50:	b930      	cbnz	r0, 810ba60 <__multiply+0x44>
 810ba52:	4602      	mov	r2, r0
 810ba54:	4b44      	ldr	r3, [pc, #272]	; (810bb68 <__multiply+0x14c>)
 810ba56:	4845      	ldr	r0, [pc, #276]	; (810bb6c <__multiply+0x150>)
 810ba58:	f240 115d 	movw	r1, #349	; 0x15d
 810ba5c:	f001 f844 	bl	810cae8 <__assert_func>
 810ba60:	f100 0514 	add.w	r5, r0, #20
 810ba64:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 810ba68:	462b      	mov	r3, r5
 810ba6a:	2200      	movs	r2, #0
 810ba6c:	4543      	cmp	r3, r8
 810ba6e:	d321      	bcc.n	810bab4 <__multiply+0x98>
 810ba70:	f104 0314 	add.w	r3, r4, #20
 810ba74:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 810ba78:	f109 0314 	add.w	r3, r9, #20
 810ba7c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 810ba80:	9202      	str	r2, [sp, #8]
 810ba82:	1b3a      	subs	r2, r7, r4
 810ba84:	3a15      	subs	r2, #21
 810ba86:	f022 0203 	bic.w	r2, r2, #3
 810ba8a:	3204      	adds	r2, #4
 810ba8c:	f104 0115 	add.w	r1, r4, #21
 810ba90:	428f      	cmp	r7, r1
 810ba92:	bf38      	it	cc
 810ba94:	2204      	movcc	r2, #4
 810ba96:	9201      	str	r2, [sp, #4]
 810ba98:	9a02      	ldr	r2, [sp, #8]
 810ba9a:	9303      	str	r3, [sp, #12]
 810ba9c:	429a      	cmp	r2, r3
 810ba9e:	d80c      	bhi.n	810baba <__multiply+0x9e>
 810baa0:	2e00      	cmp	r6, #0
 810baa2:	dd03      	ble.n	810baac <__multiply+0x90>
 810baa4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 810baa8:	2b00      	cmp	r3, #0
 810baaa:	d05a      	beq.n	810bb62 <__multiply+0x146>
 810baac:	6106      	str	r6, [r0, #16]
 810baae:	b005      	add	sp, #20
 810bab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bab4:	f843 2b04 	str.w	r2, [r3], #4
 810bab8:	e7d8      	b.n	810ba6c <__multiply+0x50>
 810baba:	f8b3 a000 	ldrh.w	sl, [r3]
 810babe:	f1ba 0f00 	cmp.w	sl, #0
 810bac2:	d024      	beq.n	810bb0e <__multiply+0xf2>
 810bac4:	f104 0e14 	add.w	lr, r4, #20
 810bac8:	46a9      	mov	r9, r5
 810baca:	f04f 0c00 	mov.w	ip, #0
 810bace:	f85e 2b04 	ldr.w	r2, [lr], #4
 810bad2:	f8d9 1000 	ldr.w	r1, [r9]
 810bad6:	fa1f fb82 	uxth.w	fp, r2
 810bada:	b289      	uxth	r1, r1
 810badc:	fb0a 110b 	mla	r1, sl, fp, r1
 810bae0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 810bae4:	f8d9 2000 	ldr.w	r2, [r9]
 810bae8:	4461      	add	r1, ip
 810baea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810baee:	fb0a c20b 	mla	r2, sl, fp, ip
 810baf2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 810baf6:	b289      	uxth	r1, r1
 810baf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 810bafc:	4577      	cmp	r7, lr
 810bafe:	f849 1b04 	str.w	r1, [r9], #4
 810bb02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 810bb06:	d8e2      	bhi.n	810bace <__multiply+0xb2>
 810bb08:	9a01      	ldr	r2, [sp, #4]
 810bb0a:	f845 c002 	str.w	ip, [r5, r2]
 810bb0e:	9a03      	ldr	r2, [sp, #12]
 810bb10:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 810bb14:	3304      	adds	r3, #4
 810bb16:	f1b9 0f00 	cmp.w	r9, #0
 810bb1a:	d020      	beq.n	810bb5e <__multiply+0x142>
 810bb1c:	6829      	ldr	r1, [r5, #0]
 810bb1e:	f104 0c14 	add.w	ip, r4, #20
 810bb22:	46ae      	mov	lr, r5
 810bb24:	f04f 0a00 	mov.w	sl, #0
 810bb28:	f8bc b000 	ldrh.w	fp, [ip]
 810bb2c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 810bb30:	fb09 220b 	mla	r2, r9, fp, r2
 810bb34:	4492      	add	sl, r2
 810bb36:	b289      	uxth	r1, r1
 810bb38:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 810bb3c:	f84e 1b04 	str.w	r1, [lr], #4
 810bb40:	f85c 2b04 	ldr.w	r2, [ip], #4
 810bb44:	f8be 1000 	ldrh.w	r1, [lr]
 810bb48:	0c12      	lsrs	r2, r2, #16
 810bb4a:	fb09 1102 	mla	r1, r9, r2, r1
 810bb4e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 810bb52:	4567      	cmp	r7, ip
 810bb54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 810bb58:	d8e6      	bhi.n	810bb28 <__multiply+0x10c>
 810bb5a:	9a01      	ldr	r2, [sp, #4]
 810bb5c:	50a9      	str	r1, [r5, r2]
 810bb5e:	3504      	adds	r5, #4
 810bb60:	e79a      	b.n	810ba98 <__multiply+0x7c>
 810bb62:	3e01      	subs	r6, #1
 810bb64:	e79c      	b.n	810baa0 <__multiply+0x84>
 810bb66:	bf00      	nop
 810bb68:	0810d200 	.word	0x0810d200
 810bb6c:	0810d2f0 	.word	0x0810d2f0

0810bb70 <__pow5mult>:
 810bb70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 810bb74:	4615      	mov	r5, r2
 810bb76:	f012 0203 	ands.w	r2, r2, #3
 810bb7a:	4606      	mov	r6, r0
 810bb7c:	460f      	mov	r7, r1
 810bb7e:	d007      	beq.n	810bb90 <__pow5mult+0x20>
 810bb80:	4c25      	ldr	r4, [pc, #148]	; (810bc18 <__pow5mult+0xa8>)
 810bb82:	3a01      	subs	r2, #1
 810bb84:	2300      	movs	r3, #0
 810bb86:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 810bb8a:	f7ff fe51 	bl	810b830 <__multadd>
 810bb8e:	4607      	mov	r7, r0
 810bb90:	10ad      	asrs	r5, r5, #2
 810bb92:	d03d      	beq.n	810bc10 <__pow5mult+0xa0>
 810bb94:	6a74      	ldr	r4, [r6, #36]	; 0x24
 810bb96:	b97c      	cbnz	r4, 810bbb8 <__pow5mult+0x48>
 810bb98:	2010      	movs	r0, #16
 810bb9a:	f7ff fdbf 	bl	810b71c <malloc>
 810bb9e:	4602      	mov	r2, r0
 810bba0:	6270      	str	r0, [r6, #36]	; 0x24
 810bba2:	b928      	cbnz	r0, 810bbb0 <__pow5mult+0x40>
 810bba4:	4b1d      	ldr	r3, [pc, #116]	; (810bc1c <__pow5mult+0xac>)
 810bba6:	481e      	ldr	r0, [pc, #120]	; (810bc20 <__pow5mult+0xb0>)
 810bba8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 810bbac:	f000 ff9c 	bl	810cae8 <__assert_func>
 810bbb0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 810bbb4:	6004      	str	r4, [r0, #0]
 810bbb6:	60c4      	str	r4, [r0, #12]
 810bbb8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 810bbbc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 810bbc0:	b94c      	cbnz	r4, 810bbd6 <__pow5mult+0x66>
 810bbc2:	f240 2171 	movw	r1, #625	; 0x271
 810bbc6:	4630      	mov	r0, r6
 810bbc8:	f7ff ff12 	bl	810b9f0 <__i2b>
 810bbcc:	2300      	movs	r3, #0
 810bbce:	f8c8 0008 	str.w	r0, [r8, #8]
 810bbd2:	4604      	mov	r4, r0
 810bbd4:	6003      	str	r3, [r0, #0]
 810bbd6:	f04f 0900 	mov.w	r9, #0
 810bbda:	07eb      	lsls	r3, r5, #31
 810bbdc:	d50a      	bpl.n	810bbf4 <__pow5mult+0x84>
 810bbde:	4639      	mov	r1, r7
 810bbe0:	4622      	mov	r2, r4
 810bbe2:	4630      	mov	r0, r6
 810bbe4:	f7ff ff1a 	bl	810ba1c <__multiply>
 810bbe8:	4639      	mov	r1, r7
 810bbea:	4680      	mov	r8, r0
 810bbec:	4630      	mov	r0, r6
 810bbee:	f7ff fdfd 	bl	810b7ec <_Bfree>
 810bbf2:	4647      	mov	r7, r8
 810bbf4:	106d      	asrs	r5, r5, #1
 810bbf6:	d00b      	beq.n	810bc10 <__pow5mult+0xa0>
 810bbf8:	6820      	ldr	r0, [r4, #0]
 810bbfa:	b938      	cbnz	r0, 810bc0c <__pow5mult+0x9c>
 810bbfc:	4622      	mov	r2, r4
 810bbfe:	4621      	mov	r1, r4
 810bc00:	4630      	mov	r0, r6
 810bc02:	f7ff ff0b 	bl	810ba1c <__multiply>
 810bc06:	6020      	str	r0, [r4, #0]
 810bc08:	f8c0 9000 	str.w	r9, [r0]
 810bc0c:	4604      	mov	r4, r0
 810bc0e:	e7e4      	b.n	810bbda <__pow5mult+0x6a>
 810bc10:	4638      	mov	r0, r7
 810bc12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 810bc16:	bf00      	nop
 810bc18:	0810d440 	.word	0x0810d440
 810bc1c:	0810d18e 	.word	0x0810d18e
 810bc20:	0810d2f0 	.word	0x0810d2f0

0810bc24 <__lshift>:
 810bc24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810bc28:	460c      	mov	r4, r1
 810bc2a:	6849      	ldr	r1, [r1, #4]
 810bc2c:	6923      	ldr	r3, [r4, #16]
 810bc2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 810bc32:	68a3      	ldr	r3, [r4, #8]
 810bc34:	4607      	mov	r7, r0
 810bc36:	4691      	mov	r9, r2
 810bc38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 810bc3c:	f108 0601 	add.w	r6, r8, #1
 810bc40:	42b3      	cmp	r3, r6
 810bc42:	db0b      	blt.n	810bc5c <__lshift+0x38>
 810bc44:	4638      	mov	r0, r7
 810bc46:	f7ff fd91 	bl	810b76c <_Balloc>
 810bc4a:	4605      	mov	r5, r0
 810bc4c:	b948      	cbnz	r0, 810bc62 <__lshift+0x3e>
 810bc4e:	4602      	mov	r2, r0
 810bc50:	4b2a      	ldr	r3, [pc, #168]	; (810bcfc <__lshift+0xd8>)
 810bc52:	482b      	ldr	r0, [pc, #172]	; (810bd00 <__lshift+0xdc>)
 810bc54:	f240 11d9 	movw	r1, #473	; 0x1d9
 810bc58:	f000 ff46 	bl	810cae8 <__assert_func>
 810bc5c:	3101      	adds	r1, #1
 810bc5e:	005b      	lsls	r3, r3, #1
 810bc60:	e7ee      	b.n	810bc40 <__lshift+0x1c>
 810bc62:	2300      	movs	r3, #0
 810bc64:	f100 0114 	add.w	r1, r0, #20
 810bc68:	f100 0210 	add.w	r2, r0, #16
 810bc6c:	4618      	mov	r0, r3
 810bc6e:	4553      	cmp	r3, sl
 810bc70:	db37      	blt.n	810bce2 <__lshift+0xbe>
 810bc72:	6920      	ldr	r0, [r4, #16]
 810bc74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 810bc78:	f104 0314 	add.w	r3, r4, #20
 810bc7c:	f019 091f 	ands.w	r9, r9, #31
 810bc80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 810bc84:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 810bc88:	d02f      	beq.n	810bcea <__lshift+0xc6>
 810bc8a:	f1c9 0e20 	rsb	lr, r9, #32
 810bc8e:	468a      	mov	sl, r1
 810bc90:	f04f 0c00 	mov.w	ip, #0
 810bc94:	681a      	ldr	r2, [r3, #0]
 810bc96:	fa02 f209 	lsl.w	r2, r2, r9
 810bc9a:	ea42 020c 	orr.w	r2, r2, ip
 810bc9e:	f84a 2b04 	str.w	r2, [sl], #4
 810bca2:	f853 2b04 	ldr.w	r2, [r3], #4
 810bca6:	4298      	cmp	r0, r3
 810bca8:	fa22 fc0e 	lsr.w	ip, r2, lr
 810bcac:	d8f2      	bhi.n	810bc94 <__lshift+0x70>
 810bcae:	1b03      	subs	r3, r0, r4
 810bcb0:	3b15      	subs	r3, #21
 810bcb2:	f023 0303 	bic.w	r3, r3, #3
 810bcb6:	3304      	adds	r3, #4
 810bcb8:	f104 0215 	add.w	r2, r4, #21
 810bcbc:	4290      	cmp	r0, r2
 810bcbe:	bf38      	it	cc
 810bcc0:	2304      	movcc	r3, #4
 810bcc2:	f841 c003 	str.w	ip, [r1, r3]
 810bcc6:	f1bc 0f00 	cmp.w	ip, #0
 810bcca:	d001      	beq.n	810bcd0 <__lshift+0xac>
 810bccc:	f108 0602 	add.w	r6, r8, #2
 810bcd0:	3e01      	subs	r6, #1
 810bcd2:	4638      	mov	r0, r7
 810bcd4:	612e      	str	r6, [r5, #16]
 810bcd6:	4621      	mov	r1, r4
 810bcd8:	f7ff fd88 	bl	810b7ec <_Bfree>
 810bcdc:	4628      	mov	r0, r5
 810bcde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810bce2:	f842 0f04 	str.w	r0, [r2, #4]!
 810bce6:	3301      	adds	r3, #1
 810bce8:	e7c1      	b.n	810bc6e <__lshift+0x4a>
 810bcea:	3904      	subs	r1, #4
 810bcec:	f853 2b04 	ldr.w	r2, [r3], #4
 810bcf0:	f841 2f04 	str.w	r2, [r1, #4]!
 810bcf4:	4298      	cmp	r0, r3
 810bcf6:	d8f9      	bhi.n	810bcec <__lshift+0xc8>
 810bcf8:	e7ea      	b.n	810bcd0 <__lshift+0xac>
 810bcfa:	bf00      	nop
 810bcfc:	0810d200 	.word	0x0810d200
 810bd00:	0810d2f0 	.word	0x0810d2f0

0810bd04 <__mcmp>:
 810bd04:	b530      	push	{r4, r5, lr}
 810bd06:	6902      	ldr	r2, [r0, #16]
 810bd08:	690c      	ldr	r4, [r1, #16]
 810bd0a:	1b12      	subs	r2, r2, r4
 810bd0c:	d10e      	bne.n	810bd2c <__mcmp+0x28>
 810bd0e:	f100 0314 	add.w	r3, r0, #20
 810bd12:	3114      	adds	r1, #20
 810bd14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 810bd18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 810bd1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 810bd20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 810bd24:	42a5      	cmp	r5, r4
 810bd26:	d003      	beq.n	810bd30 <__mcmp+0x2c>
 810bd28:	d305      	bcc.n	810bd36 <__mcmp+0x32>
 810bd2a:	2201      	movs	r2, #1
 810bd2c:	4610      	mov	r0, r2
 810bd2e:	bd30      	pop	{r4, r5, pc}
 810bd30:	4283      	cmp	r3, r0
 810bd32:	d3f3      	bcc.n	810bd1c <__mcmp+0x18>
 810bd34:	e7fa      	b.n	810bd2c <__mcmp+0x28>
 810bd36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810bd3a:	e7f7      	b.n	810bd2c <__mcmp+0x28>

0810bd3c <__mdiff>:
 810bd3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810bd40:	460c      	mov	r4, r1
 810bd42:	4606      	mov	r6, r0
 810bd44:	4611      	mov	r1, r2
 810bd46:	4620      	mov	r0, r4
 810bd48:	4690      	mov	r8, r2
 810bd4a:	f7ff ffdb 	bl	810bd04 <__mcmp>
 810bd4e:	1e05      	subs	r5, r0, #0
 810bd50:	d110      	bne.n	810bd74 <__mdiff+0x38>
 810bd52:	4629      	mov	r1, r5
 810bd54:	4630      	mov	r0, r6
 810bd56:	f7ff fd09 	bl	810b76c <_Balloc>
 810bd5a:	b930      	cbnz	r0, 810bd6a <__mdiff+0x2e>
 810bd5c:	4b3a      	ldr	r3, [pc, #232]	; (810be48 <__mdiff+0x10c>)
 810bd5e:	4602      	mov	r2, r0
 810bd60:	f240 2132 	movw	r1, #562	; 0x232
 810bd64:	4839      	ldr	r0, [pc, #228]	; (810be4c <__mdiff+0x110>)
 810bd66:	f000 febf 	bl	810cae8 <__assert_func>
 810bd6a:	2301      	movs	r3, #1
 810bd6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 810bd70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810bd74:	bfa4      	itt	ge
 810bd76:	4643      	movge	r3, r8
 810bd78:	46a0      	movge	r8, r4
 810bd7a:	4630      	mov	r0, r6
 810bd7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 810bd80:	bfa6      	itte	ge
 810bd82:	461c      	movge	r4, r3
 810bd84:	2500      	movge	r5, #0
 810bd86:	2501      	movlt	r5, #1
 810bd88:	f7ff fcf0 	bl	810b76c <_Balloc>
 810bd8c:	b920      	cbnz	r0, 810bd98 <__mdiff+0x5c>
 810bd8e:	4b2e      	ldr	r3, [pc, #184]	; (810be48 <__mdiff+0x10c>)
 810bd90:	4602      	mov	r2, r0
 810bd92:	f44f 7110 	mov.w	r1, #576	; 0x240
 810bd96:	e7e5      	b.n	810bd64 <__mdiff+0x28>
 810bd98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 810bd9c:	6926      	ldr	r6, [r4, #16]
 810bd9e:	60c5      	str	r5, [r0, #12]
 810bda0:	f104 0914 	add.w	r9, r4, #20
 810bda4:	f108 0514 	add.w	r5, r8, #20
 810bda8:	f100 0e14 	add.w	lr, r0, #20
 810bdac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 810bdb0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 810bdb4:	f108 0210 	add.w	r2, r8, #16
 810bdb8:	46f2      	mov	sl, lr
 810bdba:	2100      	movs	r1, #0
 810bdbc:	f859 3b04 	ldr.w	r3, [r9], #4
 810bdc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 810bdc4:	fa1f f883 	uxth.w	r8, r3
 810bdc8:	fa11 f18b 	uxtah	r1, r1, fp
 810bdcc:	0c1b      	lsrs	r3, r3, #16
 810bdce:	eba1 0808 	sub.w	r8, r1, r8
 810bdd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 810bdd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 810bdda:	fa1f f888 	uxth.w	r8, r8
 810bdde:	1419      	asrs	r1, r3, #16
 810bde0:	454e      	cmp	r6, r9
 810bde2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 810bde6:	f84a 3b04 	str.w	r3, [sl], #4
 810bdea:	d8e7      	bhi.n	810bdbc <__mdiff+0x80>
 810bdec:	1b33      	subs	r3, r6, r4
 810bdee:	3b15      	subs	r3, #21
 810bdf0:	f023 0303 	bic.w	r3, r3, #3
 810bdf4:	3304      	adds	r3, #4
 810bdf6:	3415      	adds	r4, #21
 810bdf8:	42a6      	cmp	r6, r4
 810bdfa:	bf38      	it	cc
 810bdfc:	2304      	movcc	r3, #4
 810bdfe:	441d      	add	r5, r3
 810be00:	4473      	add	r3, lr
 810be02:	469e      	mov	lr, r3
 810be04:	462e      	mov	r6, r5
 810be06:	4566      	cmp	r6, ip
 810be08:	d30e      	bcc.n	810be28 <__mdiff+0xec>
 810be0a:	f10c 0203 	add.w	r2, ip, #3
 810be0e:	1b52      	subs	r2, r2, r5
 810be10:	f022 0203 	bic.w	r2, r2, #3
 810be14:	3d03      	subs	r5, #3
 810be16:	45ac      	cmp	ip, r5
 810be18:	bf38      	it	cc
 810be1a:	2200      	movcc	r2, #0
 810be1c:	441a      	add	r2, r3
 810be1e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 810be22:	b17b      	cbz	r3, 810be44 <__mdiff+0x108>
 810be24:	6107      	str	r7, [r0, #16]
 810be26:	e7a3      	b.n	810bd70 <__mdiff+0x34>
 810be28:	f856 8b04 	ldr.w	r8, [r6], #4
 810be2c:	fa11 f288 	uxtah	r2, r1, r8
 810be30:	1414      	asrs	r4, r2, #16
 810be32:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 810be36:	b292      	uxth	r2, r2
 810be38:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 810be3c:	f84e 2b04 	str.w	r2, [lr], #4
 810be40:	1421      	asrs	r1, r4, #16
 810be42:	e7e0      	b.n	810be06 <__mdiff+0xca>
 810be44:	3f01      	subs	r7, #1
 810be46:	e7ea      	b.n	810be1e <__mdiff+0xe2>
 810be48:	0810d200 	.word	0x0810d200
 810be4c:	0810d2f0 	.word	0x0810d2f0

0810be50 <__ulp>:
 810be50:	b082      	sub	sp, #8
 810be52:	ed8d 0b00 	vstr	d0, [sp]
 810be56:	9b01      	ldr	r3, [sp, #4]
 810be58:	4912      	ldr	r1, [pc, #72]	; (810bea4 <__ulp+0x54>)
 810be5a:	4019      	ands	r1, r3
 810be5c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 810be60:	2900      	cmp	r1, #0
 810be62:	dd05      	ble.n	810be70 <__ulp+0x20>
 810be64:	2200      	movs	r2, #0
 810be66:	460b      	mov	r3, r1
 810be68:	ec43 2b10 	vmov	d0, r2, r3
 810be6c:	b002      	add	sp, #8
 810be6e:	4770      	bx	lr
 810be70:	4249      	negs	r1, r1
 810be72:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 810be76:	ea4f 5021 	mov.w	r0, r1, asr #20
 810be7a:	f04f 0200 	mov.w	r2, #0
 810be7e:	f04f 0300 	mov.w	r3, #0
 810be82:	da04      	bge.n	810be8e <__ulp+0x3e>
 810be84:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 810be88:	fa41 f300 	asr.w	r3, r1, r0
 810be8c:	e7ec      	b.n	810be68 <__ulp+0x18>
 810be8e:	f1a0 0114 	sub.w	r1, r0, #20
 810be92:	291e      	cmp	r1, #30
 810be94:	bfda      	itte	le
 810be96:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 810be9a:	fa20 f101 	lsrle.w	r1, r0, r1
 810be9e:	2101      	movgt	r1, #1
 810bea0:	460a      	mov	r2, r1
 810bea2:	e7e1      	b.n	810be68 <__ulp+0x18>
 810bea4:	7ff00000 	.word	0x7ff00000

0810bea8 <__b2d>:
 810bea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810beaa:	6905      	ldr	r5, [r0, #16]
 810beac:	f100 0714 	add.w	r7, r0, #20
 810beb0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 810beb4:	1f2e      	subs	r6, r5, #4
 810beb6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 810beba:	4620      	mov	r0, r4
 810bebc:	f7ff fd48 	bl	810b950 <__hi0bits>
 810bec0:	f1c0 0320 	rsb	r3, r0, #32
 810bec4:	280a      	cmp	r0, #10
 810bec6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 810bf44 <__b2d+0x9c>
 810beca:	600b      	str	r3, [r1, #0]
 810becc:	dc14      	bgt.n	810bef8 <__b2d+0x50>
 810bece:	f1c0 0e0b 	rsb	lr, r0, #11
 810bed2:	fa24 f10e 	lsr.w	r1, r4, lr
 810bed6:	42b7      	cmp	r7, r6
 810bed8:	ea41 030c 	orr.w	r3, r1, ip
 810bedc:	bf34      	ite	cc
 810bede:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810bee2:	2100      	movcs	r1, #0
 810bee4:	3015      	adds	r0, #21
 810bee6:	fa04 f000 	lsl.w	r0, r4, r0
 810beea:	fa21 f10e 	lsr.w	r1, r1, lr
 810beee:	ea40 0201 	orr.w	r2, r0, r1
 810bef2:	ec43 2b10 	vmov	d0, r2, r3
 810bef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810bef8:	42b7      	cmp	r7, r6
 810befa:	bf3a      	itte	cc
 810befc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 810bf00:	f1a5 0608 	subcc.w	r6, r5, #8
 810bf04:	2100      	movcs	r1, #0
 810bf06:	380b      	subs	r0, #11
 810bf08:	d017      	beq.n	810bf3a <__b2d+0x92>
 810bf0a:	f1c0 0c20 	rsb	ip, r0, #32
 810bf0e:	fa04 f500 	lsl.w	r5, r4, r0
 810bf12:	42be      	cmp	r6, r7
 810bf14:	fa21 f40c 	lsr.w	r4, r1, ip
 810bf18:	ea45 0504 	orr.w	r5, r5, r4
 810bf1c:	bf8c      	ite	hi
 810bf1e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 810bf22:	2400      	movls	r4, #0
 810bf24:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 810bf28:	fa01 f000 	lsl.w	r0, r1, r0
 810bf2c:	fa24 f40c 	lsr.w	r4, r4, ip
 810bf30:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 810bf34:	ea40 0204 	orr.w	r2, r0, r4
 810bf38:	e7db      	b.n	810bef2 <__b2d+0x4a>
 810bf3a:	ea44 030c 	orr.w	r3, r4, ip
 810bf3e:	460a      	mov	r2, r1
 810bf40:	e7d7      	b.n	810bef2 <__b2d+0x4a>
 810bf42:	bf00      	nop
 810bf44:	3ff00000 	.word	0x3ff00000

0810bf48 <__d2b>:
 810bf48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 810bf4c:	4689      	mov	r9, r1
 810bf4e:	2101      	movs	r1, #1
 810bf50:	ec57 6b10 	vmov	r6, r7, d0
 810bf54:	4690      	mov	r8, r2
 810bf56:	f7ff fc09 	bl	810b76c <_Balloc>
 810bf5a:	4604      	mov	r4, r0
 810bf5c:	b930      	cbnz	r0, 810bf6c <__d2b+0x24>
 810bf5e:	4602      	mov	r2, r0
 810bf60:	4b25      	ldr	r3, [pc, #148]	; (810bff8 <__d2b+0xb0>)
 810bf62:	4826      	ldr	r0, [pc, #152]	; (810bffc <__d2b+0xb4>)
 810bf64:	f240 310a 	movw	r1, #778	; 0x30a
 810bf68:	f000 fdbe 	bl	810cae8 <__assert_func>
 810bf6c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 810bf70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 810bf74:	bb35      	cbnz	r5, 810bfc4 <__d2b+0x7c>
 810bf76:	2e00      	cmp	r6, #0
 810bf78:	9301      	str	r3, [sp, #4]
 810bf7a:	d028      	beq.n	810bfce <__d2b+0x86>
 810bf7c:	4668      	mov	r0, sp
 810bf7e:	9600      	str	r6, [sp, #0]
 810bf80:	f7ff fd06 	bl	810b990 <__lo0bits>
 810bf84:	9900      	ldr	r1, [sp, #0]
 810bf86:	b300      	cbz	r0, 810bfca <__d2b+0x82>
 810bf88:	9a01      	ldr	r2, [sp, #4]
 810bf8a:	f1c0 0320 	rsb	r3, r0, #32
 810bf8e:	fa02 f303 	lsl.w	r3, r2, r3
 810bf92:	430b      	orrs	r3, r1
 810bf94:	40c2      	lsrs	r2, r0
 810bf96:	6163      	str	r3, [r4, #20]
 810bf98:	9201      	str	r2, [sp, #4]
 810bf9a:	9b01      	ldr	r3, [sp, #4]
 810bf9c:	61a3      	str	r3, [r4, #24]
 810bf9e:	2b00      	cmp	r3, #0
 810bfa0:	bf14      	ite	ne
 810bfa2:	2202      	movne	r2, #2
 810bfa4:	2201      	moveq	r2, #1
 810bfa6:	6122      	str	r2, [r4, #16]
 810bfa8:	b1d5      	cbz	r5, 810bfe0 <__d2b+0x98>
 810bfaa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 810bfae:	4405      	add	r5, r0
 810bfb0:	f8c9 5000 	str.w	r5, [r9]
 810bfb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 810bfb8:	f8c8 0000 	str.w	r0, [r8]
 810bfbc:	4620      	mov	r0, r4
 810bfbe:	b003      	add	sp, #12
 810bfc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 810bfc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810bfc8:	e7d5      	b.n	810bf76 <__d2b+0x2e>
 810bfca:	6161      	str	r1, [r4, #20]
 810bfcc:	e7e5      	b.n	810bf9a <__d2b+0x52>
 810bfce:	a801      	add	r0, sp, #4
 810bfd0:	f7ff fcde 	bl	810b990 <__lo0bits>
 810bfd4:	9b01      	ldr	r3, [sp, #4]
 810bfd6:	6163      	str	r3, [r4, #20]
 810bfd8:	2201      	movs	r2, #1
 810bfda:	6122      	str	r2, [r4, #16]
 810bfdc:	3020      	adds	r0, #32
 810bfde:	e7e3      	b.n	810bfa8 <__d2b+0x60>
 810bfe0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 810bfe4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 810bfe8:	f8c9 0000 	str.w	r0, [r9]
 810bfec:	6918      	ldr	r0, [r3, #16]
 810bfee:	f7ff fcaf 	bl	810b950 <__hi0bits>
 810bff2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 810bff6:	e7df      	b.n	810bfb8 <__d2b+0x70>
 810bff8:	0810d200 	.word	0x0810d200
 810bffc:	0810d2f0 	.word	0x0810d2f0

0810c000 <__ratio>:
 810c000:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c004:	4688      	mov	r8, r1
 810c006:	4669      	mov	r1, sp
 810c008:	4681      	mov	r9, r0
 810c00a:	f7ff ff4d 	bl	810bea8 <__b2d>
 810c00e:	a901      	add	r1, sp, #4
 810c010:	4640      	mov	r0, r8
 810c012:	ec55 4b10 	vmov	r4, r5, d0
 810c016:	f7ff ff47 	bl	810bea8 <__b2d>
 810c01a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 810c01e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 810c022:	eba3 0c02 	sub.w	ip, r3, r2
 810c026:	e9dd 3200 	ldrd	r3, r2, [sp]
 810c02a:	1a9b      	subs	r3, r3, r2
 810c02c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 810c030:	ec51 0b10 	vmov	r0, r1, d0
 810c034:	2b00      	cmp	r3, #0
 810c036:	bfd6      	itet	le
 810c038:	460a      	movle	r2, r1
 810c03a:	462a      	movgt	r2, r5
 810c03c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 810c040:	468b      	mov	fp, r1
 810c042:	462f      	mov	r7, r5
 810c044:	bfd4      	ite	le
 810c046:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 810c04a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 810c04e:	4620      	mov	r0, r4
 810c050:	ee10 2a10 	vmov	r2, s0
 810c054:	465b      	mov	r3, fp
 810c056:	4639      	mov	r1, r7
 810c058:	f7f4 fc80 	bl	810095c <__aeabi_ddiv>
 810c05c:	ec41 0b10 	vmov	d0, r0, r1
 810c060:	b003      	add	sp, #12
 810c062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0810c066 <__copybits>:
 810c066:	3901      	subs	r1, #1
 810c068:	b570      	push	{r4, r5, r6, lr}
 810c06a:	1149      	asrs	r1, r1, #5
 810c06c:	6914      	ldr	r4, [r2, #16]
 810c06e:	3101      	adds	r1, #1
 810c070:	f102 0314 	add.w	r3, r2, #20
 810c074:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 810c078:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 810c07c:	1f05      	subs	r5, r0, #4
 810c07e:	42a3      	cmp	r3, r4
 810c080:	d30c      	bcc.n	810c09c <__copybits+0x36>
 810c082:	1aa3      	subs	r3, r4, r2
 810c084:	3b11      	subs	r3, #17
 810c086:	f023 0303 	bic.w	r3, r3, #3
 810c08a:	3211      	adds	r2, #17
 810c08c:	42a2      	cmp	r2, r4
 810c08e:	bf88      	it	hi
 810c090:	2300      	movhi	r3, #0
 810c092:	4418      	add	r0, r3
 810c094:	2300      	movs	r3, #0
 810c096:	4288      	cmp	r0, r1
 810c098:	d305      	bcc.n	810c0a6 <__copybits+0x40>
 810c09a:	bd70      	pop	{r4, r5, r6, pc}
 810c09c:	f853 6b04 	ldr.w	r6, [r3], #4
 810c0a0:	f845 6f04 	str.w	r6, [r5, #4]!
 810c0a4:	e7eb      	b.n	810c07e <__copybits+0x18>
 810c0a6:	f840 3b04 	str.w	r3, [r0], #4
 810c0aa:	e7f4      	b.n	810c096 <__copybits+0x30>

0810c0ac <__any_on>:
 810c0ac:	f100 0214 	add.w	r2, r0, #20
 810c0b0:	6900      	ldr	r0, [r0, #16]
 810c0b2:	114b      	asrs	r3, r1, #5
 810c0b4:	4298      	cmp	r0, r3
 810c0b6:	b510      	push	{r4, lr}
 810c0b8:	db11      	blt.n	810c0de <__any_on+0x32>
 810c0ba:	dd0a      	ble.n	810c0d2 <__any_on+0x26>
 810c0bc:	f011 011f 	ands.w	r1, r1, #31
 810c0c0:	d007      	beq.n	810c0d2 <__any_on+0x26>
 810c0c2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 810c0c6:	fa24 f001 	lsr.w	r0, r4, r1
 810c0ca:	fa00 f101 	lsl.w	r1, r0, r1
 810c0ce:	428c      	cmp	r4, r1
 810c0d0:	d10b      	bne.n	810c0ea <__any_on+0x3e>
 810c0d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 810c0d6:	4293      	cmp	r3, r2
 810c0d8:	d803      	bhi.n	810c0e2 <__any_on+0x36>
 810c0da:	2000      	movs	r0, #0
 810c0dc:	bd10      	pop	{r4, pc}
 810c0de:	4603      	mov	r3, r0
 810c0e0:	e7f7      	b.n	810c0d2 <__any_on+0x26>
 810c0e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 810c0e6:	2900      	cmp	r1, #0
 810c0e8:	d0f5      	beq.n	810c0d6 <__any_on+0x2a>
 810c0ea:	2001      	movs	r0, #1
 810c0ec:	e7f6      	b.n	810c0dc <__any_on+0x30>

0810c0ee <_calloc_r>:
 810c0ee:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c0f0:	fba1 2402 	umull	r2, r4, r1, r2
 810c0f4:	b94c      	cbnz	r4, 810c10a <_calloc_r+0x1c>
 810c0f6:	4611      	mov	r1, r2
 810c0f8:	9201      	str	r2, [sp, #4]
 810c0fa:	f000 f87b 	bl	810c1f4 <_malloc_r>
 810c0fe:	9a01      	ldr	r2, [sp, #4]
 810c100:	4605      	mov	r5, r0
 810c102:	b930      	cbnz	r0, 810c112 <_calloc_r+0x24>
 810c104:	4628      	mov	r0, r5
 810c106:	b003      	add	sp, #12
 810c108:	bd30      	pop	{r4, r5, pc}
 810c10a:	220c      	movs	r2, #12
 810c10c:	6002      	str	r2, [r0, #0]
 810c10e:	2500      	movs	r5, #0
 810c110:	e7f8      	b.n	810c104 <_calloc_r+0x16>
 810c112:	4621      	mov	r1, r4
 810c114:	f7fc fab0 	bl	8108678 <memset>
 810c118:	e7f4      	b.n	810c104 <_calloc_r+0x16>
	...

0810c11c <_free_r>:
 810c11c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 810c11e:	2900      	cmp	r1, #0
 810c120:	d044      	beq.n	810c1ac <_free_r+0x90>
 810c122:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810c126:	9001      	str	r0, [sp, #4]
 810c128:	2b00      	cmp	r3, #0
 810c12a:	f1a1 0404 	sub.w	r4, r1, #4
 810c12e:	bfb8      	it	lt
 810c130:	18e4      	addlt	r4, r4, r3
 810c132:	f000 fe6d 	bl	810ce10 <__malloc_lock>
 810c136:	4a1e      	ldr	r2, [pc, #120]	; (810c1b0 <_free_r+0x94>)
 810c138:	9801      	ldr	r0, [sp, #4]
 810c13a:	6813      	ldr	r3, [r2, #0]
 810c13c:	b933      	cbnz	r3, 810c14c <_free_r+0x30>
 810c13e:	6063      	str	r3, [r4, #4]
 810c140:	6014      	str	r4, [r2, #0]
 810c142:	b003      	add	sp, #12
 810c144:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810c148:	f000 be68 	b.w	810ce1c <__malloc_unlock>
 810c14c:	42a3      	cmp	r3, r4
 810c14e:	d908      	bls.n	810c162 <_free_r+0x46>
 810c150:	6825      	ldr	r5, [r4, #0]
 810c152:	1961      	adds	r1, r4, r5
 810c154:	428b      	cmp	r3, r1
 810c156:	bf01      	itttt	eq
 810c158:	6819      	ldreq	r1, [r3, #0]
 810c15a:	685b      	ldreq	r3, [r3, #4]
 810c15c:	1949      	addeq	r1, r1, r5
 810c15e:	6021      	streq	r1, [r4, #0]
 810c160:	e7ed      	b.n	810c13e <_free_r+0x22>
 810c162:	461a      	mov	r2, r3
 810c164:	685b      	ldr	r3, [r3, #4]
 810c166:	b10b      	cbz	r3, 810c16c <_free_r+0x50>
 810c168:	42a3      	cmp	r3, r4
 810c16a:	d9fa      	bls.n	810c162 <_free_r+0x46>
 810c16c:	6811      	ldr	r1, [r2, #0]
 810c16e:	1855      	adds	r5, r2, r1
 810c170:	42a5      	cmp	r5, r4
 810c172:	d10b      	bne.n	810c18c <_free_r+0x70>
 810c174:	6824      	ldr	r4, [r4, #0]
 810c176:	4421      	add	r1, r4
 810c178:	1854      	adds	r4, r2, r1
 810c17a:	42a3      	cmp	r3, r4
 810c17c:	6011      	str	r1, [r2, #0]
 810c17e:	d1e0      	bne.n	810c142 <_free_r+0x26>
 810c180:	681c      	ldr	r4, [r3, #0]
 810c182:	685b      	ldr	r3, [r3, #4]
 810c184:	6053      	str	r3, [r2, #4]
 810c186:	4421      	add	r1, r4
 810c188:	6011      	str	r1, [r2, #0]
 810c18a:	e7da      	b.n	810c142 <_free_r+0x26>
 810c18c:	d902      	bls.n	810c194 <_free_r+0x78>
 810c18e:	230c      	movs	r3, #12
 810c190:	6003      	str	r3, [r0, #0]
 810c192:	e7d6      	b.n	810c142 <_free_r+0x26>
 810c194:	6825      	ldr	r5, [r4, #0]
 810c196:	1961      	adds	r1, r4, r5
 810c198:	428b      	cmp	r3, r1
 810c19a:	bf04      	itt	eq
 810c19c:	6819      	ldreq	r1, [r3, #0]
 810c19e:	685b      	ldreq	r3, [r3, #4]
 810c1a0:	6063      	str	r3, [r4, #4]
 810c1a2:	bf04      	itt	eq
 810c1a4:	1949      	addeq	r1, r1, r5
 810c1a6:	6021      	streq	r1, [r4, #0]
 810c1a8:	6054      	str	r4, [r2, #4]
 810c1aa:	e7ca      	b.n	810c142 <_free_r+0x26>
 810c1ac:	b003      	add	sp, #12
 810c1ae:	bd30      	pop	{r4, r5, pc}
 810c1b0:	1000034c 	.word	0x1000034c

0810c1b4 <sbrk_aligned>:
 810c1b4:	b570      	push	{r4, r5, r6, lr}
 810c1b6:	4e0e      	ldr	r6, [pc, #56]	; (810c1f0 <sbrk_aligned+0x3c>)
 810c1b8:	460c      	mov	r4, r1
 810c1ba:	6831      	ldr	r1, [r6, #0]
 810c1bc:	4605      	mov	r5, r0
 810c1be:	b911      	cbnz	r1, 810c1c6 <sbrk_aligned+0x12>
 810c1c0:	f000 fb4a 	bl	810c858 <_sbrk_r>
 810c1c4:	6030      	str	r0, [r6, #0]
 810c1c6:	4621      	mov	r1, r4
 810c1c8:	4628      	mov	r0, r5
 810c1ca:	f000 fb45 	bl	810c858 <_sbrk_r>
 810c1ce:	1c43      	adds	r3, r0, #1
 810c1d0:	d00a      	beq.n	810c1e8 <sbrk_aligned+0x34>
 810c1d2:	1cc4      	adds	r4, r0, #3
 810c1d4:	f024 0403 	bic.w	r4, r4, #3
 810c1d8:	42a0      	cmp	r0, r4
 810c1da:	d007      	beq.n	810c1ec <sbrk_aligned+0x38>
 810c1dc:	1a21      	subs	r1, r4, r0
 810c1de:	4628      	mov	r0, r5
 810c1e0:	f000 fb3a 	bl	810c858 <_sbrk_r>
 810c1e4:	3001      	adds	r0, #1
 810c1e6:	d101      	bne.n	810c1ec <sbrk_aligned+0x38>
 810c1e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 810c1ec:	4620      	mov	r0, r4
 810c1ee:	bd70      	pop	{r4, r5, r6, pc}
 810c1f0:	10000350 	.word	0x10000350

0810c1f4 <_malloc_r>:
 810c1f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c1f8:	1ccd      	adds	r5, r1, #3
 810c1fa:	f025 0503 	bic.w	r5, r5, #3
 810c1fe:	3508      	adds	r5, #8
 810c200:	2d0c      	cmp	r5, #12
 810c202:	bf38      	it	cc
 810c204:	250c      	movcc	r5, #12
 810c206:	2d00      	cmp	r5, #0
 810c208:	4607      	mov	r7, r0
 810c20a:	db01      	blt.n	810c210 <_malloc_r+0x1c>
 810c20c:	42a9      	cmp	r1, r5
 810c20e:	d905      	bls.n	810c21c <_malloc_r+0x28>
 810c210:	230c      	movs	r3, #12
 810c212:	603b      	str	r3, [r7, #0]
 810c214:	2600      	movs	r6, #0
 810c216:	4630      	mov	r0, r6
 810c218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810c21c:	4e2e      	ldr	r6, [pc, #184]	; (810c2d8 <_malloc_r+0xe4>)
 810c21e:	f000 fdf7 	bl	810ce10 <__malloc_lock>
 810c222:	6833      	ldr	r3, [r6, #0]
 810c224:	461c      	mov	r4, r3
 810c226:	bb34      	cbnz	r4, 810c276 <_malloc_r+0x82>
 810c228:	4629      	mov	r1, r5
 810c22a:	4638      	mov	r0, r7
 810c22c:	f7ff ffc2 	bl	810c1b4 <sbrk_aligned>
 810c230:	1c43      	adds	r3, r0, #1
 810c232:	4604      	mov	r4, r0
 810c234:	d14d      	bne.n	810c2d2 <_malloc_r+0xde>
 810c236:	6834      	ldr	r4, [r6, #0]
 810c238:	4626      	mov	r6, r4
 810c23a:	2e00      	cmp	r6, #0
 810c23c:	d140      	bne.n	810c2c0 <_malloc_r+0xcc>
 810c23e:	6823      	ldr	r3, [r4, #0]
 810c240:	4631      	mov	r1, r6
 810c242:	4638      	mov	r0, r7
 810c244:	eb04 0803 	add.w	r8, r4, r3
 810c248:	f000 fb06 	bl	810c858 <_sbrk_r>
 810c24c:	4580      	cmp	r8, r0
 810c24e:	d13a      	bne.n	810c2c6 <_malloc_r+0xd2>
 810c250:	6821      	ldr	r1, [r4, #0]
 810c252:	3503      	adds	r5, #3
 810c254:	1a6d      	subs	r5, r5, r1
 810c256:	f025 0503 	bic.w	r5, r5, #3
 810c25a:	3508      	adds	r5, #8
 810c25c:	2d0c      	cmp	r5, #12
 810c25e:	bf38      	it	cc
 810c260:	250c      	movcc	r5, #12
 810c262:	4629      	mov	r1, r5
 810c264:	4638      	mov	r0, r7
 810c266:	f7ff ffa5 	bl	810c1b4 <sbrk_aligned>
 810c26a:	3001      	adds	r0, #1
 810c26c:	d02b      	beq.n	810c2c6 <_malloc_r+0xd2>
 810c26e:	6823      	ldr	r3, [r4, #0]
 810c270:	442b      	add	r3, r5
 810c272:	6023      	str	r3, [r4, #0]
 810c274:	e00e      	b.n	810c294 <_malloc_r+0xa0>
 810c276:	6822      	ldr	r2, [r4, #0]
 810c278:	1b52      	subs	r2, r2, r5
 810c27a:	d41e      	bmi.n	810c2ba <_malloc_r+0xc6>
 810c27c:	2a0b      	cmp	r2, #11
 810c27e:	d916      	bls.n	810c2ae <_malloc_r+0xba>
 810c280:	1961      	adds	r1, r4, r5
 810c282:	42a3      	cmp	r3, r4
 810c284:	6025      	str	r5, [r4, #0]
 810c286:	bf18      	it	ne
 810c288:	6059      	strne	r1, [r3, #4]
 810c28a:	6863      	ldr	r3, [r4, #4]
 810c28c:	bf08      	it	eq
 810c28e:	6031      	streq	r1, [r6, #0]
 810c290:	5162      	str	r2, [r4, r5]
 810c292:	604b      	str	r3, [r1, #4]
 810c294:	4638      	mov	r0, r7
 810c296:	f104 060b 	add.w	r6, r4, #11
 810c29a:	f000 fdbf 	bl	810ce1c <__malloc_unlock>
 810c29e:	f026 0607 	bic.w	r6, r6, #7
 810c2a2:	1d23      	adds	r3, r4, #4
 810c2a4:	1af2      	subs	r2, r6, r3
 810c2a6:	d0b6      	beq.n	810c216 <_malloc_r+0x22>
 810c2a8:	1b9b      	subs	r3, r3, r6
 810c2aa:	50a3      	str	r3, [r4, r2]
 810c2ac:	e7b3      	b.n	810c216 <_malloc_r+0x22>
 810c2ae:	6862      	ldr	r2, [r4, #4]
 810c2b0:	42a3      	cmp	r3, r4
 810c2b2:	bf0c      	ite	eq
 810c2b4:	6032      	streq	r2, [r6, #0]
 810c2b6:	605a      	strne	r2, [r3, #4]
 810c2b8:	e7ec      	b.n	810c294 <_malloc_r+0xa0>
 810c2ba:	4623      	mov	r3, r4
 810c2bc:	6864      	ldr	r4, [r4, #4]
 810c2be:	e7b2      	b.n	810c226 <_malloc_r+0x32>
 810c2c0:	4634      	mov	r4, r6
 810c2c2:	6876      	ldr	r6, [r6, #4]
 810c2c4:	e7b9      	b.n	810c23a <_malloc_r+0x46>
 810c2c6:	230c      	movs	r3, #12
 810c2c8:	603b      	str	r3, [r7, #0]
 810c2ca:	4638      	mov	r0, r7
 810c2cc:	f000 fda6 	bl	810ce1c <__malloc_unlock>
 810c2d0:	e7a1      	b.n	810c216 <_malloc_r+0x22>
 810c2d2:	6025      	str	r5, [r4, #0]
 810c2d4:	e7de      	b.n	810c294 <_malloc_r+0xa0>
 810c2d6:	bf00      	nop
 810c2d8:	1000034c 	.word	0x1000034c

0810c2dc <__ssputs_r>:
 810c2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810c2e0:	688e      	ldr	r6, [r1, #8]
 810c2e2:	429e      	cmp	r6, r3
 810c2e4:	4682      	mov	sl, r0
 810c2e6:	460c      	mov	r4, r1
 810c2e8:	4690      	mov	r8, r2
 810c2ea:	461f      	mov	r7, r3
 810c2ec:	d838      	bhi.n	810c360 <__ssputs_r+0x84>
 810c2ee:	898a      	ldrh	r2, [r1, #12]
 810c2f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 810c2f4:	d032      	beq.n	810c35c <__ssputs_r+0x80>
 810c2f6:	6825      	ldr	r5, [r4, #0]
 810c2f8:	6909      	ldr	r1, [r1, #16]
 810c2fa:	eba5 0901 	sub.w	r9, r5, r1
 810c2fe:	6965      	ldr	r5, [r4, #20]
 810c300:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 810c304:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 810c308:	3301      	adds	r3, #1
 810c30a:	444b      	add	r3, r9
 810c30c:	106d      	asrs	r5, r5, #1
 810c30e:	429d      	cmp	r5, r3
 810c310:	bf38      	it	cc
 810c312:	461d      	movcc	r5, r3
 810c314:	0553      	lsls	r3, r2, #21
 810c316:	d531      	bpl.n	810c37c <__ssputs_r+0xa0>
 810c318:	4629      	mov	r1, r5
 810c31a:	f7ff ff6b 	bl	810c1f4 <_malloc_r>
 810c31e:	4606      	mov	r6, r0
 810c320:	b950      	cbnz	r0, 810c338 <__ssputs_r+0x5c>
 810c322:	230c      	movs	r3, #12
 810c324:	f8ca 3000 	str.w	r3, [sl]
 810c328:	89a3      	ldrh	r3, [r4, #12]
 810c32a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810c32e:	81a3      	strh	r3, [r4, #12]
 810c330:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810c338:	6921      	ldr	r1, [r4, #16]
 810c33a:	464a      	mov	r2, r9
 810c33c:	f7ff fa08 	bl	810b750 <memcpy>
 810c340:	89a3      	ldrh	r3, [r4, #12]
 810c342:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 810c346:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810c34a:	81a3      	strh	r3, [r4, #12]
 810c34c:	6126      	str	r6, [r4, #16]
 810c34e:	6165      	str	r5, [r4, #20]
 810c350:	444e      	add	r6, r9
 810c352:	eba5 0509 	sub.w	r5, r5, r9
 810c356:	6026      	str	r6, [r4, #0]
 810c358:	60a5      	str	r5, [r4, #8]
 810c35a:	463e      	mov	r6, r7
 810c35c:	42be      	cmp	r6, r7
 810c35e:	d900      	bls.n	810c362 <__ssputs_r+0x86>
 810c360:	463e      	mov	r6, r7
 810c362:	6820      	ldr	r0, [r4, #0]
 810c364:	4632      	mov	r2, r6
 810c366:	4641      	mov	r1, r8
 810c368:	f000 fd38 	bl	810cddc <memmove>
 810c36c:	68a3      	ldr	r3, [r4, #8]
 810c36e:	1b9b      	subs	r3, r3, r6
 810c370:	60a3      	str	r3, [r4, #8]
 810c372:	6823      	ldr	r3, [r4, #0]
 810c374:	4433      	add	r3, r6
 810c376:	6023      	str	r3, [r4, #0]
 810c378:	2000      	movs	r0, #0
 810c37a:	e7db      	b.n	810c334 <__ssputs_r+0x58>
 810c37c:	462a      	mov	r2, r5
 810c37e:	f000 fd53 	bl	810ce28 <_realloc_r>
 810c382:	4606      	mov	r6, r0
 810c384:	2800      	cmp	r0, #0
 810c386:	d1e1      	bne.n	810c34c <__ssputs_r+0x70>
 810c388:	6921      	ldr	r1, [r4, #16]
 810c38a:	4650      	mov	r0, sl
 810c38c:	f7ff fec6 	bl	810c11c <_free_r>
 810c390:	e7c7      	b.n	810c322 <__ssputs_r+0x46>
	...

0810c394 <_svfiprintf_r>:
 810c394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c398:	4698      	mov	r8, r3
 810c39a:	898b      	ldrh	r3, [r1, #12]
 810c39c:	061b      	lsls	r3, r3, #24
 810c39e:	b09d      	sub	sp, #116	; 0x74
 810c3a0:	4607      	mov	r7, r0
 810c3a2:	460d      	mov	r5, r1
 810c3a4:	4614      	mov	r4, r2
 810c3a6:	d50e      	bpl.n	810c3c6 <_svfiprintf_r+0x32>
 810c3a8:	690b      	ldr	r3, [r1, #16]
 810c3aa:	b963      	cbnz	r3, 810c3c6 <_svfiprintf_r+0x32>
 810c3ac:	2140      	movs	r1, #64	; 0x40
 810c3ae:	f7ff ff21 	bl	810c1f4 <_malloc_r>
 810c3b2:	6028      	str	r0, [r5, #0]
 810c3b4:	6128      	str	r0, [r5, #16]
 810c3b6:	b920      	cbnz	r0, 810c3c2 <_svfiprintf_r+0x2e>
 810c3b8:	230c      	movs	r3, #12
 810c3ba:	603b      	str	r3, [r7, #0]
 810c3bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c3c0:	e0d1      	b.n	810c566 <_svfiprintf_r+0x1d2>
 810c3c2:	2340      	movs	r3, #64	; 0x40
 810c3c4:	616b      	str	r3, [r5, #20]
 810c3c6:	2300      	movs	r3, #0
 810c3c8:	9309      	str	r3, [sp, #36]	; 0x24
 810c3ca:	2320      	movs	r3, #32
 810c3cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c3d0:	f8cd 800c 	str.w	r8, [sp, #12]
 810c3d4:	2330      	movs	r3, #48	; 0x30
 810c3d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 810c580 <_svfiprintf_r+0x1ec>
 810c3da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c3de:	f04f 0901 	mov.w	r9, #1
 810c3e2:	4623      	mov	r3, r4
 810c3e4:	469a      	mov	sl, r3
 810c3e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c3ea:	b10a      	cbz	r2, 810c3f0 <_svfiprintf_r+0x5c>
 810c3ec:	2a25      	cmp	r2, #37	; 0x25
 810c3ee:	d1f9      	bne.n	810c3e4 <_svfiprintf_r+0x50>
 810c3f0:	ebba 0b04 	subs.w	fp, sl, r4
 810c3f4:	d00b      	beq.n	810c40e <_svfiprintf_r+0x7a>
 810c3f6:	465b      	mov	r3, fp
 810c3f8:	4622      	mov	r2, r4
 810c3fa:	4629      	mov	r1, r5
 810c3fc:	4638      	mov	r0, r7
 810c3fe:	f7ff ff6d 	bl	810c2dc <__ssputs_r>
 810c402:	3001      	adds	r0, #1
 810c404:	f000 80aa 	beq.w	810c55c <_svfiprintf_r+0x1c8>
 810c408:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810c40a:	445a      	add	r2, fp
 810c40c:	9209      	str	r2, [sp, #36]	; 0x24
 810c40e:	f89a 3000 	ldrb.w	r3, [sl]
 810c412:	2b00      	cmp	r3, #0
 810c414:	f000 80a2 	beq.w	810c55c <_svfiprintf_r+0x1c8>
 810c418:	2300      	movs	r3, #0
 810c41a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810c41e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810c422:	f10a 0a01 	add.w	sl, sl, #1
 810c426:	9304      	str	r3, [sp, #16]
 810c428:	9307      	str	r3, [sp, #28]
 810c42a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810c42e:	931a      	str	r3, [sp, #104]	; 0x68
 810c430:	4654      	mov	r4, sl
 810c432:	2205      	movs	r2, #5
 810c434:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c438:	4851      	ldr	r0, [pc, #324]	; (810c580 <_svfiprintf_r+0x1ec>)
 810c43a:	f7f3 ff59 	bl	81002f0 <memchr>
 810c43e:	9a04      	ldr	r2, [sp, #16]
 810c440:	b9d8      	cbnz	r0, 810c47a <_svfiprintf_r+0xe6>
 810c442:	06d0      	lsls	r0, r2, #27
 810c444:	bf44      	itt	mi
 810c446:	2320      	movmi	r3, #32
 810c448:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c44c:	0711      	lsls	r1, r2, #28
 810c44e:	bf44      	itt	mi
 810c450:	232b      	movmi	r3, #43	; 0x2b
 810c452:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c456:	f89a 3000 	ldrb.w	r3, [sl]
 810c45a:	2b2a      	cmp	r3, #42	; 0x2a
 810c45c:	d015      	beq.n	810c48a <_svfiprintf_r+0xf6>
 810c45e:	9a07      	ldr	r2, [sp, #28]
 810c460:	4654      	mov	r4, sl
 810c462:	2000      	movs	r0, #0
 810c464:	f04f 0c0a 	mov.w	ip, #10
 810c468:	4621      	mov	r1, r4
 810c46a:	f811 3b01 	ldrb.w	r3, [r1], #1
 810c46e:	3b30      	subs	r3, #48	; 0x30
 810c470:	2b09      	cmp	r3, #9
 810c472:	d94e      	bls.n	810c512 <_svfiprintf_r+0x17e>
 810c474:	b1b0      	cbz	r0, 810c4a4 <_svfiprintf_r+0x110>
 810c476:	9207      	str	r2, [sp, #28]
 810c478:	e014      	b.n	810c4a4 <_svfiprintf_r+0x110>
 810c47a:	eba0 0308 	sub.w	r3, r0, r8
 810c47e:	fa09 f303 	lsl.w	r3, r9, r3
 810c482:	4313      	orrs	r3, r2
 810c484:	9304      	str	r3, [sp, #16]
 810c486:	46a2      	mov	sl, r4
 810c488:	e7d2      	b.n	810c430 <_svfiprintf_r+0x9c>
 810c48a:	9b03      	ldr	r3, [sp, #12]
 810c48c:	1d19      	adds	r1, r3, #4
 810c48e:	681b      	ldr	r3, [r3, #0]
 810c490:	9103      	str	r1, [sp, #12]
 810c492:	2b00      	cmp	r3, #0
 810c494:	bfbb      	ittet	lt
 810c496:	425b      	neglt	r3, r3
 810c498:	f042 0202 	orrlt.w	r2, r2, #2
 810c49c:	9307      	strge	r3, [sp, #28]
 810c49e:	9307      	strlt	r3, [sp, #28]
 810c4a0:	bfb8      	it	lt
 810c4a2:	9204      	strlt	r2, [sp, #16]
 810c4a4:	7823      	ldrb	r3, [r4, #0]
 810c4a6:	2b2e      	cmp	r3, #46	; 0x2e
 810c4a8:	d10c      	bne.n	810c4c4 <_svfiprintf_r+0x130>
 810c4aa:	7863      	ldrb	r3, [r4, #1]
 810c4ac:	2b2a      	cmp	r3, #42	; 0x2a
 810c4ae:	d135      	bne.n	810c51c <_svfiprintf_r+0x188>
 810c4b0:	9b03      	ldr	r3, [sp, #12]
 810c4b2:	1d1a      	adds	r2, r3, #4
 810c4b4:	681b      	ldr	r3, [r3, #0]
 810c4b6:	9203      	str	r2, [sp, #12]
 810c4b8:	2b00      	cmp	r3, #0
 810c4ba:	bfb8      	it	lt
 810c4bc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 810c4c0:	3402      	adds	r4, #2
 810c4c2:	9305      	str	r3, [sp, #20]
 810c4c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 810c590 <_svfiprintf_r+0x1fc>
 810c4c8:	7821      	ldrb	r1, [r4, #0]
 810c4ca:	2203      	movs	r2, #3
 810c4cc:	4650      	mov	r0, sl
 810c4ce:	f7f3 ff0f 	bl	81002f0 <memchr>
 810c4d2:	b140      	cbz	r0, 810c4e6 <_svfiprintf_r+0x152>
 810c4d4:	2340      	movs	r3, #64	; 0x40
 810c4d6:	eba0 000a 	sub.w	r0, r0, sl
 810c4da:	fa03 f000 	lsl.w	r0, r3, r0
 810c4de:	9b04      	ldr	r3, [sp, #16]
 810c4e0:	4303      	orrs	r3, r0
 810c4e2:	3401      	adds	r4, #1
 810c4e4:	9304      	str	r3, [sp, #16]
 810c4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c4ea:	4826      	ldr	r0, [pc, #152]	; (810c584 <_svfiprintf_r+0x1f0>)
 810c4ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810c4f0:	2206      	movs	r2, #6
 810c4f2:	f7f3 fefd 	bl	81002f0 <memchr>
 810c4f6:	2800      	cmp	r0, #0
 810c4f8:	d038      	beq.n	810c56c <_svfiprintf_r+0x1d8>
 810c4fa:	4b23      	ldr	r3, [pc, #140]	; (810c588 <_svfiprintf_r+0x1f4>)
 810c4fc:	bb1b      	cbnz	r3, 810c546 <_svfiprintf_r+0x1b2>
 810c4fe:	9b03      	ldr	r3, [sp, #12]
 810c500:	3307      	adds	r3, #7
 810c502:	f023 0307 	bic.w	r3, r3, #7
 810c506:	3308      	adds	r3, #8
 810c508:	9303      	str	r3, [sp, #12]
 810c50a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c50c:	4433      	add	r3, r6
 810c50e:	9309      	str	r3, [sp, #36]	; 0x24
 810c510:	e767      	b.n	810c3e2 <_svfiprintf_r+0x4e>
 810c512:	fb0c 3202 	mla	r2, ip, r2, r3
 810c516:	460c      	mov	r4, r1
 810c518:	2001      	movs	r0, #1
 810c51a:	e7a5      	b.n	810c468 <_svfiprintf_r+0xd4>
 810c51c:	2300      	movs	r3, #0
 810c51e:	3401      	adds	r4, #1
 810c520:	9305      	str	r3, [sp, #20]
 810c522:	4619      	mov	r1, r3
 810c524:	f04f 0c0a 	mov.w	ip, #10
 810c528:	4620      	mov	r0, r4
 810c52a:	f810 2b01 	ldrb.w	r2, [r0], #1
 810c52e:	3a30      	subs	r2, #48	; 0x30
 810c530:	2a09      	cmp	r2, #9
 810c532:	d903      	bls.n	810c53c <_svfiprintf_r+0x1a8>
 810c534:	2b00      	cmp	r3, #0
 810c536:	d0c5      	beq.n	810c4c4 <_svfiprintf_r+0x130>
 810c538:	9105      	str	r1, [sp, #20]
 810c53a:	e7c3      	b.n	810c4c4 <_svfiprintf_r+0x130>
 810c53c:	fb0c 2101 	mla	r1, ip, r1, r2
 810c540:	4604      	mov	r4, r0
 810c542:	2301      	movs	r3, #1
 810c544:	e7f0      	b.n	810c528 <_svfiprintf_r+0x194>
 810c546:	ab03      	add	r3, sp, #12
 810c548:	9300      	str	r3, [sp, #0]
 810c54a:	462a      	mov	r2, r5
 810c54c:	4b0f      	ldr	r3, [pc, #60]	; (810c58c <_svfiprintf_r+0x1f8>)
 810c54e:	a904      	add	r1, sp, #16
 810c550:	4638      	mov	r0, r7
 810c552:	f7fc f939 	bl	81087c8 <_printf_float>
 810c556:	1c42      	adds	r2, r0, #1
 810c558:	4606      	mov	r6, r0
 810c55a:	d1d6      	bne.n	810c50a <_svfiprintf_r+0x176>
 810c55c:	89ab      	ldrh	r3, [r5, #12]
 810c55e:	065b      	lsls	r3, r3, #25
 810c560:	f53f af2c 	bmi.w	810c3bc <_svfiprintf_r+0x28>
 810c564:	9809      	ldr	r0, [sp, #36]	; 0x24
 810c566:	b01d      	add	sp, #116	; 0x74
 810c568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c56c:	ab03      	add	r3, sp, #12
 810c56e:	9300      	str	r3, [sp, #0]
 810c570:	462a      	mov	r2, r5
 810c572:	4b06      	ldr	r3, [pc, #24]	; (810c58c <_svfiprintf_r+0x1f8>)
 810c574:	a904      	add	r1, sp, #16
 810c576:	4638      	mov	r0, r7
 810c578:	f7fc fbca 	bl	8108d10 <_printf_i>
 810c57c:	e7eb      	b.n	810c556 <_svfiprintf_r+0x1c2>
 810c57e:	bf00      	nop
 810c580:	0810d44c 	.word	0x0810d44c
 810c584:	0810d456 	.word	0x0810d456
 810c588:	081087c9 	.word	0x081087c9
 810c58c:	0810c2dd 	.word	0x0810c2dd
 810c590:	0810d452 	.word	0x0810d452

0810c594 <__sfputc_r>:
 810c594:	6893      	ldr	r3, [r2, #8]
 810c596:	3b01      	subs	r3, #1
 810c598:	2b00      	cmp	r3, #0
 810c59a:	b410      	push	{r4}
 810c59c:	6093      	str	r3, [r2, #8]
 810c59e:	da08      	bge.n	810c5b2 <__sfputc_r+0x1e>
 810c5a0:	6994      	ldr	r4, [r2, #24]
 810c5a2:	42a3      	cmp	r3, r4
 810c5a4:	db01      	blt.n	810c5aa <__sfputc_r+0x16>
 810c5a6:	290a      	cmp	r1, #10
 810c5a8:	d103      	bne.n	810c5b2 <__sfputc_r+0x1e>
 810c5aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c5ae:	f000 b9bb 	b.w	810c928 <__swbuf_r>
 810c5b2:	6813      	ldr	r3, [r2, #0]
 810c5b4:	1c58      	adds	r0, r3, #1
 810c5b6:	6010      	str	r0, [r2, #0]
 810c5b8:	7019      	strb	r1, [r3, #0]
 810c5ba:	4608      	mov	r0, r1
 810c5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 810c5c0:	4770      	bx	lr

0810c5c2 <__sfputs_r>:
 810c5c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c5c4:	4606      	mov	r6, r0
 810c5c6:	460f      	mov	r7, r1
 810c5c8:	4614      	mov	r4, r2
 810c5ca:	18d5      	adds	r5, r2, r3
 810c5cc:	42ac      	cmp	r4, r5
 810c5ce:	d101      	bne.n	810c5d4 <__sfputs_r+0x12>
 810c5d0:	2000      	movs	r0, #0
 810c5d2:	e007      	b.n	810c5e4 <__sfputs_r+0x22>
 810c5d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c5d8:	463a      	mov	r2, r7
 810c5da:	4630      	mov	r0, r6
 810c5dc:	f7ff ffda 	bl	810c594 <__sfputc_r>
 810c5e0:	1c43      	adds	r3, r0, #1
 810c5e2:	d1f3      	bne.n	810c5cc <__sfputs_r+0xa>
 810c5e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0810c5e8 <_vfiprintf_r>:
 810c5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810c5ec:	460d      	mov	r5, r1
 810c5ee:	b09d      	sub	sp, #116	; 0x74
 810c5f0:	4614      	mov	r4, r2
 810c5f2:	4698      	mov	r8, r3
 810c5f4:	4606      	mov	r6, r0
 810c5f6:	b118      	cbz	r0, 810c600 <_vfiprintf_r+0x18>
 810c5f8:	6983      	ldr	r3, [r0, #24]
 810c5fa:	b90b      	cbnz	r3, 810c600 <_vfiprintf_r+0x18>
 810c5fc:	f7fe fc7a 	bl	810aef4 <__sinit>
 810c600:	4b89      	ldr	r3, [pc, #548]	; (810c828 <_vfiprintf_r+0x240>)
 810c602:	429d      	cmp	r5, r3
 810c604:	d11b      	bne.n	810c63e <_vfiprintf_r+0x56>
 810c606:	6875      	ldr	r5, [r6, #4]
 810c608:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810c60a:	07d9      	lsls	r1, r3, #31
 810c60c:	d405      	bmi.n	810c61a <_vfiprintf_r+0x32>
 810c60e:	89ab      	ldrh	r3, [r5, #12]
 810c610:	059a      	lsls	r2, r3, #22
 810c612:	d402      	bmi.n	810c61a <_vfiprintf_r+0x32>
 810c614:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810c616:	f7ff f87e 	bl	810b716 <__retarget_lock_acquire_recursive>
 810c61a:	89ab      	ldrh	r3, [r5, #12]
 810c61c:	071b      	lsls	r3, r3, #28
 810c61e:	d501      	bpl.n	810c624 <_vfiprintf_r+0x3c>
 810c620:	692b      	ldr	r3, [r5, #16]
 810c622:	b9eb      	cbnz	r3, 810c660 <_vfiprintf_r+0x78>
 810c624:	4629      	mov	r1, r5
 810c626:	4630      	mov	r0, r6
 810c628:	f000 f9f0 	bl	810ca0c <__swsetup_r>
 810c62c:	b1c0      	cbz	r0, 810c660 <_vfiprintf_r+0x78>
 810c62e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810c630:	07dc      	lsls	r4, r3, #31
 810c632:	d50e      	bpl.n	810c652 <_vfiprintf_r+0x6a>
 810c634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810c638:	b01d      	add	sp, #116	; 0x74
 810c63a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 810c63e:	4b7b      	ldr	r3, [pc, #492]	; (810c82c <_vfiprintf_r+0x244>)
 810c640:	429d      	cmp	r5, r3
 810c642:	d101      	bne.n	810c648 <_vfiprintf_r+0x60>
 810c644:	68b5      	ldr	r5, [r6, #8]
 810c646:	e7df      	b.n	810c608 <_vfiprintf_r+0x20>
 810c648:	4b79      	ldr	r3, [pc, #484]	; (810c830 <_vfiprintf_r+0x248>)
 810c64a:	429d      	cmp	r5, r3
 810c64c:	bf08      	it	eq
 810c64e:	68f5      	ldreq	r5, [r6, #12]
 810c650:	e7da      	b.n	810c608 <_vfiprintf_r+0x20>
 810c652:	89ab      	ldrh	r3, [r5, #12]
 810c654:	0598      	lsls	r0, r3, #22
 810c656:	d4ed      	bmi.n	810c634 <_vfiprintf_r+0x4c>
 810c658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810c65a:	f7ff f85d 	bl	810b718 <__retarget_lock_release_recursive>
 810c65e:	e7e9      	b.n	810c634 <_vfiprintf_r+0x4c>
 810c660:	2300      	movs	r3, #0
 810c662:	9309      	str	r3, [sp, #36]	; 0x24
 810c664:	2320      	movs	r3, #32
 810c666:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 810c66a:	f8cd 800c 	str.w	r8, [sp, #12]
 810c66e:	2330      	movs	r3, #48	; 0x30
 810c670:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 810c834 <_vfiprintf_r+0x24c>
 810c674:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 810c678:	f04f 0901 	mov.w	r9, #1
 810c67c:	4623      	mov	r3, r4
 810c67e:	469a      	mov	sl, r3
 810c680:	f813 2b01 	ldrb.w	r2, [r3], #1
 810c684:	b10a      	cbz	r2, 810c68a <_vfiprintf_r+0xa2>
 810c686:	2a25      	cmp	r2, #37	; 0x25
 810c688:	d1f9      	bne.n	810c67e <_vfiprintf_r+0x96>
 810c68a:	ebba 0b04 	subs.w	fp, sl, r4
 810c68e:	d00b      	beq.n	810c6a8 <_vfiprintf_r+0xc0>
 810c690:	465b      	mov	r3, fp
 810c692:	4622      	mov	r2, r4
 810c694:	4629      	mov	r1, r5
 810c696:	4630      	mov	r0, r6
 810c698:	f7ff ff93 	bl	810c5c2 <__sfputs_r>
 810c69c:	3001      	adds	r0, #1
 810c69e:	f000 80aa 	beq.w	810c7f6 <_vfiprintf_r+0x20e>
 810c6a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 810c6a4:	445a      	add	r2, fp
 810c6a6:	9209      	str	r2, [sp, #36]	; 0x24
 810c6a8:	f89a 3000 	ldrb.w	r3, [sl]
 810c6ac:	2b00      	cmp	r3, #0
 810c6ae:	f000 80a2 	beq.w	810c7f6 <_vfiprintf_r+0x20e>
 810c6b2:	2300      	movs	r3, #0
 810c6b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 810c6b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 810c6bc:	f10a 0a01 	add.w	sl, sl, #1
 810c6c0:	9304      	str	r3, [sp, #16]
 810c6c2:	9307      	str	r3, [sp, #28]
 810c6c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 810c6c8:	931a      	str	r3, [sp, #104]	; 0x68
 810c6ca:	4654      	mov	r4, sl
 810c6cc:	2205      	movs	r2, #5
 810c6ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c6d2:	4858      	ldr	r0, [pc, #352]	; (810c834 <_vfiprintf_r+0x24c>)
 810c6d4:	f7f3 fe0c 	bl	81002f0 <memchr>
 810c6d8:	9a04      	ldr	r2, [sp, #16]
 810c6da:	b9d8      	cbnz	r0, 810c714 <_vfiprintf_r+0x12c>
 810c6dc:	06d1      	lsls	r1, r2, #27
 810c6de:	bf44      	itt	mi
 810c6e0:	2320      	movmi	r3, #32
 810c6e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c6e6:	0713      	lsls	r3, r2, #28
 810c6e8:	bf44      	itt	mi
 810c6ea:	232b      	movmi	r3, #43	; 0x2b
 810c6ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 810c6f0:	f89a 3000 	ldrb.w	r3, [sl]
 810c6f4:	2b2a      	cmp	r3, #42	; 0x2a
 810c6f6:	d015      	beq.n	810c724 <_vfiprintf_r+0x13c>
 810c6f8:	9a07      	ldr	r2, [sp, #28]
 810c6fa:	4654      	mov	r4, sl
 810c6fc:	2000      	movs	r0, #0
 810c6fe:	f04f 0c0a 	mov.w	ip, #10
 810c702:	4621      	mov	r1, r4
 810c704:	f811 3b01 	ldrb.w	r3, [r1], #1
 810c708:	3b30      	subs	r3, #48	; 0x30
 810c70a:	2b09      	cmp	r3, #9
 810c70c:	d94e      	bls.n	810c7ac <_vfiprintf_r+0x1c4>
 810c70e:	b1b0      	cbz	r0, 810c73e <_vfiprintf_r+0x156>
 810c710:	9207      	str	r2, [sp, #28]
 810c712:	e014      	b.n	810c73e <_vfiprintf_r+0x156>
 810c714:	eba0 0308 	sub.w	r3, r0, r8
 810c718:	fa09 f303 	lsl.w	r3, r9, r3
 810c71c:	4313      	orrs	r3, r2
 810c71e:	9304      	str	r3, [sp, #16]
 810c720:	46a2      	mov	sl, r4
 810c722:	e7d2      	b.n	810c6ca <_vfiprintf_r+0xe2>
 810c724:	9b03      	ldr	r3, [sp, #12]
 810c726:	1d19      	adds	r1, r3, #4
 810c728:	681b      	ldr	r3, [r3, #0]
 810c72a:	9103      	str	r1, [sp, #12]
 810c72c:	2b00      	cmp	r3, #0
 810c72e:	bfbb      	ittet	lt
 810c730:	425b      	neglt	r3, r3
 810c732:	f042 0202 	orrlt.w	r2, r2, #2
 810c736:	9307      	strge	r3, [sp, #28]
 810c738:	9307      	strlt	r3, [sp, #28]
 810c73a:	bfb8      	it	lt
 810c73c:	9204      	strlt	r2, [sp, #16]
 810c73e:	7823      	ldrb	r3, [r4, #0]
 810c740:	2b2e      	cmp	r3, #46	; 0x2e
 810c742:	d10c      	bne.n	810c75e <_vfiprintf_r+0x176>
 810c744:	7863      	ldrb	r3, [r4, #1]
 810c746:	2b2a      	cmp	r3, #42	; 0x2a
 810c748:	d135      	bne.n	810c7b6 <_vfiprintf_r+0x1ce>
 810c74a:	9b03      	ldr	r3, [sp, #12]
 810c74c:	1d1a      	adds	r2, r3, #4
 810c74e:	681b      	ldr	r3, [r3, #0]
 810c750:	9203      	str	r2, [sp, #12]
 810c752:	2b00      	cmp	r3, #0
 810c754:	bfb8      	it	lt
 810c756:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 810c75a:	3402      	adds	r4, #2
 810c75c:	9305      	str	r3, [sp, #20]
 810c75e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 810c844 <_vfiprintf_r+0x25c>
 810c762:	7821      	ldrb	r1, [r4, #0]
 810c764:	2203      	movs	r2, #3
 810c766:	4650      	mov	r0, sl
 810c768:	f7f3 fdc2 	bl	81002f0 <memchr>
 810c76c:	b140      	cbz	r0, 810c780 <_vfiprintf_r+0x198>
 810c76e:	2340      	movs	r3, #64	; 0x40
 810c770:	eba0 000a 	sub.w	r0, r0, sl
 810c774:	fa03 f000 	lsl.w	r0, r3, r0
 810c778:	9b04      	ldr	r3, [sp, #16]
 810c77a:	4303      	orrs	r3, r0
 810c77c:	3401      	adds	r4, #1
 810c77e:	9304      	str	r3, [sp, #16]
 810c780:	f814 1b01 	ldrb.w	r1, [r4], #1
 810c784:	482c      	ldr	r0, [pc, #176]	; (810c838 <_vfiprintf_r+0x250>)
 810c786:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 810c78a:	2206      	movs	r2, #6
 810c78c:	f7f3 fdb0 	bl	81002f0 <memchr>
 810c790:	2800      	cmp	r0, #0
 810c792:	d03f      	beq.n	810c814 <_vfiprintf_r+0x22c>
 810c794:	4b29      	ldr	r3, [pc, #164]	; (810c83c <_vfiprintf_r+0x254>)
 810c796:	bb1b      	cbnz	r3, 810c7e0 <_vfiprintf_r+0x1f8>
 810c798:	9b03      	ldr	r3, [sp, #12]
 810c79a:	3307      	adds	r3, #7
 810c79c:	f023 0307 	bic.w	r3, r3, #7
 810c7a0:	3308      	adds	r3, #8
 810c7a2:	9303      	str	r3, [sp, #12]
 810c7a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 810c7a6:	443b      	add	r3, r7
 810c7a8:	9309      	str	r3, [sp, #36]	; 0x24
 810c7aa:	e767      	b.n	810c67c <_vfiprintf_r+0x94>
 810c7ac:	fb0c 3202 	mla	r2, ip, r2, r3
 810c7b0:	460c      	mov	r4, r1
 810c7b2:	2001      	movs	r0, #1
 810c7b4:	e7a5      	b.n	810c702 <_vfiprintf_r+0x11a>
 810c7b6:	2300      	movs	r3, #0
 810c7b8:	3401      	adds	r4, #1
 810c7ba:	9305      	str	r3, [sp, #20]
 810c7bc:	4619      	mov	r1, r3
 810c7be:	f04f 0c0a 	mov.w	ip, #10
 810c7c2:	4620      	mov	r0, r4
 810c7c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 810c7c8:	3a30      	subs	r2, #48	; 0x30
 810c7ca:	2a09      	cmp	r2, #9
 810c7cc:	d903      	bls.n	810c7d6 <_vfiprintf_r+0x1ee>
 810c7ce:	2b00      	cmp	r3, #0
 810c7d0:	d0c5      	beq.n	810c75e <_vfiprintf_r+0x176>
 810c7d2:	9105      	str	r1, [sp, #20]
 810c7d4:	e7c3      	b.n	810c75e <_vfiprintf_r+0x176>
 810c7d6:	fb0c 2101 	mla	r1, ip, r1, r2
 810c7da:	4604      	mov	r4, r0
 810c7dc:	2301      	movs	r3, #1
 810c7de:	e7f0      	b.n	810c7c2 <_vfiprintf_r+0x1da>
 810c7e0:	ab03      	add	r3, sp, #12
 810c7e2:	9300      	str	r3, [sp, #0]
 810c7e4:	462a      	mov	r2, r5
 810c7e6:	4b16      	ldr	r3, [pc, #88]	; (810c840 <_vfiprintf_r+0x258>)
 810c7e8:	a904      	add	r1, sp, #16
 810c7ea:	4630      	mov	r0, r6
 810c7ec:	f7fb ffec 	bl	81087c8 <_printf_float>
 810c7f0:	4607      	mov	r7, r0
 810c7f2:	1c78      	adds	r0, r7, #1
 810c7f4:	d1d6      	bne.n	810c7a4 <_vfiprintf_r+0x1bc>
 810c7f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 810c7f8:	07d9      	lsls	r1, r3, #31
 810c7fa:	d405      	bmi.n	810c808 <_vfiprintf_r+0x220>
 810c7fc:	89ab      	ldrh	r3, [r5, #12]
 810c7fe:	059a      	lsls	r2, r3, #22
 810c800:	d402      	bmi.n	810c808 <_vfiprintf_r+0x220>
 810c802:	6da8      	ldr	r0, [r5, #88]	; 0x58
 810c804:	f7fe ff88 	bl	810b718 <__retarget_lock_release_recursive>
 810c808:	89ab      	ldrh	r3, [r5, #12]
 810c80a:	065b      	lsls	r3, r3, #25
 810c80c:	f53f af12 	bmi.w	810c634 <_vfiprintf_r+0x4c>
 810c810:	9809      	ldr	r0, [sp, #36]	; 0x24
 810c812:	e711      	b.n	810c638 <_vfiprintf_r+0x50>
 810c814:	ab03      	add	r3, sp, #12
 810c816:	9300      	str	r3, [sp, #0]
 810c818:	462a      	mov	r2, r5
 810c81a:	4b09      	ldr	r3, [pc, #36]	; (810c840 <_vfiprintf_r+0x258>)
 810c81c:	a904      	add	r1, sp, #16
 810c81e:	4630      	mov	r0, r6
 810c820:	f7fc fa76 	bl	8108d10 <_printf_i>
 810c824:	e7e4      	b.n	810c7f0 <_vfiprintf_r+0x208>
 810c826:	bf00      	nop
 810c828:	0810d234 	.word	0x0810d234
 810c82c:	0810d254 	.word	0x0810d254
 810c830:	0810d214 	.word	0x0810d214
 810c834:	0810d44c 	.word	0x0810d44c
 810c838:	0810d456 	.word	0x0810d456
 810c83c:	081087c9 	.word	0x081087c9
 810c840:	0810c5c3 	.word	0x0810c5c3
 810c844:	0810d452 	.word	0x0810d452

0810c848 <nan>:
 810c848:	ed9f 0b01 	vldr	d0, [pc, #4]	; 810c850 <nan+0x8>
 810c84c:	4770      	bx	lr
 810c84e:	bf00      	nop
 810c850:	00000000 	.word	0x00000000
 810c854:	7ff80000 	.word	0x7ff80000

0810c858 <_sbrk_r>:
 810c858:	b538      	push	{r3, r4, r5, lr}
 810c85a:	4d06      	ldr	r5, [pc, #24]	; (810c874 <_sbrk_r+0x1c>)
 810c85c:	2300      	movs	r3, #0
 810c85e:	4604      	mov	r4, r0
 810c860:	4608      	mov	r0, r1
 810c862:	602b      	str	r3, [r5, #0]
 810c864:	f7f5 f988 	bl	8101b78 <_sbrk>
 810c868:	1c43      	adds	r3, r0, #1
 810c86a:	d102      	bne.n	810c872 <_sbrk_r+0x1a>
 810c86c:	682b      	ldr	r3, [r5, #0]
 810c86e:	b103      	cbz	r3, 810c872 <_sbrk_r+0x1a>
 810c870:	6023      	str	r3, [r4, #0]
 810c872:	bd38      	pop	{r3, r4, r5, pc}
 810c874:	10000354 	.word	0x10000354

0810c878 <__sread>:
 810c878:	b510      	push	{r4, lr}
 810c87a:	460c      	mov	r4, r1
 810c87c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810c880:	f000 fb02 	bl	810ce88 <_read_r>
 810c884:	2800      	cmp	r0, #0
 810c886:	bfab      	itete	ge
 810c888:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 810c88a:	89a3      	ldrhlt	r3, [r4, #12]
 810c88c:	181b      	addge	r3, r3, r0
 810c88e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 810c892:	bfac      	ite	ge
 810c894:	6563      	strge	r3, [r4, #84]	; 0x54
 810c896:	81a3      	strhlt	r3, [r4, #12]
 810c898:	bd10      	pop	{r4, pc}

0810c89a <__swrite>:
 810c89a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810c89e:	461f      	mov	r7, r3
 810c8a0:	898b      	ldrh	r3, [r1, #12]
 810c8a2:	05db      	lsls	r3, r3, #23
 810c8a4:	4605      	mov	r5, r0
 810c8a6:	460c      	mov	r4, r1
 810c8a8:	4616      	mov	r6, r2
 810c8aa:	d505      	bpl.n	810c8b8 <__swrite+0x1e>
 810c8ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810c8b0:	2302      	movs	r3, #2
 810c8b2:	2200      	movs	r2, #0
 810c8b4:	f000 fa1a 	bl	810ccec <_lseek_r>
 810c8b8:	89a3      	ldrh	r3, [r4, #12]
 810c8ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810c8be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 810c8c2:	81a3      	strh	r3, [r4, #12]
 810c8c4:	4632      	mov	r2, r6
 810c8c6:	463b      	mov	r3, r7
 810c8c8:	4628      	mov	r0, r5
 810c8ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810c8ce:	f000 b88b 	b.w	810c9e8 <_write_r>

0810c8d2 <__sseek>:
 810c8d2:	b510      	push	{r4, lr}
 810c8d4:	460c      	mov	r4, r1
 810c8d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810c8da:	f000 fa07 	bl	810ccec <_lseek_r>
 810c8de:	1c43      	adds	r3, r0, #1
 810c8e0:	89a3      	ldrh	r3, [r4, #12]
 810c8e2:	bf15      	itete	ne
 810c8e4:	6560      	strne	r0, [r4, #84]	; 0x54
 810c8e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 810c8ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 810c8ee:	81a3      	strheq	r3, [r4, #12]
 810c8f0:	bf18      	it	ne
 810c8f2:	81a3      	strhne	r3, [r4, #12]
 810c8f4:	bd10      	pop	{r4, pc}

0810c8f6 <__sclose>:
 810c8f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810c8fa:	f000 b913 	b.w	810cb24 <_close_r>

0810c8fe <strncmp>:
 810c8fe:	b510      	push	{r4, lr}
 810c900:	b17a      	cbz	r2, 810c922 <strncmp+0x24>
 810c902:	4603      	mov	r3, r0
 810c904:	3901      	subs	r1, #1
 810c906:	1884      	adds	r4, r0, r2
 810c908:	f813 0b01 	ldrb.w	r0, [r3], #1
 810c90c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 810c910:	4290      	cmp	r0, r2
 810c912:	d101      	bne.n	810c918 <strncmp+0x1a>
 810c914:	42a3      	cmp	r3, r4
 810c916:	d101      	bne.n	810c91c <strncmp+0x1e>
 810c918:	1a80      	subs	r0, r0, r2
 810c91a:	bd10      	pop	{r4, pc}
 810c91c:	2800      	cmp	r0, #0
 810c91e:	d1f3      	bne.n	810c908 <strncmp+0xa>
 810c920:	e7fa      	b.n	810c918 <strncmp+0x1a>
 810c922:	4610      	mov	r0, r2
 810c924:	e7f9      	b.n	810c91a <strncmp+0x1c>
	...

0810c928 <__swbuf_r>:
 810c928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c92a:	460e      	mov	r6, r1
 810c92c:	4614      	mov	r4, r2
 810c92e:	4605      	mov	r5, r0
 810c930:	b118      	cbz	r0, 810c93a <__swbuf_r+0x12>
 810c932:	6983      	ldr	r3, [r0, #24]
 810c934:	b90b      	cbnz	r3, 810c93a <__swbuf_r+0x12>
 810c936:	f7fe fadd 	bl	810aef4 <__sinit>
 810c93a:	4b21      	ldr	r3, [pc, #132]	; (810c9c0 <__swbuf_r+0x98>)
 810c93c:	429c      	cmp	r4, r3
 810c93e:	d12b      	bne.n	810c998 <__swbuf_r+0x70>
 810c940:	686c      	ldr	r4, [r5, #4]
 810c942:	69a3      	ldr	r3, [r4, #24]
 810c944:	60a3      	str	r3, [r4, #8]
 810c946:	89a3      	ldrh	r3, [r4, #12]
 810c948:	071a      	lsls	r2, r3, #28
 810c94a:	d52f      	bpl.n	810c9ac <__swbuf_r+0x84>
 810c94c:	6923      	ldr	r3, [r4, #16]
 810c94e:	b36b      	cbz	r3, 810c9ac <__swbuf_r+0x84>
 810c950:	6923      	ldr	r3, [r4, #16]
 810c952:	6820      	ldr	r0, [r4, #0]
 810c954:	1ac0      	subs	r0, r0, r3
 810c956:	6963      	ldr	r3, [r4, #20]
 810c958:	b2f6      	uxtb	r6, r6
 810c95a:	4283      	cmp	r3, r0
 810c95c:	4637      	mov	r7, r6
 810c95e:	dc04      	bgt.n	810c96a <__swbuf_r+0x42>
 810c960:	4621      	mov	r1, r4
 810c962:	4628      	mov	r0, r5
 810c964:	f000 f974 	bl	810cc50 <_fflush_r>
 810c968:	bb30      	cbnz	r0, 810c9b8 <__swbuf_r+0x90>
 810c96a:	68a3      	ldr	r3, [r4, #8]
 810c96c:	3b01      	subs	r3, #1
 810c96e:	60a3      	str	r3, [r4, #8]
 810c970:	6823      	ldr	r3, [r4, #0]
 810c972:	1c5a      	adds	r2, r3, #1
 810c974:	6022      	str	r2, [r4, #0]
 810c976:	701e      	strb	r6, [r3, #0]
 810c978:	6963      	ldr	r3, [r4, #20]
 810c97a:	3001      	adds	r0, #1
 810c97c:	4283      	cmp	r3, r0
 810c97e:	d004      	beq.n	810c98a <__swbuf_r+0x62>
 810c980:	89a3      	ldrh	r3, [r4, #12]
 810c982:	07db      	lsls	r3, r3, #31
 810c984:	d506      	bpl.n	810c994 <__swbuf_r+0x6c>
 810c986:	2e0a      	cmp	r6, #10
 810c988:	d104      	bne.n	810c994 <__swbuf_r+0x6c>
 810c98a:	4621      	mov	r1, r4
 810c98c:	4628      	mov	r0, r5
 810c98e:	f000 f95f 	bl	810cc50 <_fflush_r>
 810c992:	b988      	cbnz	r0, 810c9b8 <__swbuf_r+0x90>
 810c994:	4638      	mov	r0, r7
 810c996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 810c998:	4b0a      	ldr	r3, [pc, #40]	; (810c9c4 <__swbuf_r+0x9c>)
 810c99a:	429c      	cmp	r4, r3
 810c99c:	d101      	bne.n	810c9a2 <__swbuf_r+0x7a>
 810c99e:	68ac      	ldr	r4, [r5, #8]
 810c9a0:	e7cf      	b.n	810c942 <__swbuf_r+0x1a>
 810c9a2:	4b09      	ldr	r3, [pc, #36]	; (810c9c8 <__swbuf_r+0xa0>)
 810c9a4:	429c      	cmp	r4, r3
 810c9a6:	bf08      	it	eq
 810c9a8:	68ec      	ldreq	r4, [r5, #12]
 810c9aa:	e7ca      	b.n	810c942 <__swbuf_r+0x1a>
 810c9ac:	4621      	mov	r1, r4
 810c9ae:	4628      	mov	r0, r5
 810c9b0:	f000 f82c 	bl	810ca0c <__swsetup_r>
 810c9b4:	2800      	cmp	r0, #0
 810c9b6:	d0cb      	beq.n	810c950 <__swbuf_r+0x28>
 810c9b8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 810c9bc:	e7ea      	b.n	810c994 <__swbuf_r+0x6c>
 810c9be:	bf00      	nop
 810c9c0:	0810d234 	.word	0x0810d234
 810c9c4:	0810d254 	.word	0x0810d254
 810c9c8:	0810d214 	.word	0x0810d214

0810c9cc <__ascii_wctomb>:
 810c9cc:	b149      	cbz	r1, 810c9e2 <__ascii_wctomb+0x16>
 810c9ce:	2aff      	cmp	r2, #255	; 0xff
 810c9d0:	bf85      	ittet	hi
 810c9d2:	238a      	movhi	r3, #138	; 0x8a
 810c9d4:	6003      	strhi	r3, [r0, #0]
 810c9d6:	700a      	strbls	r2, [r1, #0]
 810c9d8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 810c9dc:	bf98      	it	ls
 810c9de:	2001      	movls	r0, #1
 810c9e0:	4770      	bx	lr
 810c9e2:	4608      	mov	r0, r1
 810c9e4:	4770      	bx	lr
	...

0810c9e8 <_write_r>:
 810c9e8:	b538      	push	{r3, r4, r5, lr}
 810c9ea:	4d07      	ldr	r5, [pc, #28]	; (810ca08 <_write_r+0x20>)
 810c9ec:	4604      	mov	r4, r0
 810c9ee:	4608      	mov	r0, r1
 810c9f0:	4611      	mov	r1, r2
 810c9f2:	2200      	movs	r2, #0
 810c9f4:	602a      	str	r2, [r5, #0]
 810c9f6:	461a      	mov	r2, r3
 810c9f8:	f7f5 f86d 	bl	8101ad6 <_write>
 810c9fc:	1c43      	adds	r3, r0, #1
 810c9fe:	d102      	bne.n	810ca06 <_write_r+0x1e>
 810ca00:	682b      	ldr	r3, [r5, #0]
 810ca02:	b103      	cbz	r3, 810ca06 <_write_r+0x1e>
 810ca04:	6023      	str	r3, [r4, #0]
 810ca06:	bd38      	pop	{r3, r4, r5, pc}
 810ca08:	10000354 	.word	0x10000354

0810ca0c <__swsetup_r>:
 810ca0c:	4b32      	ldr	r3, [pc, #200]	; (810cad8 <__swsetup_r+0xcc>)
 810ca0e:	b570      	push	{r4, r5, r6, lr}
 810ca10:	681d      	ldr	r5, [r3, #0]
 810ca12:	4606      	mov	r6, r0
 810ca14:	460c      	mov	r4, r1
 810ca16:	b125      	cbz	r5, 810ca22 <__swsetup_r+0x16>
 810ca18:	69ab      	ldr	r3, [r5, #24]
 810ca1a:	b913      	cbnz	r3, 810ca22 <__swsetup_r+0x16>
 810ca1c:	4628      	mov	r0, r5
 810ca1e:	f7fe fa69 	bl	810aef4 <__sinit>
 810ca22:	4b2e      	ldr	r3, [pc, #184]	; (810cadc <__swsetup_r+0xd0>)
 810ca24:	429c      	cmp	r4, r3
 810ca26:	d10f      	bne.n	810ca48 <__swsetup_r+0x3c>
 810ca28:	686c      	ldr	r4, [r5, #4]
 810ca2a:	89a3      	ldrh	r3, [r4, #12]
 810ca2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810ca30:	0719      	lsls	r1, r3, #28
 810ca32:	d42c      	bmi.n	810ca8e <__swsetup_r+0x82>
 810ca34:	06dd      	lsls	r5, r3, #27
 810ca36:	d411      	bmi.n	810ca5c <__swsetup_r+0x50>
 810ca38:	2309      	movs	r3, #9
 810ca3a:	6033      	str	r3, [r6, #0]
 810ca3c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 810ca40:	81a3      	strh	r3, [r4, #12]
 810ca42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810ca46:	e03e      	b.n	810cac6 <__swsetup_r+0xba>
 810ca48:	4b25      	ldr	r3, [pc, #148]	; (810cae0 <__swsetup_r+0xd4>)
 810ca4a:	429c      	cmp	r4, r3
 810ca4c:	d101      	bne.n	810ca52 <__swsetup_r+0x46>
 810ca4e:	68ac      	ldr	r4, [r5, #8]
 810ca50:	e7eb      	b.n	810ca2a <__swsetup_r+0x1e>
 810ca52:	4b24      	ldr	r3, [pc, #144]	; (810cae4 <__swsetup_r+0xd8>)
 810ca54:	429c      	cmp	r4, r3
 810ca56:	bf08      	it	eq
 810ca58:	68ec      	ldreq	r4, [r5, #12]
 810ca5a:	e7e6      	b.n	810ca2a <__swsetup_r+0x1e>
 810ca5c:	0758      	lsls	r0, r3, #29
 810ca5e:	d512      	bpl.n	810ca86 <__swsetup_r+0x7a>
 810ca60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810ca62:	b141      	cbz	r1, 810ca76 <__swsetup_r+0x6a>
 810ca64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810ca68:	4299      	cmp	r1, r3
 810ca6a:	d002      	beq.n	810ca72 <__swsetup_r+0x66>
 810ca6c:	4630      	mov	r0, r6
 810ca6e:	f7ff fb55 	bl	810c11c <_free_r>
 810ca72:	2300      	movs	r3, #0
 810ca74:	6363      	str	r3, [r4, #52]	; 0x34
 810ca76:	89a3      	ldrh	r3, [r4, #12]
 810ca78:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 810ca7c:	81a3      	strh	r3, [r4, #12]
 810ca7e:	2300      	movs	r3, #0
 810ca80:	6063      	str	r3, [r4, #4]
 810ca82:	6923      	ldr	r3, [r4, #16]
 810ca84:	6023      	str	r3, [r4, #0]
 810ca86:	89a3      	ldrh	r3, [r4, #12]
 810ca88:	f043 0308 	orr.w	r3, r3, #8
 810ca8c:	81a3      	strh	r3, [r4, #12]
 810ca8e:	6923      	ldr	r3, [r4, #16]
 810ca90:	b94b      	cbnz	r3, 810caa6 <__swsetup_r+0x9a>
 810ca92:	89a3      	ldrh	r3, [r4, #12]
 810ca94:	f403 7320 	and.w	r3, r3, #640	; 0x280
 810ca98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810ca9c:	d003      	beq.n	810caa6 <__swsetup_r+0x9a>
 810ca9e:	4621      	mov	r1, r4
 810caa0:	4630      	mov	r0, r6
 810caa2:	f000 f95b 	bl	810cd5c <__smakebuf_r>
 810caa6:	89a0      	ldrh	r0, [r4, #12]
 810caa8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 810caac:	f010 0301 	ands.w	r3, r0, #1
 810cab0:	d00a      	beq.n	810cac8 <__swsetup_r+0xbc>
 810cab2:	2300      	movs	r3, #0
 810cab4:	60a3      	str	r3, [r4, #8]
 810cab6:	6963      	ldr	r3, [r4, #20]
 810cab8:	425b      	negs	r3, r3
 810caba:	61a3      	str	r3, [r4, #24]
 810cabc:	6923      	ldr	r3, [r4, #16]
 810cabe:	b943      	cbnz	r3, 810cad2 <__swsetup_r+0xc6>
 810cac0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 810cac4:	d1ba      	bne.n	810ca3c <__swsetup_r+0x30>
 810cac6:	bd70      	pop	{r4, r5, r6, pc}
 810cac8:	0781      	lsls	r1, r0, #30
 810caca:	bf58      	it	pl
 810cacc:	6963      	ldrpl	r3, [r4, #20]
 810cace:	60a3      	str	r3, [r4, #8]
 810cad0:	e7f4      	b.n	810cabc <__swsetup_r+0xb0>
 810cad2:	2000      	movs	r0, #0
 810cad4:	e7f7      	b.n	810cac6 <__swsetup_r+0xba>
 810cad6:	bf00      	nop
 810cad8:	10000010 	.word	0x10000010
 810cadc:	0810d234 	.word	0x0810d234
 810cae0:	0810d254 	.word	0x0810d254
 810cae4:	0810d214 	.word	0x0810d214

0810cae8 <__assert_func>:
 810cae8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 810caea:	4614      	mov	r4, r2
 810caec:	461a      	mov	r2, r3
 810caee:	4b09      	ldr	r3, [pc, #36]	; (810cb14 <__assert_func+0x2c>)
 810caf0:	681b      	ldr	r3, [r3, #0]
 810caf2:	4605      	mov	r5, r0
 810caf4:	68d8      	ldr	r0, [r3, #12]
 810caf6:	b14c      	cbz	r4, 810cb0c <__assert_func+0x24>
 810caf8:	4b07      	ldr	r3, [pc, #28]	; (810cb18 <__assert_func+0x30>)
 810cafa:	9100      	str	r1, [sp, #0]
 810cafc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 810cb00:	4906      	ldr	r1, [pc, #24]	; (810cb1c <__assert_func+0x34>)
 810cb02:	462b      	mov	r3, r5
 810cb04:	f000 f8e0 	bl	810ccc8 <fiprintf>
 810cb08:	f000 f9d0 	bl	810ceac <abort>
 810cb0c:	4b04      	ldr	r3, [pc, #16]	; (810cb20 <__assert_func+0x38>)
 810cb0e:	461c      	mov	r4, r3
 810cb10:	e7f3      	b.n	810cafa <__assert_func+0x12>
 810cb12:	bf00      	nop
 810cb14:	10000010 	.word	0x10000010
 810cb18:	0810d45d 	.word	0x0810d45d
 810cb1c:	0810d46a 	.word	0x0810d46a
 810cb20:	0810d498 	.word	0x0810d498

0810cb24 <_close_r>:
 810cb24:	b538      	push	{r3, r4, r5, lr}
 810cb26:	4d06      	ldr	r5, [pc, #24]	; (810cb40 <_close_r+0x1c>)
 810cb28:	2300      	movs	r3, #0
 810cb2a:	4604      	mov	r4, r0
 810cb2c:	4608      	mov	r0, r1
 810cb2e:	602b      	str	r3, [r5, #0]
 810cb30:	f7f4 ffed 	bl	8101b0e <_close>
 810cb34:	1c43      	adds	r3, r0, #1
 810cb36:	d102      	bne.n	810cb3e <_close_r+0x1a>
 810cb38:	682b      	ldr	r3, [r5, #0]
 810cb3a:	b103      	cbz	r3, 810cb3e <_close_r+0x1a>
 810cb3c:	6023      	str	r3, [r4, #0]
 810cb3e:	bd38      	pop	{r3, r4, r5, pc}
 810cb40:	10000354 	.word	0x10000354

0810cb44 <__sflush_r>:
 810cb44:	898a      	ldrh	r2, [r1, #12]
 810cb46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810cb4a:	4605      	mov	r5, r0
 810cb4c:	0710      	lsls	r0, r2, #28
 810cb4e:	460c      	mov	r4, r1
 810cb50:	d458      	bmi.n	810cc04 <__sflush_r+0xc0>
 810cb52:	684b      	ldr	r3, [r1, #4]
 810cb54:	2b00      	cmp	r3, #0
 810cb56:	dc05      	bgt.n	810cb64 <__sflush_r+0x20>
 810cb58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 810cb5a:	2b00      	cmp	r3, #0
 810cb5c:	dc02      	bgt.n	810cb64 <__sflush_r+0x20>
 810cb5e:	2000      	movs	r0, #0
 810cb60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810cb64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810cb66:	2e00      	cmp	r6, #0
 810cb68:	d0f9      	beq.n	810cb5e <__sflush_r+0x1a>
 810cb6a:	2300      	movs	r3, #0
 810cb6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 810cb70:	682f      	ldr	r7, [r5, #0]
 810cb72:	602b      	str	r3, [r5, #0]
 810cb74:	d032      	beq.n	810cbdc <__sflush_r+0x98>
 810cb76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 810cb78:	89a3      	ldrh	r3, [r4, #12]
 810cb7a:	075a      	lsls	r2, r3, #29
 810cb7c:	d505      	bpl.n	810cb8a <__sflush_r+0x46>
 810cb7e:	6863      	ldr	r3, [r4, #4]
 810cb80:	1ac0      	subs	r0, r0, r3
 810cb82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 810cb84:	b10b      	cbz	r3, 810cb8a <__sflush_r+0x46>
 810cb86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 810cb88:	1ac0      	subs	r0, r0, r3
 810cb8a:	2300      	movs	r3, #0
 810cb8c:	4602      	mov	r2, r0
 810cb8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 810cb90:	6a21      	ldr	r1, [r4, #32]
 810cb92:	4628      	mov	r0, r5
 810cb94:	47b0      	blx	r6
 810cb96:	1c43      	adds	r3, r0, #1
 810cb98:	89a3      	ldrh	r3, [r4, #12]
 810cb9a:	d106      	bne.n	810cbaa <__sflush_r+0x66>
 810cb9c:	6829      	ldr	r1, [r5, #0]
 810cb9e:	291d      	cmp	r1, #29
 810cba0:	d82c      	bhi.n	810cbfc <__sflush_r+0xb8>
 810cba2:	4a2a      	ldr	r2, [pc, #168]	; (810cc4c <__sflush_r+0x108>)
 810cba4:	40ca      	lsrs	r2, r1
 810cba6:	07d6      	lsls	r6, r2, #31
 810cba8:	d528      	bpl.n	810cbfc <__sflush_r+0xb8>
 810cbaa:	2200      	movs	r2, #0
 810cbac:	6062      	str	r2, [r4, #4]
 810cbae:	04d9      	lsls	r1, r3, #19
 810cbb0:	6922      	ldr	r2, [r4, #16]
 810cbb2:	6022      	str	r2, [r4, #0]
 810cbb4:	d504      	bpl.n	810cbc0 <__sflush_r+0x7c>
 810cbb6:	1c42      	adds	r2, r0, #1
 810cbb8:	d101      	bne.n	810cbbe <__sflush_r+0x7a>
 810cbba:	682b      	ldr	r3, [r5, #0]
 810cbbc:	b903      	cbnz	r3, 810cbc0 <__sflush_r+0x7c>
 810cbbe:	6560      	str	r0, [r4, #84]	; 0x54
 810cbc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810cbc2:	602f      	str	r7, [r5, #0]
 810cbc4:	2900      	cmp	r1, #0
 810cbc6:	d0ca      	beq.n	810cb5e <__sflush_r+0x1a>
 810cbc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 810cbcc:	4299      	cmp	r1, r3
 810cbce:	d002      	beq.n	810cbd6 <__sflush_r+0x92>
 810cbd0:	4628      	mov	r0, r5
 810cbd2:	f7ff faa3 	bl	810c11c <_free_r>
 810cbd6:	2000      	movs	r0, #0
 810cbd8:	6360      	str	r0, [r4, #52]	; 0x34
 810cbda:	e7c1      	b.n	810cb60 <__sflush_r+0x1c>
 810cbdc:	6a21      	ldr	r1, [r4, #32]
 810cbde:	2301      	movs	r3, #1
 810cbe0:	4628      	mov	r0, r5
 810cbe2:	47b0      	blx	r6
 810cbe4:	1c41      	adds	r1, r0, #1
 810cbe6:	d1c7      	bne.n	810cb78 <__sflush_r+0x34>
 810cbe8:	682b      	ldr	r3, [r5, #0]
 810cbea:	2b00      	cmp	r3, #0
 810cbec:	d0c4      	beq.n	810cb78 <__sflush_r+0x34>
 810cbee:	2b1d      	cmp	r3, #29
 810cbf0:	d001      	beq.n	810cbf6 <__sflush_r+0xb2>
 810cbf2:	2b16      	cmp	r3, #22
 810cbf4:	d101      	bne.n	810cbfa <__sflush_r+0xb6>
 810cbf6:	602f      	str	r7, [r5, #0]
 810cbf8:	e7b1      	b.n	810cb5e <__sflush_r+0x1a>
 810cbfa:	89a3      	ldrh	r3, [r4, #12]
 810cbfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810cc00:	81a3      	strh	r3, [r4, #12]
 810cc02:	e7ad      	b.n	810cb60 <__sflush_r+0x1c>
 810cc04:	690f      	ldr	r7, [r1, #16]
 810cc06:	2f00      	cmp	r7, #0
 810cc08:	d0a9      	beq.n	810cb5e <__sflush_r+0x1a>
 810cc0a:	0793      	lsls	r3, r2, #30
 810cc0c:	680e      	ldr	r6, [r1, #0]
 810cc0e:	bf08      	it	eq
 810cc10:	694b      	ldreq	r3, [r1, #20]
 810cc12:	600f      	str	r7, [r1, #0]
 810cc14:	bf18      	it	ne
 810cc16:	2300      	movne	r3, #0
 810cc18:	eba6 0807 	sub.w	r8, r6, r7
 810cc1c:	608b      	str	r3, [r1, #8]
 810cc1e:	f1b8 0f00 	cmp.w	r8, #0
 810cc22:	dd9c      	ble.n	810cb5e <__sflush_r+0x1a>
 810cc24:	6a21      	ldr	r1, [r4, #32]
 810cc26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 810cc28:	4643      	mov	r3, r8
 810cc2a:	463a      	mov	r2, r7
 810cc2c:	4628      	mov	r0, r5
 810cc2e:	47b0      	blx	r6
 810cc30:	2800      	cmp	r0, #0
 810cc32:	dc06      	bgt.n	810cc42 <__sflush_r+0xfe>
 810cc34:	89a3      	ldrh	r3, [r4, #12]
 810cc36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 810cc3a:	81a3      	strh	r3, [r4, #12]
 810cc3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810cc40:	e78e      	b.n	810cb60 <__sflush_r+0x1c>
 810cc42:	4407      	add	r7, r0
 810cc44:	eba8 0800 	sub.w	r8, r8, r0
 810cc48:	e7e9      	b.n	810cc1e <__sflush_r+0xda>
 810cc4a:	bf00      	nop
 810cc4c:	20400001 	.word	0x20400001

0810cc50 <_fflush_r>:
 810cc50:	b538      	push	{r3, r4, r5, lr}
 810cc52:	690b      	ldr	r3, [r1, #16]
 810cc54:	4605      	mov	r5, r0
 810cc56:	460c      	mov	r4, r1
 810cc58:	b913      	cbnz	r3, 810cc60 <_fflush_r+0x10>
 810cc5a:	2500      	movs	r5, #0
 810cc5c:	4628      	mov	r0, r5
 810cc5e:	bd38      	pop	{r3, r4, r5, pc}
 810cc60:	b118      	cbz	r0, 810cc6a <_fflush_r+0x1a>
 810cc62:	6983      	ldr	r3, [r0, #24]
 810cc64:	b90b      	cbnz	r3, 810cc6a <_fflush_r+0x1a>
 810cc66:	f7fe f945 	bl	810aef4 <__sinit>
 810cc6a:	4b14      	ldr	r3, [pc, #80]	; (810ccbc <_fflush_r+0x6c>)
 810cc6c:	429c      	cmp	r4, r3
 810cc6e:	d11b      	bne.n	810cca8 <_fflush_r+0x58>
 810cc70:	686c      	ldr	r4, [r5, #4]
 810cc72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810cc76:	2b00      	cmp	r3, #0
 810cc78:	d0ef      	beq.n	810cc5a <_fflush_r+0xa>
 810cc7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 810cc7c:	07d0      	lsls	r0, r2, #31
 810cc7e:	d404      	bmi.n	810cc8a <_fflush_r+0x3a>
 810cc80:	0599      	lsls	r1, r3, #22
 810cc82:	d402      	bmi.n	810cc8a <_fflush_r+0x3a>
 810cc84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810cc86:	f7fe fd46 	bl	810b716 <__retarget_lock_acquire_recursive>
 810cc8a:	4628      	mov	r0, r5
 810cc8c:	4621      	mov	r1, r4
 810cc8e:	f7ff ff59 	bl	810cb44 <__sflush_r>
 810cc92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 810cc94:	07da      	lsls	r2, r3, #31
 810cc96:	4605      	mov	r5, r0
 810cc98:	d4e0      	bmi.n	810cc5c <_fflush_r+0xc>
 810cc9a:	89a3      	ldrh	r3, [r4, #12]
 810cc9c:	059b      	lsls	r3, r3, #22
 810cc9e:	d4dd      	bmi.n	810cc5c <_fflush_r+0xc>
 810cca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 810cca2:	f7fe fd39 	bl	810b718 <__retarget_lock_release_recursive>
 810cca6:	e7d9      	b.n	810cc5c <_fflush_r+0xc>
 810cca8:	4b05      	ldr	r3, [pc, #20]	; (810ccc0 <_fflush_r+0x70>)
 810ccaa:	429c      	cmp	r4, r3
 810ccac:	d101      	bne.n	810ccb2 <_fflush_r+0x62>
 810ccae:	68ac      	ldr	r4, [r5, #8]
 810ccb0:	e7df      	b.n	810cc72 <_fflush_r+0x22>
 810ccb2:	4b04      	ldr	r3, [pc, #16]	; (810ccc4 <_fflush_r+0x74>)
 810ccb4:	429c      	cmp	r4, r3
 810ccb6:	bf08      	it	eq
 810ccb8:	68ec      	ldreq	r4, [r5, #12]
 810ccba:	e7da      	b.n	810cc72 <_fflush_r+0x22>
 810ccbc:	0810d234 	.word	0x0810d234
 810ccc0:	0810d254 	.word	0x0810d254
 810ccc4:	0810d214 	.word	0x0810d214

0810ccc8 <fiprintf>:
 810ccc8:	b40e      	push	{r1, r2, r3}
 810ccca:	b503      	push	{r0, r1, lr}
 810cccc:	4601      	mov	r1, r0
 810ccce:	ab03      	add	r3, sp, #12
 810ccd0:	4805      	ldr	r0, [pc, #20]	; (810cce8 <fiprintf+0x20>)
 810ccd2:	f853 2b04 	ldr.w	r2, [r3], #4
 810ccd6:	6800      	ldr	r0, [r0, #0]
 810ccd8:	9301      	str	r3, [sp, #4]
 810ccda:	f7ff fc85 	bl	810c5e8 <_vfiprintf_r>
 810ccde:	b002      	add	sp, #8
 810cce0:	f85d eb04 	ldr.w	lr, [sp], #4
 810cce4:	b003      	add	sp, #12
 810cce6:	4770      	bx	lr
 810cce8:	10000010 	.word	0x10000010

0810ccec <_lseek_r>:
 810ccec:	b538      	push	{r3, r4, r5, lr}
 810ccee:	4d07      	ldr	r5, [pc, #28]	; (810cd0c <_lseek_r+0x20>)
 810ccf0:	4604      	mov	r4, r0
 810ccf2:	4608      	mov	r0, r1
 810ccf4:	4611      	mov	r1, r2
 810ccf6:	2200      	movs	r2, #0
 810ccf8:	602a      	str	r2, [r5, #0]
 810ccfa:	461a      	mov	r2, r3
 810ccfc:	f7f4 ff2e 	bl	8101b5c <_lseek>
 810cd00:	1c43      	adds	r3, r0, #1
 810cd02:	d102      	bne.n	810cd0a <_lseek_r+0x1e>
 810cd04:	682b      	ldr	r3, [r5, #0]
 810cd06:	b103      	cbz	r3, 810cd0a <_lseek_r+0x1e>
 810cd08:	6023      	str	r3, [r4, #0]
 810cd0a:	bd38      	pop	{r3, r4, r5, pc}
 810cd0c:	10000354 	.word	0x10000354

0810cd10 <__swhatbuf_r>:
 810cd10:	b570      	push	{r4, r5, r6, lr}
 810cd12:	460e      	mov	r6, r1
 810cd14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 810cd18:	2900      	cmp	r1, #0
 810cd1a:	b096      	sub	sp, #88	; 0x58
 810cd1c:	4614      	mov	r4, r2
 810cd1e:	461d      	mov	r5, r3
 810cd20:	da08      	bge.n	810cd34 <__swhatbuf_r+0x24>
 810cd22:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 810cd26:	2200      	movs	r2, #0
 810cd28:	602a      	str	r2, [r5, #0]
 810cd2a:	061a      	lsls	r2, r3, #24
 810cd2c:	d410      	bmi.n	810cd50 <__swhatbuf_r+0x40>
 810cd2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810cd32:	e00e      	b.n	810cd52 <__swhatbuf_r+0x42>
 810cd34:	466a      	mov	r2, sp
 810cd36:	f000 f8c1 	bl	810cebc <_fstat_r>
 810cd3a:	2800      	cmp	r0, #0
 810cd3c:	dbf1      	blt.n	810cd22 <__swhatbuf_r+0x12>
 810cd3e:	9a01      	ldr	r2, [sp, #4]
 810cd40:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 810cd44:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 810cd48:	425a      	negs	r2, r3
 810cd4a:	415a      	adcs	r2, r3
 810cd4c:	602a      	str	r2, [r5, #0]
 810cd4e:	e7ee      	b.n	810cd2e <__swhatbuf_r+0x1e>
 810cd50:	2340      	movs	r3, #64	; 0x40
 810cd52:	2000      	movs	r0, #0
 810cd54:	6023      	str	r3, [r4, #0]
 810cd56:	b016      	add	sp, #88	; 0x58
 810cd58:	bd70      	pop	{r4, r5, r6, pc}
	...

0810cd5c <__smakebuf_r>:
 810cd5c:	898b      	ldrh	r3, [r1, #12]
 810cd5e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 810cd60:	079d      	lsls	r5, r3, #30
 810cd62:	4606      	mov	r6, r0
 810cd64:	460c      	mov	r4, r1
 810cd66:	d507      	bpl.n	810cd78 <__smakebuf_r+0x1c>
 810cd68:	f104 0347 	add.w	r3, r4, #71	; 0x47
 810cd6c:	6023      	str	r3, [r4, #0]
 810cd6e:	6123      	str	r3, [r4, #16]
 810cd70:	2301      	movs	r3, #1
 810cd72:	6163      	str	r3, [r4, #20]
 810cd74:	b002      	add	sp, #8
 810cd76:	bd70      	pop	{r4, r5, r6, pc}
 810cd78:	ab01      	add	r3, sp, #4
 810cd7a:	466a      	mov	r2, sp
 810cd7c:	f7ff ffc8 	bl	810cd10 <__swhatbuf_r>
 810cd80:	9900      	ldr	r1, [sp, #0]
 810cd82:	4605      	mov	r5, r0
 810cd84:	4630      	mov	r0, r6
 810cd86:	f7ff fa35 	bl	810c1f4 <_malloc_r>
 810cd8a:	b948      	cbnz	r0, 810cda0 <__smakebuf_r+0x44>
 810cd8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 810cd90:	059a      	lsls	r2, r3, #22
 810cd92:	d4ef      	bmi.n	810cd74 <__smakebuf_r+0x18>
 810cd94:	f023 0303 	bic.w	r3, r3, #3
 810cd98:	f043 0302 	orr.w	r3, r3, #2
 810cd9c:	81a3      	strh	r3, [r4, #12]
 810cd9e:	e7e3      	b.n	810cd68 <__smakebuf_r+0xc>
 810cda0:	4b0d      	ldr	r3, [pc, #52]	; (810cdd8 <__smakebuf_r+0x7c>)
 810cda2:	62b3      	str	r3, [r6, #40]	; 0x28
 810cda4:	89a3      	ldrh	r3, [r4, #12]
 810cda6:	6020      	str	r0, [r4, #0]
 810cda8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 810cdac:	81a3      	strh	r3, [r4, #12]
 810cdae:	9b00      	ldr	r3, [sp, #0]
 810cdb0:	6163      	str	r3, [r4, #20]
 810cdb2:	9b01      	ldr	r3, [sp, #4]
 810cdb4:	6120      	str	r0, [r4, #16]
 810cdb6:	b15b      	cbz	r3, 810cdd0 <__smakebuf_r+0x74>
 810cdb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 810cdbc:	4630      	mov	r0, r6
 810cdbe:	f000 f88f 	bl	810cee0 <_isatty_r>
 810cdc2:	b128      	cbz	r0, 810cdd0 <__smakebuf_r+0x74>
 810cdc4:	89a3      	ldrh	r3, [r4, #12]
 810cdc6:	f023 0303 	bic.w	r3, r3, #3
 810cdca:	f043 0301 	orr.w	r3, r3, #1
 810cdce:	81a3      	strh	r3, [r4, #12]
 810cdd0:	89a0      	ldrh	r0, [r4, #12]
 810cdd2:	4305      	orrs	r5, r0
 810cdd4:	81a5      	strh	r5, [r4, #12]
 810cdd6:	e7cd      	b.n	810cd74 <__smakebuf_r+0x18>
 810cdd8:	0810ae8d 	.word	0x0810ae8d

0810cddc <memmove>:
 810cddc:	4288      	cmp	r0, r1
 810cdde:	b510      	push	{r4, lr}
 810cde0:	eb01 0402 	add.w	r4, r1, r2
 810cde4:	d902      	bls.n	810cdec <memmove+0x10>
 810cde6:	4284      	cmp	r4, r0
 810cde8:	4623      	mov	r3, r4
 810cdea:	d807      	bhi.n	810cdfc <memmove+0x20>
 810cdec:	1e43      	subs	r3, r0, #1
 810cdee:	42a1      	cmp	r1, r4
 810cdf0:	d008      	beq.n	810ce04 <memmove+0x28>
 810cdf2:	f811 2b01 	ldrb.w	r2, [r1], #1
 810cdf6:	f803 2f01 	strb.w	r2, [r3, #1]!
 810cdfa:	e7f8      	b.n	810cdee <memmove+0x12>
 810cdfc:	4402      	add	r2, r0
 810cdfe:	4601      	mov	r1, r0
 810ce00:	428a      	cmp	r2, r1
 810ce02:	d100      	bne.n	810ce06 <memmove+0x2a>
 810ce04:	bd10      	pop	{r4, pc}
 810ce06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810ce0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810ce0e:	e7f7      	b.n	810ce00 <memmove+0x24>

0810ce10 <__malloc_lock>:
 810ce10:	4801      	ldr	r0, [pc, #4]	; (810ce18 <__malloc_lock+0x8>)
 810ce12:	f7fe bc80 	b.w	810b716 <__retarget_lock_acquire_recursive>
 810ce16:	bf00      	nop
 810ce18:	10000348 	.word	0x10000348

0810ce1c <__malloc_unlock>:
 810ce1c:	4801      	ldr	r0, [pc, #4]	; (810ce24 <__malloc_unlock+0x8>)
 810ce1e:	f7fe bc7b 	b.w	810b718 <__retarget_lock_release_recursive>
 810ce22:	bf00      	nop
 810ce24:	10000348 	.word	0x10000348

0810ce28 <_realloc_r>:
 810ce28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810ce2c:	4680      	mov	r8, r0
 810ce2e:	4614      	mov	r4, r2
 810ce30:	460e      	mov	r6, r1
 810ce32:	b921      	cbnz	r1, 810ce3e <_realloc_r+0x16>
 810ce34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 810ce38:	4611      	mov	r1, r2
 810ce3a:	f7ff b9db 	b.w	810c1f4 <_malloc_r>
 810ce3e:	b92a      	cbnz	r2, 810ce4c <_realloc_r+0x24>
 810ce40:	f7ff f96c 	bl	810c11c <_free_r>
 810ce44:	4625      	mov	r5, r4
 810ce46:	4628      	mov	r0, r5
 810ce48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 810ce4c:	f000 f858 	bl	810cf00 <_malloc_usable_size_r>
 810ce50:	4284      	cmp	r4, r0
 810ce52:	4607      	mov	r7, r0
 810ce54:	d802      	bhi.n	810ce5c <_realloc_r+0x34>
 810ce56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 810ce5a:	d812      	bhi.n	810ce82 <_realloc_r+0x5a>
 810ce5c:	4621      	mov	r1, r4
 810ce5e:	4640      	mov	r0, r8
 810ce60:	f7ff f9c8 	bl	810c1f4 <_malloc_r>
 810ce64:	4605      	mov	r5, r0
 810ce66:	2800      	cmp	r0, #0
 810ce68:	d0ed      	beq.n	810ce46 <_realloc_r+0x1e>
 810ce6a:	42bc      	cmp	r4, r7
 810ce6c:	4622      	mov	r2, r4
 810ce6e:	4631      	mov	r1, r6
 810ce70:	bf28      	it	cs
 810ce72:	463a      	movcs	r2, r7
 810ce74:	f7fe fc6c 	bl	810b750 <memcpy>
 810ce78:	4631      	mov	r1, r6
 810ce7a:	4640      	mov	r0, r8
 810ce7c:	f7ff f94e 	bl	810c11c <_free_r>
 810ce80:	e7e1      	b.n	810ce46 <_realloc_r+0x1e>
 810ce82:	4635      	mov	r5, r6
 810ce84:	e7df      	b.n	810ce46 <_realloc_r+0x1e>
	...

0810ce88 <_read_r>:
 810ce88:	b538      	push	{r3, r4, r5, lr}
 810ce8a:	4d07      	ldr	r5, [pc, #28]	; (810cea8 <_read_r+0x20>)
 810ce8c:	4604      	mov	r4, r0
 810ce8e:	4608      	mov	r0, r1
 810ce90:	4611      	mov	r1, r2
 810ce92:	2200      	movs	r2, #0
 810ce94:	602a      	str	r2, [r5, #0]
 810ce96:	461a      	mov	r2, r3
 810ce98:	f7f4 fe00 	bl	8101a9c <_read>
 810ce9c:	1c43      	adds	r3, r0, #1
 810ce9e:	d102      	bne.n	810cea6 <_read_r+0x1e>
 810cea0:	682b      	ldr	r3, [r5, #0]
 810cea2:	b103      	cbz	r3, 810cea6 <_read_r+0x1e>
 810cea4:	6023      	str	r3, [r4, #0]
 810cea6:	bd38      	pop	{r3, r4, r5, pc}
 810cea8:	10000354 	.word	0x10000354

0810ceac <abort>:
 810ceac:	b508      	push	{r3, lr}
 810ceae:	2006      	movs	r0, #6
 810ceb0:	f000 f856 	bl	810cf60 <raise>
 810ceb4:	2001      	movs	r0, #1
 810ceb6:	f7f4 fde7 	bl	8101a88 <_exit>
	...

0810cebc <_fstat_r>:
 810cebc:	b538      	push	{r3, r4, r5, lr}
 810cebe:	4d07      	ldr	r5, [pc, #28]	; (810cedc <_fstat_r+0x20>)
 810cec0:	2300      	movs	r3, #0
 810cec2:	4604      	mov	r4, r0
 810cec4:	4608      	mov	r0, r1
 810cec6:	4611      	mov	r1, r2
 810cec8:	602b      	str	r3, [r5, #0]
 810ceca:	f7f4 fe2c 	bl	8101b26 <_fstat>
 810cece:	1c43      	adds	r3, r0, #1
 810ced0:	d102      	bne.n	810ced8 <_fstat_r+0x1c>
 810ced2:	682b      	ldr	r3, [r5, #0]
 810ced4:	b103      	cbz	r3, 810ced8 <_fstat_r+0x1c>
 810ced6:	6023      	str	r3, [r4, #0]
 810ced8:	bd38      	pop	{r3, r4, r5, pc}
 810ceda:	bf00      	nop
 810cedc:	10000354 	.word	0x10000354

0810cee0 <_isatty_r>:
 810cee0:	b538      	push	{r3, r4, r5, lr}
 810cee2:	4d06      	ldr	r5, [pc, #24]	; (810cefc <_isatty_r+0x1c>)
 810cee4:	2300      	movs	r3, #0
 810cee6:	4604      	mov	r4, r0
 810cee8:	4608      	mov	r0, r1
 810ceea:	602b      	str	r3, [r5, #0]
 810ceec:	f7f4 fe2b 	bl	8101b46 <_isatty>
 810cef0:	1c43      	adds	r3, r0, #1
 810cef2:	d102      	bne.n	810cefa <_isatty_r+0x1a>
 810cef4:	682b      	ldr	r3, [r5, #0]
 810cef6:	b103      	cbz	r3, 810cefa <_isatty_r+0x1a>
 810cef8:	6023      	str	r3, [r4, #0]
 810cefa:	bd38      	pop	{r3, r4, r5, pc}
 810cefc:	10000354 	.word	0x10000354

0810cf00 <_malloc_usable_size_r>:
 810cf00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810cf04:	1f18      	subs	r0, r3, #4
 810cf06:	2b00      	cmp	r3, #0
 810cf08:	bfbc      	itt	lt
 810cf0a:	580b      	ldrlt	r3, [r1, r0]
 810cf0c:	18c0      	addlt	r0, r0, r3
 810cf0e:	4770      	bx	lr

0810cf10 <_raise_r>:
 810cf10:	291f      	cmp	r1, #31
 810cf12:	b538      	push	{r3, r4, r5, lr}
 810cf14:	4604      	mov	r4, r0
 810cf16:	460d      	mov	r5, r1
 810cf18:	d904      	bls.n	810cf24 <_raise_r+0x14>
 810cf1a:	2316      	movs	r3, #22
 810cf1c:	6003      	str	r3, [r0, #0]
 810cf1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 810cf22:	bd38      	pop	{r3, r4, r5, pc}
 810cf24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 810cf26:	b112      	cbz	r2, 810cf2e <_raise_r+0x1e>
 810cf28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 810cf2c:	b94b      	cbnz	r3, 810cf42 <_raise_r+0x32>
 810cf2e:	4620      	mov	r0, r4
 810cf30:	f000 f830 	bl	810cf94 <_getpid_r>
 810cf34:	462a      	mov	r2, r5
 810cf36:	4601      	mov	r1, r0
 810cf38:	4620      	mov	r0, r4
 810cf3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810cf3e:	f000 b817 	b.w	810cf70 <_kill_r>
 810cf42:	2b01      	cmp	r3, #1
 810cf44:	d00a      	beq.n	810cf5c <_raise_r+0x4c>
 810cf46:	1c59      	adds	r1, r3, #1
 810cf48:	d103      	bne.n	810cf52 <_raise_r+0x42>
 810cf4a:	2316      	movs	r3, #22
 810cf4c:	6003      	str	r3, [r0, #0]
 810cf4e:	2001      	movs	r0, #1
 810cf50:	e7e7      	b.n	810cf22 <_raise_r+0x12>
 810cf52:	2400      	movs	r4, #0
 810cf54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 810cf58:	4628      	mov	r0, r5
 810cf5a:	4798      	blx	r3
 810cf5c:	2000      	movs	r0, #0
 810cf5e:	e7e0      	b.n	810cf22 <_raise_r+0x12>

0810cf60 <raise>:
 810cf60:	4b02      	ldr	r3, [pc, #8]	; (810cf6c <raise+0xc>)
 810cf62:	4601      	mov	r1, r0
 810cf64:	6818      	ldr	r0, [r3, #0]
 810cf66:	f7ff bfd3 	b.w	810cf10 <_raise_r>
 810cf6a:	bf00      	nop
 810cf6c:	10000010 	.word	0x10000010

0810cf70 <_kill_r>:
 810cf70:	b538      	push	{r3, r4, r5, lr}
 810cf72:	4d07      	ldr	r5, [pc, #28]	; (810cf90 <_kill_r+0x20>)
 810cf74:	2300      	movs	r3, #0
 810cf76:	4604      	mov	r4, r0
 810cf78:	4608      	mov	r0, r1
 810cf7a:	4611      	mov	r1, r2
 810cf7c:	602b      	str	r3, [r5, #0]
 810cf7e:	f7f4 fd73 	bl	8101a68 <_kill>
 810cf82:	1c43      	adds	r3, r0, #1
 810cf84:	d102      	bne.n	810cf8c <_kill_r+0x1c>
 810cf86:	682b      	ldr	r3, [r5, #0]
 810cf88:	b103      	cbz	r3, 810cf8c <_kill_r+0x1c>
 810cf8a:	6023      	str	r3, [r4, #0]
 810cf8c:	bd38      	pop	{r3, r4, r5, pc}
 810cf8e:	bf00      	nop
 810cf90:	10000354 	.word	0x10000354

0810cf94 <_getpid_r>:
 810cf94:	f7f4 bd60 	b.w	8101a58 <_getpid>

0810cf98 <_init>:
 810cf98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cf9a:	bf00      	nop
 810cf9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cf9e:	bc08      	pop	{r3}
 810cfa0:	469e      	mov	lr, r3
 810cfa2:	4770      	bx	lr

0810cfa4 <_fini>:
 810cfa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810cfa6:	bf00      	nop
 810cfa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810cfaa:	bc08      	pop	{r3}
 810cfac:	469e      	mov	lr, r3
 810cfae:	4770      	bx	lr
