<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="led_fpga_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="led_fpga_s1_translator" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_timec_tx_to_w.v"
   type="VERILOG"
   library="timec_tx_to_w" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_timec_rx_r.v"
   type="VERILOG"
   library="timec_rx_r" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_pll_tx.vo"
   type="VERILOG"
   library="pll_tx" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_led_fpga.v"
   type="VERILOG"
   library="led_fpga" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_fsm_info.v"
   type="VERILOG"
   library="fsm_info" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_data_tx_to_w.v"
   type="VERILOG"
   library="data_tx_to_w" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_data_rx_ready_0.v"
   type="VERILOG"
   library="data_rx_ready_0" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_data_rx_r.v"
   type="VERILOG"
   library="data_rx_r" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_clock_sel.v"
   type="VERILOG"
   library="clock_sel" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_auto_start.v"
   type="VERILOG"
   library="auto_start" />
 <file
   path="simulation/submodules/spw_ulight_nofifo_MONITOR_A.v"
   type="VERILOG"
   library="MONITOR_A" />
 <file path="simulation/spw_ulight_nofifo.v" type="VERILOG" />
 <topLevel name="spw_ulight_nofifo" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="spw_ulight_nofifo.hps_0"
   modelPath="spw_ulight_nofifo.hps_0" />
 <modelMap
   controllerPath="spw_ulight_nofifo.hps_0.fpga_interfaces"
   modelPath="spw_ulight_nofifo.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="spw_ulight_nofifo.hps_0.hps_io"
   modelPath="spw_ulight_nofifo.hps_0.hps_io" />
</simPackage>
