$date
	Mon Feb 10 11:02:00 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Cla_16_tb $end
$scope module cla16dut $end
$var wire 1 ! x [15] $end
$var wire 1 " x [14] $end
$var wire 1 # x [13] $end
$var wire 1 $ x [12] $end
$var wire 1 % x [11] $end
$var wire 1 & x [10] $end
$var wire 1 ' x [9] $end
$var wire 1 ( x [8] $end
$var wire 1 ) x [7] $end
$var wire 1 * x [6] $end
$var wire 1 + x [5] $end
$var wire 1 , x [4] $end
$var wire 1 - x [3] $end
$var wire 1 . x [2] $end
$var wire 1 / x [1] $end
$var wire 1 0 x [0] $end
$var wire 1 1 y [15] $end
$var wire 1 2 y [14] $end
$var wire 1 3 y [13] $end
$var wire 1 4 y [12] $end
$var wire 1 5 y [11] $end
$var wire 1 6 y [10] $end
$var wire 1 7 y [9] $end
$var wire 1 8 y [8] $end
$var wire 1 9 y [7] $end
$var wire 1 : y [6] $end
$var wire 1 ; y [5] $end
$var wire 1 < y [4] $end
$var wire 1 = y [3] $end
$var wire 1 > y [2] $end
$var wire 1 ? y [1] $end
$var wire 1 @ y [0] $end
$var wire 1 A c0 $end
$var wire 1 B G $end
$var wire 1 C P $end
$var wire 1 D c16 $end
$var wire 1 E s [15] $end
$var wire 1 F s [14] $end
$var wire 1 G s [13] $end
$var wire 1 H s [12] $end
$var wire 1 I s [11] $end
$var wire 1 J s [10] $end
$var wire 1 K s [9] $end
$var wire 1 L s [8] $end
$var wire 1 M s [7] $end
$var wire 1 N s [6] $end
$var wire 1 O s [5] $end
$var wire 1 P s [4] $end
$var wire 1 Q s [3] $end
$var wire 1 R s [2] $end
$var wire 1 S s [1] $end
$var wire 1 T s [0] $end
$var wire 1 U g0 $end
$var wire 1 V p0 $end
$var wire 1 W g1 $end
$var wire 1 X p1 $end
$var wire 1 Y g2 $end
$var wire 1 Z p2 $end
$var wire 1 [ g3 $end
$var wire 1 \ p3 $end
$var wire 1 ] c4 $end
$var wire 1 ^ c8 $end
$var wire 1 _ c12 $end
$scope module cla1 $end
$var wire 1 - x [3] $end
$var wire 1 . x [2] $end
$var wire 1 / x [1] $end
$var wire 1 0 x [0] $end
$var wire 1 = y [3] $end
$var wire 1 > y [2] $end
$var wire 1 ? y [1] $end
$var wire 1 @ y [0] $end
$var wire 1 A c0 $end
$var wire 1 U G $end
$var wire 1 V P $end
$var wire 1 ] c4 $end
$var wire 1 Q s [3] $end
$var wire 1 R s [2] $end
$var wire 1 S s [1] $end
$var wire 1 T s [0] $end
$var wire 1 ` g0 $end
$var wire 1 a p0 $end
$var wire 1 b g1 $end
$var wire 1 c p1 $end
$var wire 1 d g2 $end
$var wire 1 e p2 $end
$var wire 1 f g3 $end
$var wire 1 g p3 $end
$var wire 1 h c1 $end
$var wire 1 i c2 $end
$var wire 1 j c3 $end
$scope module bit_stage1 $end
$var wire 1 0 x $end
$var wire 1 @ y $end
$var wire 1 A c0 $end
$var wire 1 ` G $end
$var wire 1 a P $end
$var wire 1 T s $end
$upscope $end
$scope module bit_stage2 $end
$var wire 1 / x $end
$var wire 1 ? y $end
$var wire 1 h c0 $end
$var wire 1 b G $end
$var wire 1 c P $end
$var wire 1 S s $end
$upscope $end
$scope module bit_stage3 $end
$var wire 1 . x $end
$var wire 1 > y $end
$var wire 1 i c0 $end
$var wire 1 d G $end
$var wire 1 e P $end
$var wire 1 R s $end
$upscope $end
$scope module bit_stage4 $end
$var wire 1 - x $end
$var wire 1 = y $end
$var wire 1 j c0 $end
$var wire 1 f G $end
$var wire 1 g P $end
$var wire 1 Q s $end
$upscope $end
$upscope $end
$scope module cla2 $end
$var wire 1 ) x [3] $end
$var wire 1 * x [2] $end
$var wire 1 + x [1] $end
$var wire 1 , x [0] $end
$var wire 1 9 y [3] $end
$var wire 1 : y [2] $end
$var wire 1 ; y [1] $end
$var wire 1 < y [0] $end
$var wire 1 ] c0 $end
$var wire 1 W G $end
$var wire 1 X P $end
$var wire 1 ^ c4 $end
$var wire 1 M s [3] $end
$var wire 1 N s [2] $end
$var wire 1 O s [1] $end
$var wire 1 P s [0] $end
$var wire 1 k g0 $end
$var wire 1 l p0 $end
$var wire 1 m g1 $end
$var wire 1 n p1 $end
$var wire 1 o g2 $end
$var wire 1 p p2 $end
$var wire 1 q g3 $end
$var wire 1 r p3 $end
$var wire 1 s c1 $end
$var wire 1 t c2 $end
$var wire 1 u c3 $end
$scope module bit_stage1 $end
$var wire 1 , x $end
$var wire 1 < y $end
$var wire 1 ] c0 $end
$var wire 1 k G $end
$var wire 1 l P $end
$var wire 1 P s $end
$upscope $end
$scope module bit_stage2 $end
$var wire 1 + x $end
$var wire 1 ; y $end
$var wire 1 s c0 $end
$var wire 1 m G $end
$var wire 1 n P $end
$var wire 1 O s $end
$upscope $end
$scope module bit_stage3 $end
$var wire 1 * x $end
$var wire 1 : y $end
$var wire 1 t c0 $end
$var wire 1 o G $end
$var wire 1 p P $end
$var wire 1 N s $end
$upscope $end
$scope module bit_stage4 $end
$var wire 1 ) x $end
$var wire 1 9 y $end
$var wire 1 u c0 $end
$var wire 1 q G $end
$var wire 1 r P $end
$var wire 1 M s $end
$upscope $end
$upscope $end
$scope module cla3 $end
$var wire 1 % x [3] $end
$var wire 1 & x [2] $end
$var wire 1 ' x [1] $end
$var wire 1 ( x [0] $end
$var wire 1 5 y [3] $end
$var wire 1 6 y [2] $end
$var wire 1 7 y [1] $end
$var wire 1 8 y [0] $end
$var wire 1 ^ c0 $end
$var wire 1 Y G $end
$var wire 1 Z P $end
$var wire 1 _ c4 $end
$var wire 1 I s [3] $end
$var wire 1 J s [2] $end
$var wire 1 K s [1] $end
$var wire 1 L s [0] $end
$var wire 1 v g0 $end
$var wire 1 w p0 $end
$var wire 1 x g1 $end
$var wire 1 y p1 $end
$var wire 1 z g2 $end
$var wire 1 { p2 $end
$var wire 1 | g3 $end
$var wire 1 } p3 $end
$var wire 1 ~ c1 $end
$var wire 1 !! c2 $end
$var wire 1 "! c3 $end
$scope module bit_stage1 $end
$var wire 1 ( x $end
$var wire 1 8 y $end
$var wire 1 ^ c0 $end
$var wire 1 v G $end
$var wire 1 w P $end
$var wire 1 L s $end
$upscope $end
$scope module bit_stage2 $end
$var wire 1 ' x $end
$var wire 1 7 y $end
$var wire 1 ~ c0 $end
$var wire 1 x G $end
$var wire 1 y P $end
$var wire 1 K s $end
$upscope $end
$scope module bit_stage3 $end
$var wire 1 & x $end
$var wire 1 6 y $end
$var wire 1 !! c0 $end
$var wire 1 z G $end
$var wire 1 { P $end
$var wire 1 J s $end
$upscope $end
$scope module bit_stage4 $end
$var wire 1 % x $end
$var wire 1 5 y $end
$var wire 1 "! c0 $end
$var wire 1 | G $end
$var wire 1 } P $end
$var wire 1 I s $end
$upscope $end
$upscope $end
$scope module cla4 $end
$var wire 1 ! x [3] $end
$var wire 1 " x [2] $end
$var wire 1 # x [1] $end
$var wire 1 $ x [0] $end
$var wire 1 1 y [3] $end
$var wire 1 2 y [2] $end
$var wire 1 3 y [1] $end
$var wire 1 4 y [0] $end
$var wire 1 _ c0 $end
$var wire 1 [ G $end
$var wire 1 \ P $end
$var wire 1 D c4 $end
$var wire 1 E s [3] $end
$var wire 1 F s [2] $end
$var wire 1 G s [1] $end
$var wire 1 H s [0] $end
$var wire 1 #! g0 $end
$var wire 1 $! p0 $end
$var wire 1 %! g1 $end
$var wire 1 &! p1 $end
$var wire 1 '! g2 $end
$var wire 1 (! p2 $end
$var wire 1 )! g3 $end
$var wire 1 *! p3 $end
$var wire 1 +! c1 $end
$var wire 1 ,! c2 $end
$var wire 1 -! c3 $end
$scope module bit_stage1 $end
$var wire 1 $ x $end
$var wire 1 4 y $end
$var wire 1 _ c0 $end
$var wire 1 #! G $end
$var wire 1 $! P $end
$var wire 1 H s $end
$upscope $end
$scope module bit_stage2 $end
$var wire 1 # x $end
$var wire 1 3 y $end
$var wire 1 +! c0 $end
$var wire 1 %! G $end
$var wire 1 &! P $end
$var wire 1 G s $end
$upscope $end
$scope module bit_stage3 $end
$var wire 1 " x $end
$var wire 1 2 y $end
$var wire 1 ,! c0 $end
$var wire 1 '! G $end
$var wire 1 (! P $end
$var wire 1 F s $end
$upscope $end
$scope module bit_stage4 $end
$var wire 1 ! x $end
$var wire 1 1 y $end
$var wire 1 -! c0 $end
$var wire 1 )! G $end
$var wire 1 *! P $end
$var wire 1 E s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0B
0C
0D
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#50
1@
1a
1T
#100
0@
10
#150
1@
1=
00
1/
1.
1g
1c
1e
1V
1Q
1S
1R
#200
1A
0@
0=
0/
0.
1]
1j
1i
1h
0T
0a
0g
0c
0e
1P
0]
0j
0i
0h
0V
1T
0P
0Q
0R
0S
#250
1@
1a
1h
0T
1S
#300
0@
10
#350
1@
0a
1`
1T
#400
0A
0@
00
0T
0`
0h
0S
#450
1@
1a
1T
