<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L243'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- SIMachineFunctionInfo.cpp - SI Machine Function Info ---------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MIRParser/MIParser.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/CallingConv.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DiagnosticInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/Function.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;optional&gt;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;vector&gt;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define MAX_LANES 64</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>const GCNTargetMachine &amp;getTM(const GCNSubtarget *STI) {</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  const SITargetLowering *TLI = STI-&gt;getTargetLowering();</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  return static_cast&lt;const GCNTargetMachine &amp;&gt;(TLI-&gt;getTargetMachine());</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SIMachineFunctionInfo::SIMachineFunctionInfo(const Function &amp;F,</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const GCNSubtarget *STI)</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>    : AMDGPUMachineFunction(F, *STI), Mode(F, *STI), GWSResourcePSV(getTM(STI)),</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      UserSGPRInfo(F, *STI), WorkGroupIDX(false), WorkGroupIDY(false),</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      WorkGroupIDZ(false), WorkGroupInfo(false), LDSKernelId(false),</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      PrivateSegmentWaveByteOffset(false), WorkItemIDX(false),</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      WorkItemIDY(false), WorkItemIDZ(false), ImplicitArgPtr(false),</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      GITPtrHigh(0xffffffff), HighBitsOf32BitAddress(0) {</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = *static_cast&lt;const GCNSubtarget *&gt;(STI);</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  FlatWorkGroupSizes = ST.getFlatWorkGroupSizes(F);</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  WavesPerEU = ST.getWavesPerEU(F);</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  MaxNumWorkGroups = ST.getMaxNumWorkGroups(F);</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  assert(MaxNumWorkGroups.size() == 3);</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  Occupancy = ST.computeOccupancy(F, getLDSSize());</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  CallingConv::ID CC = F.getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  VRegFlags.reserve(1024);</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  const bool IsKernel = CC == CallingConv::AMDGPU_KERNEL ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L57' href='#L57'><span>57:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.4k</span>, <span class='None'>False</span>: <span class='covered-line'>75.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>                        <div class='tooltip'>CC == CallingConv::SPIR_KERNEL<span class='tooltip-content'>75.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L58' href='#L58'><span>58:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>75.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L57'><span>57:25</span></a></span>) to (<span class='line-number'><a href='#L57'><span>58:55</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (57:25)
     Condition C2 --> (58:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (IsKernel) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L60' href='#L60'><span>60:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.4k</span>, <span class='None'>False</span>: <span class='covered-line'>75.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>52.4k</pre></td><td class='code'><pre>    WorkGroupIDX = true;</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>52.4k</pre></td><td class='code'><pre>    WorkItemIDX = true;</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>75.4k</pre></td><td class='code'><pre>  } else if (CC == CallingConv::AMDGPU_PS) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L63' href='#L63'><span>63:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.4k</span>, <span class='None'>False</span>: <span class='covered-line'>57.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>    PSInputAddr = AMDGPU::getInitialPSInputAddr(F);</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>17.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  MayNeedAGPRs = ST.hasMAIInsts();</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (AMDGPU::isChainCC(CC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L69' href='#L69'><span>69:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314</span>, <span class='None'>False</span>: <span class='covered-line'>127k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Chain functions don&apos;t receive an SP from their caller, but are free to</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // set one up. For now, we can use s32 to match what amdgpu_gfx functions</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // would use if called, but this can be revisited.</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Only reserve this if we actually need it.</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>    StackPtrOffsetReg = AMDGPU::SGPR32;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>    ScratchRSrcReg = AMDGPU::SGPR48_SGPR49_SGPR50_SGPR51;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>    ArgInfo.PrivateSegmentBuffer =</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>        ArgDescriptor::createRegister(ScratchRSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>    ImplicitArgPtr = false;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  } else if (!isEntryFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.6k</span>, <span class='None'>False</span>: <span class='covered-line'>71.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>    if (CC != CallingConv::AMDGPU_Gfx)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L83' href='#L83'><span>83:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>54.2k</pre></td><td class='code'><pre>      ArgInfo = AMDGPUArgumentUsageInfo::FixedABIFunctionInfo;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Pick a high register, and shift down, similar to a kernel.</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>    FrameOffsetReg = AMDGPU::SGPR33;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>    StackPtrOffsetReg = AMDGPU::SGPR32;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>    if (!ST.enableFlatScratch()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L90' href='#L90'><span>90:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.5k</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Non-entry functions have no special inputs for now, other registers</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // required for scratch access.</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>43.5k</pre></td><td class='code'><pre>      ScratchRSrcReg = AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>43.5k</pre></td><td class='code'><pre>      ArgInfo.PrivateSegmentBuffer =</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>43.5k</pre></td><td class='code'><pre>        ArgDescriptor::createRegister(ScratchRSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>43.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>    if (!F.hasFnAttribute(&quot;amdgpu-no-implicitarg-ptr&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L99' href='#L99'><span>99:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.4k</span>, <span class='None'>False</span>: <span class='covered-line'>28.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>27.4k</pre></td><td class='code'><pre>      ImplicitArgPtr = true;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>    ImplicitArgPtr = false;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>    MaxKernArgAlign = std::max(ST.getAlignmentForImplicitArgPtr(),</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>                               MaxKernArgAlign);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>    if (ST.hasGFX90AInsts() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.87k</span>, <span class='None'>False</span>: <span class='covered-line'>64.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>        <div class='tooltip'>ST.getMaxNumVGPRs(F) &lt;= AMDGPU::VGPR_32RegClass.getNumRegs()<span class='tooltip-content'>7.87k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.80k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>        <div class='tooltip'>!mayUseAGPRs(F)<span class='tooltip-content'>6.80k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L108' href='#L108'><span>108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>991</span>, <span class='None'>False</span>: <span class='covered-line'>5.81k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L106'><span>106:9</span></a></span>) to (<span class='line-number'><a href='#L106'><span>108:24</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (106:9)
     Condition C2 --> (107:9)
     Condition C3 --> (108:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>991</pre></td><td class='code'><pre>      MayNeedAGPRs = false; // We will select all MAI with VGPR operands.</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (!AMDGPU::isGraphics(CC) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106k</span>, <span class='None'>False</span>: <span class='covered-line'>21.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>21.1k</span></div><div class='tooltip'>(<span class='tooltip-content'>21.1k</span></div><div class='tooltip'>CC == CallingConv::AMDGPU_CS<span class='tooltip-content'>21.1k</span></div> || <div class='tooltip'>CC == CallingConv::AMDGPU_Gfx<span class='tooltip-content'>20.2k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>932</span>, <span class='None'>False</span>: <span class='covered-line'>20.2k</span>]
  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44k</span>, <span class='None'>False</span>: <span class='covered-line'>18.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>       <div class='tooltip'>ST.hasArchitectedSGPRs()<span class='tooltip-content'>2.37k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L114' href='#L114'><span>114:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>2.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L112'><span>112:7</span></a></span>) to (<span class='line-number'><a href='#L112'><span>114:33</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (112:7)
     Condition C2 --> (113:9)
     Condition C3 --> (113:41)
     Condition C4 --> (114:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  T,  -,  F  = F      }
  4 { F,  T,  -,  T  = T      }
  5 { F,  F,  T,  F  = F      }
  6 { F,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,6)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (IsKernel || <div class='tooltip'>!F.hasFnAttribute(&quot;amdgpu-no-workgroup-id-x&quot;)<span class='tooltip-content'>54.3k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.4k</span>, <span class='None'>False</span>: <span class='covered-line'>54.3k</span>]
  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.0k</span>, <span class='None'>False</span>: <span class='covered-line'>28.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L115'><span>115:9</span></a></span>) to (<span class='line-number'><a href='#L115'><span>115:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (115:9)
     Condition C2 --> (115:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>      WorkGroupIDX = true;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (!F.hasFnAttribute(&quot;amdgpu-no-workgroup-id-y&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L118' href='#L118'><span>118:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.7k</span>, <span class='None'>False</span>: <span class='covered-line'>60.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>46.7k</pre></td><td class='code'><pre>      WorkGroupIDY = true;</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (!F.hasFnAttribute(&quot;amdgpu-no-workgroup-id-z&quot;))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L121' href='#L121'><span>121:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.7k</span>, <span class='None'>False</span>: <span class='covered-line'>60.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>46.7k</pre></td><td class='code'><pre>      WorkGroupIDZ = true;</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (!AMDGPU::isGraphics(CC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106k</span>, <span class='None'>False</span>: <span class='covered-line'>21.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (IsKernel || <div class='tooltip'>!F.hasFnAttribute(&quot;amdgpu-no-workitem-id-x&quot;)<span class='tooltip-content'>54.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.4k</span>, <span class='None'>False</span>: <span class='covered-line'>54.2k</span>]
  Branch (<span class='line-number'><a name='L126' href='#L126'><span>126:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.0k</span>, <span class='None'>False</span>: <span class='covered-line'>28.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L126'><span>126:9</span></a></span>) to (<span class='line-number'><a href='#L126'><span>126:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (126:9)
     Condition C2 --> (126:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>78.5k</pre></td><td class='code'><pre>      WorkItemIDX = true;</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (!F.hasFnAttribute(&quot;amdgpu-no-workitem-id-y&quot;) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L129' href='#L129'><span>129:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.8k</span>, <span class='None'>False</span>: <span class='covered-line'>59.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>        <div class='tooltip'>ST.getMaxWorkitemID(F, 1) != 0<span class='tooltip-content'>46.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.8k</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L129'><span>129:9</span></a></span>) to (<span class='line-number'><a href='#L129'><span>130:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (129:9)
     Condition C2 --> (130:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>46.8k</pre></td><td class='code'><pre>      WorkItemIDY = true;</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (!F.hasFnAttribute(&quot;amdgpu-no-workitem-id-z&quot;) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L133' href='#L133'><span>133:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.7k</span>, <span class='None'>False</span>: <span class='covered-line'>59.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>        <div class='tooltip'>ST.getMaxWorkitemID(F, 2) != 0<span class='tooltip-content'>46.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L134' href='#L134'><span>134:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.6k</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L133'><span>133:9</span></a></span>) to (<span class='line-number'><a href='#L133'><span>134:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (133:9)
     Condition C2 --> (134:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>46.6k</pre></td><td class='code'><pre>      WorkItemIDZ = true;</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    if (!IsKernel &amp;&amp; <div class='tooltip'>!F.hasFnAttribute(&quot;amdgpu-no-lds-kernel-id&quot;)<span class='tooltip-content'>54.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.2k</span>, <span class='None'>False</span>: <span class='covered-line'>52.4k</span>]
  Branch (<span class='line-number'><a name='L137' href='#L137'><span>137:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.9k</span>, <span class='None'>False</span>: <span class='covered-line'>28.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L137'><span>137:9</span></a></span>) to (<span class='line-number'><a href='#L137'><span>137:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (137:9)
     Condition C2 --> (137:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>25.9k</pre></td><td class='code'><pre>      LDSKernelId = true;</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (isEntryFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L141' href='#L141'><span>141:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.9k</span>, <span class='None'>False</span>: <span class='covered-line'>56.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // X, XY, and XYZ are the only supported combinations, so make sure Y is</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // enabled if Z is.</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>    if (WorkItemIDZ)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L144' href='#L144'><span>144:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.7k</span>, <span class='None'>False</span>: <span class='covered-line'>51.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>20.7k</pre></td><td class='code'><pre>      WorkItemIDY = true;</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>    if (!ST.flatScratchIsArchitected()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50.6k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>      PrivateSegmentWaveByteOffset = true;</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // HS and GS always have the scratch wave offset in SGPR5 on GFX9.</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>      if (ST.getGeneration() &gt;= AMDGPUSubtarget::GFX9 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L151' href='#L151'><span>151:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.0k</span>, <span class='None'>False</span>: <span class='covered-line'>27.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>23.0k</span></div><div class='tooltip'>CC == CallingConv::AMDGPU_HS<span class='tooltip-content'>23.0k</span></div> || <div class='tooltip'>CC == CallingConv::AMDGPU_GS<span class='tooltip-content'>23.0k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
  Branch (<span class='line-number'><a name='L152' href='#L152'><span>152:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>22.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L151'><span>151:11</span></a></span>) to (<span class='line-number'><a href='#L151'><span>152:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (151:11)
     Condition C2 --> (152:12)
     Condition C3 --> (152:44)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>        ArgInfo.PrivateSegmentWaveByteOffset =</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>            ArgDescriptor::createRegister(AMDGPU::SGPR5);</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>50.6k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  Attribute A = F.getFnAttribute(&quot;amdgpu-git-ptr-high&quot;);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  StringRef S = A.getValueAsString();</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (!S.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L160' href='#L160'><span>160:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>127k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    S.consumeInteger(0, GITPtrHigh);</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  A = F.getFnAttribute(&quot;amdgpu-32bit-address-high-bits&quot;);</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  S = A.getValueAsString();</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (!S.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>127k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    S.consumeInteger(0, HighBitsOf32BitAddress);</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // On GFX908, in order to guarantee copying between AGPRs, we need a scratch</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPR available at all times. For now, reserve highest available VGPR. After</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RA, shift it to the lowest available unused VGPR if the one exist.</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>  if (ST.hasMAIInsts() &amp;&amp; <div class='tooltip'>!ST.hasGFX90AInsts()<span class='tooltip-content'>11.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.8k</span>, <span class='None'>False</span>: <span class='covered-line'>116k</span>]
  Branch (<span class='line-number'><a name='L171' href='#L171'><span>171:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>9.80k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L171'><span>171:7</span></a></span>) to (<span class='line-number'><a href='#L171'><span>171:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (171:7)
     Condition C2 --> (171:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    VGPRForAGPRCopy =</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>        AMDGPU::VGPR_32RegClass.getRegister(ST.getMaxNumVGPRs(F) - 1);</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>MachineFunctionInfo *SIMachineFunctionInfo::clone(</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    BumpPtrAllocator &amp;Allocator, MachineFunction &amp;DestMF,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const DenseMap&lt;MachineBasicBlock *, MachineBasicBlock *&gt; &amp;Src2DstMBB)</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    const {</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>  return DestMF.cloneInfo&lt;SIMachineFunctionInfo&gt;(*this);</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>void SIMachineFunctionInfo::limitOccupancy(const MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  limitOccupancy(getMaxWavesPerEU());</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  const GCNSubtarget&amp; ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  limitOccupancy(ST.getOccupancyWithLocalMemSize(getLDSSize(),</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>                 MF.getFunction()));</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register SIMachineFunctionInfo::addPrivateSegmentBuffer(</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  ArgInfo.PrivateSegmentBuffer =</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass));</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  NumUserSGPRs += 4;</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>  return ArgInfo.PrivateSegmentBuffer.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>13.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addDispatchPtr(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  ArgInfo.DispatchPtr = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return ArgInfo.DispatchPtr.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addQueuePtr(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>  ArgInfo.QueuePtr = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>  return ArgInfo.QueuePtr.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>425</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addKernargSegmentPtr(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>  ArgInfo.KernargSegmentPtr</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>    = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>  return ArgInfo.KernargSegmentPtr.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>48.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addDispatchID(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  ArgInfo.DispatchID = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return ArgInfo.DispatchID.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addFlatScratchInit(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  ArgInfo.FlatScratchInit = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>  return ArgInfo.FlatScratchInit.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>1.10k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addImplicitBufferPtr(const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>  ArgInfo.ImplicitBufferPtr = ArgDescriptor::createRegister(TRI.getMatchingSuperReg(</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>  NumUserSGPRs += 2;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>  return ArgInfo.ImplicitBufferPtr.getRegister();</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>6.52k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>Register SIMachineFunctionInfo::addLDSKernelId() <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  ArgInfo.LDSKernelId = ArgDescriptor::createRegister(getNextUserSGPR());</span></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  NumUserSGPRs += 1;</span></pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return ArgInfo.LDSKernelId.getRegister();</span></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>SmallVectorImpl&lt;MCRegister&gt; *SIMachineFunctionInfo::addPreloadedKernArg(</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const SIRegisterInfo &amp;TRI, const TargetRegisterClass *RC,</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>    unsigned AllocSizeDWord, int KernArgIdx, int PaddingSGPRs) {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  assert(!ArgInfo.PreloadKernArgs.count(KernArgIdx) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>         &quot;Preload kernel argument allocated twice.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  NumUserSGPRs += PaddingSGPRs;</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the available register tuples are aligned with the kernarg to be</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // preloaded use that register, otherwise we need to use a set of SGPRs and</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // merge them.</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  Register PreloadReg =</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>      TRI.getMatchingSuperReg(getNextUserSGPR(), AMDGPU::sub0, RC);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  if (PreloadReg &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L260' href='#L260'><span>260:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>156</span></div><div class='tooltip'>RC == &amp;AMDGPU::SReg_32RegClass<span class='tooltip-content'>156</span></div> || <div class='tooltip'>RC == &amp;AMDGPU::SReg_64RegClass<span class='tooltip-content'>156</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>156</span>]
  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L260'><span>260:7</span></a></span>) to (<span class='line-number'><a href='#L260'><span>261:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (260:7)
     Condition C2 --> (261:8)
     Condition C3 --> (261:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    ArgInfo.PreloadKernArgs[KernArgIdx].Regs.push_back(PreloadReg);</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    NumUserSGPRs += AllocSizeDWord;</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>204</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; AllocSizeDWord; <div class='tooltip'>++I<span class='tooltip-content'>120</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L265' href='#L265'><span>265:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>120</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      ArgInfo.PreloadKernArgs[KernArgIdx].Regs.push_back(getNextUserSGPR());</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>      NumUserSGPRs++;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Track the actual number of SGPRs that HW will preload to.</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  UserSGPRInfo.allocKernargPreloadSGPRs(AllocSizeDWord + PaddingSGPRs);</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>  return &amp;ArgInfo.PreloadKernArgs[KernArgIdx].Regs;</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>240</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIMachineFunctionInfo::allocateWWMSpill(MachineFunction &amp;MF, Register VGPR,</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>                                             uint64_t Size, Align Alignment) {</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Skip if it is an entry function or the register is already added.</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>14.6k</pre></td><td class='code'><pre>  if (isEntryFunction() || <div class='tooltip'>WWMSpills.count(VGPR)<span class='tooltip-content'>14.5k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>14.5k</span>]
  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L279'><span>279:7</span></a></span>) to (<span class='line-number'><a href='#L279'><span>279:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (279:7)
     Condition C2 --> (279:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Skip if this is a function with the amdgpu_cs_chain or</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // amdgpu_cs_chain_preserve calling convention and this is a scratch register.</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We never need to allocate a spill for these because we don&apos;t even need to</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // restore the inactive lanes for them (they&apos;re scratchier than the usual</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scratch registers).</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  if (isChainFunction() &amp;&amp; <div class='tooltip'>SIRegisterInfo::isChainScratchRegister(VGPR)<span class='tooltip-content'>22</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
  Branch (<span class='line-number'><a name='L287' href='#L287'><span>287:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L287'><span>287:7</span></a></span>) to (<span class='line-number'><a href='#L287'><span>287:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (287:7)
     Condition C2 --> (287:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>  WWMSpills.insert(std::make_pair(</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>      VGPR, MF.getFrameInfo().CreateSpillStackObject(Size, Alignment)));</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>1.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Separate out the callee-saved and scratch registers.</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIMachineFunctionInfo::splitWWMSpillRegisters(</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    SmallVectorImpl&lt;std::pair&lt;Register, int&gt;&gt; &amp;CalleeSavedRegs,</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>    SmallVectorImpl&lt;std::pair&lt;Register, int&gt;&gt; &amp;ScratchRegs) const {</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>  const MCPhysReg *CSRegs = MF.getRegInfo().getCalleeSavedRegs();</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>  for (auto &amp;Reg : WWMSpills) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L300' href='#L300'><span>300:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.57k</span>, <span class='None'>False</span>: <span class='covered-line'>60.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>    if (isCalleeSavedReg(CSRegs, Reg.first))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>890</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>      CalleeSavedRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>      ScratchRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::isCalleeSavedReg(const MCPhysReg *CSRegs,</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>                                             MCPhysReg Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>169k</pre></td><td class='code'><pre>  for (unsigned I = 0; CSRegs[I]; <div class='tooltip'>++I<span class='tooltip-content'>166k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L310' href='#L310'><span>310:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168k</span>, <span class='None'>False</span>: <span class='covered-line'>890</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>    if (CSRegs[I] == Reg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L311' href='#L311'><span>311:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>168k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>890</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>2.57k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIMachineFunctionInfo::shiftSpillPhysVGPRsToLowestRange(</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>    MachineFunction &amp;MF) {</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = MF.getSubtarget&lt;GCNSubtarget&gt;().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>99.0k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = SpillPhysVGPRs.size(); I &lt; E; <div class='tooltip'>++I<span class='tooltip-content'>1.11k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L322' href='#L322'><span>322:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>97.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    Register Reg = SpillPhysVGPRs[I];</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    Register NewReg =</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::VGPR_32RegClass, MF);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    if (!NewReg || <div class='tooltip'>NewReg &gt;= Reg<span class='tooltip-content'>1.11k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L326'><span>326:9</span></a></span>) to (<span class='line-number'><a href='#L326'><span>326:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (326:9)
     Condition C2 --> (326:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    MRI.replaceRegWith(Reg, NewReg);</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Update various tables with the new VGPR.</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    SpillPhysVGPRs[I] = NewReg;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    WWMReservedRegs.remove(Reg);</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    WWMReservedRegs.insert(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    WWMSpills.insert(std::make_pair(NewReg, WWMSpills[Reg]));</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    WWMSpills.erase(Reg);</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L338' href='#L338'><span>338:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.39k</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>      MBB.removeLiveIn(Reg);</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>      MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>1.39k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>97.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::allocateVirtualVGPRForSGPRSpills(</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    MachineFunction &amp;MF, int FI, unsigned LaneIndex) {</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  Register LaneVGPR;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  if (!LaneIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>    LaneVGPR = MRI.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>    SpillVGPRs.push_back(LaneVGPR);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>    LaneVGPR = SpillVGPRs.back();</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  SGPRSpillsToVirtualVGPRLanes[FI].push_back(</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>      SIRegisterInfo::SpilledReg(LaneVGPR, LaneIndex));</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::allocatePhysicalVGPRForSGPRSpills(</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>    MachineFunction &amp;MF, int FI, unsigned LaneIndex, bool IsPrologEpilog) {</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  Register LaneVGPR;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  if (!LaneIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>5.46k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the highest available register if called before RA to ensure the</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // lowest registers are available for allocation. The LaneVGPR, in that</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // case, will be shifted back to the lowest range after VGPR allocation.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    LaneVGPR = TRI-&gt;findUnusedRegister(MRI, &amp;AMDGPU::VGPR_32RegClass, MF,</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>                                       !IsPrologEpilog);</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    if (LaneVGPR == AMDGPU::NoRegister) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L373' href='#L373'><span>373:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We have no VGPRs left for spilling SGPRs. Reset because we will not</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // partially spill the SGPR to VGPRs.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      SGPRSpillsToPhysicalVGPRLanes.erase(FI);</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    allocateWWMSpill(MF, LaneVGPR);</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    reserveWWMRegister(LaneVGPR);</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    for (MachineBasicBlock &amp;MBB : MF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      MBB.addLiveIn(LaneVGPR);</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    SpillPhysVGPRs.push_back(LaneVGPR);</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>    LaneVGPR = SpillPhysVGPRs.back();</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>5.46k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>  SGPRSpillsToPhysicalVGPRLanes[FI].push_back(</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>      SIRegisterInfo::SpilledReg(LaneVGPR, LaneIndex));</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>6.63k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::allocateSGPRSpillToVGPRLane(</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineFunction &amp;MF, int FI, bool SpillToPhysVGPRLane,</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    bool IsPrologEpilog) {</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  std::vector&lt;SIRegisterInfo::SpilledReg&gt; &amp;SpillLanes =</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>      SpillToPhysVGPRLane ? <div class='tooltip'>SGPRSpillsToPhysicalVGPRLanes[FI]<span class='tooltip-content'>12.4k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.05k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>                          : <div class='tooltip'>SGPRSpillsToVirtualVGPRLanes[FI]<span class='tooltip-content'>1.05k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This has already been allocated.</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>  if (!SpillLanes.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L404' href='#L404'><span>404:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.33k</span>, <span class='None'>False</span>: <span class='covered-line'>7.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>6.33k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  unsigned WaveSize = ST.getWavefrontSize();</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  unsigned Size = FrameInfo.getObjectSize(FI);</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  unsigned NumLanes = Size / 4;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  if (NumLanes &gt; WaveSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L414' href='#L414'><span>414:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  assert(Size &gt;= 4 &amp;&amp; &quot;invalid sgpr spill size&quot;);</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  assert(ST.getRegisterInfo()-&gt;spillSGPRToVGPR() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>         &quot;not spilling SGPRs to VGPRs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>  unsigned &amp;NumSpillLanes = SpillToPhysVGPRLane ? <div class='tooltip'>NumPhysicalVGPRSpillLanes<span class='tooltip-content'>6.64k</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L421' href='#L421'><span>421:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.64k</span>, <span class='None'>False</span>: <span class='covered-line'>491</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>                                                : <div class='tooltip'>NumVirtualVGPRSpillLanes<span class='tooltip-content'>491</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumLanes; <div class='tooltip'>++I, ++NumSpillLanes<span class='tooltip-content'>8.48k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.50k</span>, <span class='None'>False</span>: <span class='covered-line'>7.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>    unsigned LaneIndex = (NumSpillLanes % WaveSize);</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>    bool Allocated = SpillToPhysVGPRLane</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.65k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>                         ? allocatePhysicalVGPRForSGPRSpills(MF, FI, LaneIndex,</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>                                                             IsPrologEpilog)</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>                         : <div class='tooltip'>allocateVirtualVGPRForSGPRSpills(MF, FI, LaneIndex)<span class='tooltip-content'>1.85k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>    if (!Allocated) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L431' href='#L431'><span>431:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>8.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      NumSpillLanes -= I;</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>8.50k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>7.12k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>7.14k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Reserve AGPRs or VGPRs to support spilling for FrameIndex \p FI.</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Either AGPR is spilled to VGPR to vice versa.</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if a \p FI can be eliminated completely.</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::allocateVGPRSpillToAGPR(MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    int FI,</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>                                                    bool isAGPRtoVGPR) {</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  MachineFrameInfo &amp;FrameInfo = MF.getFrameInfo();</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST =  MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  assert(ST.hasMAIInsts() &amp;&amp; FrameInfo.isSpillSlotObjectIndex(FI));</pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  auto &amp;Spill = VGPRToAGPRSpills[FI];</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This has already been allocated.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>  if (!Spill.Lanes.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.70k</span>, <span class='None'>False</span>: <span class='covered-line'>5.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>5.70k</pre></td><td class='code'><pre>    return Spill.FullyAllocated;</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  unsigned Size = FrameInfo.getObjectSize(FI);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  unsigned NumLanes = Size / 4;</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  Spill.Lanes.resize(NumLanes, AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  const TargetRegisterClass &amp;RC =</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>      isAGPRtoVGPR ? <div class='tooltip'>AMDGPU::VGPR_32RegClass<span class='tooltip-content'>2.85k</span></div> : <div class='tooltip'>AMDGPU::AGPR_32RegClass<span class='tooltip-content'>2.86k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.85k</span>, <span class='None'>False</span>: <span class='covered-line'>2.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  auto Regs = RC.getRegisters();</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  auto &amp;SpillRegs = isAGPRtoVGPR ? <div class='tooltip'>SpillAGPR<span class='tooltip-content'>2.85k</span></div> : <div class='tooltip'>SpillVGPR<span class='tooltip-content'>2.86k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.85k</span>, <span class='None'>False</span>: <span class='covered-line'>2.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  const SIRegisterInfo *TRI = ST.getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  Spill.FullyAllocated = true;</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Move allocation logic out of MachineFunctionInfo and initialize</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // once.</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  BitVector OtherUsedRegs;</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  OtherUsedRegs.resize(TRI-&gt;getNumRegs());</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  const uint32_t *CSRMask =</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>      TRI-&gt;getCallPreservedMask(MF, MF.getFunction().getCallingConv());</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  if (CSRMask)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.30k</span>, <span class='None'>False</span>: <span class='covered-line'>2.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>    OtherUsedRegs.setBitsInMask(CSRMask);</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should include register tuples, but doesn&apos;t matter with current</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // usage.</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  for (MCPhysReg Reg : SpillAGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115k</span>, <span class='None'>False</span>: <span class='covered-line'>5.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>115k</pre></td><td class='code'><pre>    OtherUsedRegs.set(Reg);</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  for (MCPhysReg Reg : SpillVGPR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149k</span>, <span class='None'>False</span>: <span class='covered-line'>5.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>149k</pre></td><td class='code'><pre>    OtherUsedRegs.set(Reg);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator NextSpillReg = Regs.begin();</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>9.66k</pre></td><td class='code'><pre>  for (int I = NumLanes - 1; I &gt;= 0; <div class='tooltip'>--I<span class='tooltip-content'>3.95k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.43k</span>, <span class='None'>False</span>: <span class='covered-line'>2.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>7.43k</pre></td><td class='code'><pre>    NextSpillReg = std::find_if(</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>        NextSpillReg, Regs.end(), [&amp;MRI, &amp;OtherUsedRegs](MCPhysReg Reg) {</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>          return MRI.isAllocatable(Reg) &amp;&amp; <div class='tooltip'>!MRI.isPhysRegUsed(Reg)<span class='tooltip-content'>72.5k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72.5k</span>, <span class='None'>False</span>: <span class='covered-line'>958k</span>]
  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52.8k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>                 <div class='tooltip'>!OtherUsedRegs[Reg]<span class='tooltip-content'>52.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.95k</span>, <span class='None'>False</span>: <span class='covered-line'>48.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L491'><span>491:18</span></a></span>) to (<span class='line-number'><a href='#L491'><span>492:37</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (491:18)
     Condition C2 --> (491:44)
     Condition C3 --> (492:18)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>1.03M</pre></td><td class='code'><pre>        });</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>7.43k</pre></td><td class='code'><pre>    if (NextSpillReg == Regs.end()) { // Registers exhausted</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.48k</span>, <span class='None'>False</span>: <span class='covered-line'>3.95k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>      Spill.FullyAllocated = false;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>3.48k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    OtherUsedRegs.set(*NextSpillReg);</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    SpillRegs.push_back(*NextSpillReg);</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    MRI.reserveReg(*NextSpillReg, TRI);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>    Spill.Lanes[I] = *NextSpillReg++;</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>3.95k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  return Spill.FullyAllocated;</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::removeDeadFrameIndices(</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>    MachineFrameInfo &amp;MFI, bool ResetSGPRSpillStackIDs) {</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove dead frame indices from function frame, however keep FP &amp; BP since</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // spills for them haven&apos;t been inserted yet. And also make sure to remove the</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // frame indices from `SGPRSpillsToVirtualVGPRLanes` data structure,</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // otherwise, it could result in an unexpected side effect and bug, in case of</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // any re-mapping of freed frame indices by later pass(es) like &quot;stack slot</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // coloring&quot;.</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  for (auto &amp;R : make_early_inc_range(SGPRSpillsToVirtualVGPRLanes)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>491</span>, <span class='None'>False</span>: <span class='covered-line'>99.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>    MFI.RemoveStackObject(R.first);</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>    SGPRSpillsToVirtualVGPRLanes.erase(R.first);</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>491</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove the dead frame indices of CSR SGPRs which are spilled to physical</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPR lanes during SILowerSGPRSpills pass.</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  if (!ResetSGPRSpillStackIDs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.28k</span>, <span class='None'>False</span>: <span class='covered-line'>98.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>    for (auto &amp;R : make_early_inc_range(SGPRSpillsToPhysicalVGPRLanes)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.82k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>      MFI.RemoveStackObject(R.first);</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>      SGPRSpillsToPhysicalVGPRLanes.erase(R.first);</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='covered-line'><pre>5.82k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  bool HaveSGPRToMemory = false;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  if (ResetSGPRSpillStackIDs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L532' href='#L532'><span>532:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98.0k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All other SGPRs must be allocated on the default stack, so reset the</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // stack ID.</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>127k</pre></td><td class='code'><pre>    for (int I = MFI.getObjectIndexBegin(), E = MFI.getObjectIndexEnd(); I != E;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:74</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29.0k</span>, <span class='None'>False</span>: <span class='covered-line'>98.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>         <div class='tooltip'>++I<span class='tooltip-content'>29.0k</span></div>) {</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>      if (!checkIndexInPrologEpilogSGPRSpills(I)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.2k</span>, <span class='None'>False</span>: <span class='covered-line'>807</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>        if (MFI.getStackID(I) == TargetStackID::SGPRSpill) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L538' href='#L538'><span>538:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.18k</span>, <span class='None'>False</span>: <span class='covered-line'>22.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>          MFI.setStackID(I, TargetStackID::Default);</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>          HaveSGPRToMemory = true;</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>6.18k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>28.2k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>29.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>98.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  for (auto &amp;R : VGPRToAGPRSpills) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.71k</span>, <span class='None'>False</span>: <span class='covered-line'>99.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>    if (R.second.IsDead)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>3.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>      MFI.RemoveStackObject(R.first);</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>5.71k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>  return HaveSGPRToMemory;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>99.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>int SIMachineFunctionInfo::getScavengeFI(MachineFrameInfo &amp;MFI,</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>                                         const SIRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>  if (ScavengeFI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L556' href='#L556'><span>556:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>3.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>    return *ScavengeFI;</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  ScavengeFI =</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>      MFI.CreateStackObject(TRI.getSpillSize(AMDGPU::SGPR_32RegClass),</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>                            TRI.getSpillAlign(AMDGPU::SGPR_32RegClass), false);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>3.80k</pre></td><td class='code'><pre>  return *ScavengeFI;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>4.02k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>MCPhysReg SIMachineFunctionInfo::getNextUserSGPR() const {</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  assert(NumSystemSGPRs == 0 &amp;&amp; &quot;System SGPRs must be added after user SGPRs&quot;);</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>  return AMDGPU::SGPR0 + NumUserSGPRs;</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>174k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>MCPhysReg SIMachineFunctionInfo::getNextSystemSGPR() const {</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  return AMDGPU::SGPR0 + NumUserSGPRs + NumSystemSGPRs;</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>3.03M</pre></td><td class='code'><pre>void SIMachineFunctionInfo::MRI_NoteNewVirtualRegister(Register Reg) {</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>3.03M</pre></td><td class='code'><pre>  VRegFlags.grow(Reg);</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>3.03M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void SIMachineFunctionInfo::MRI_NoteCloneVirtualRegister(Register NewReg,</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>                                                         Register SrcReg) {</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  VRegFlags.grow(NewReg);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>  VRegFlags[NewReg] = VRegFlags[SrcReg];</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>14.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>SIMachineFunctionInfo::getGITPtrLoReg(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  if (!ST.isAmdPalOS())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>209</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    return Register();</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  Register GitPtrLo = AMDGPU::SGPR0; // Low GIT address passed in</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>  if (ST.hasMergedShaders()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L590' href='#L590'><span>590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>171</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    switch (MF.getFunction().getCallingConv()) {</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case CallingConv::AMDGPU_HS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L592' href='#L592'><span>592:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    case CallingConv::AMDGPU_GS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L593' href='#L593'><span>593:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>160</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Low GIT address is passed in s8 rather than s0 for an LS+HS or</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // ES+GS merged shader on gfx9+.</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      GitPtrLo = AMDGPU::SGPR8;</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      return GitPtrLo;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>      return GitPtrLo;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  return GitPtrLo;</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static yaml::StringValue regToString(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>                                     const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  yaml::StringValue Dest;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  {</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    raw_string_ostream OS(Dest.Value);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>    OS &lt;&lt; printReg(Reg, &amp;TRI);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>  return Dest;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>106k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;yaml::SIArgumentInfo&gt;</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>convertArgumentInfo(const AMDGPUFunctionArgInfo &amp;ArgInfo,</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>                    const TargetRegisterInfo &amp;TRI) {</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  yaml::SIArgumentInfo AI;</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  auto convertArg = [&amp;](std::optional&lt;yaml::SIArgument&gt; &amp;A,</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>                        const ArgDescriptor &amp;Arg) {</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>    if (!Arg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L622' href='#L622'><span>622:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244k</span>, <span class='None'>False</span>: <span class='covered-line'>345k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>244k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create a register or stack argument.</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    yaml::SIArgument SA = yaml::SIArgument::createArgument(Arg.isRegister());</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    if (Arg.isRegister()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L627' href='#L627'><span>627:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>345k</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>      raw_string_ostream OS(SA.RegisterName.Value);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>      OS &lt;&lt; printReg(Arg.getRegister(), &amp;TRI);</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SA.StackOffset = Arg.getStackOffset();</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check and update the optional mask.</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    if (Arg.isMasked())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84.1k</span>, <span class='None'>False</span>: <span class='covered-line'>261k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>84.1k</pre></td><td class='code'><pre>      SA.Mask = Arg.getMask();</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    A = SA;</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>345k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>590k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Need to serialize kernarg preloads.</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  bool Any = false;</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.PrivateSegmentBuffer, ArgInfo.PrivateSegmentBuffer);</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.DispatchPtr, ArgInfo.DispatchPtr);</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.QueuePtr, ArgInfo.QueuePtr);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.KernargSegmentPtr, ArgInfo.KernargSegmentPtr);</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.DispatchID, ArgInfo.DispatchID);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.FlatScratchInit, ArgInfo.FlatScratchInit);</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.LDSKernelId, ArgInfo.LDSKernelId);</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.PrivateSegmentSize, ArgInfo.PrivateSegmentSize);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkGroupIDX, ArgInfo.WorkGroupIDX);</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkGroupIDY, ArgInfo.WorkGroupIDY);</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkGroupIDZ, ArgInfo.WorkGroupIDZ);</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkGroupInfo, ArgInfo.WorkGroupInfo);</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.PrivateSegmentWaveByteOffset,</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>                    ArgInfo.PrivateSegmentWaveByteOffset);</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.ImplicitArgPtr, ArgInfo.ImplicitArgPtr);</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.ImplicitBufferPtr, ArgInfo.ImplicitBufferPtr);</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkItemIDX, ArgInfo.WorkItemIDX);</pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkItemIDY, ArgInfo.WorkItemIDY);</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  Any |= convertArg(AI.WorkItemIDZ, ArgInfo.WorkItemIDZ);</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (Any)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L662' href='#L662'><span>662:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.8k</span>, <span class='None'>False</span>: <span class='covered-line'>945</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>31.8k</pre></td><td class='code'><pre>    return AI;</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>945</pre></td><td class='code'><pre>  return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>yaml::SIMachineFunctionInfo::SIMachineFunctionInfo(</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const llvm::SIMachineFunctionInfo &amp;MFI, const TargetRegisterInfo &amp;TRI,</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const llvm::MachineFunction &amp;MF)</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>    : ExplicitKernArgSize(MFI.getExplicitKernArgSize()),</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      MaxKernArgAlign(MFI.getMaxKernArgAlign()), LDSSize(MFI.getLDSSize()),</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      GDSSize(MFI.getGDSSize()),</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      DynLDSAlign(MFI.getDynLDSAlign()), IsEntryFunction(MFI.isEntryFunction()),</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      NoSignedZerosFPMath(MFI.hasNoSignedZerosFPMath()),</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      MemoryBound(MFI.isMemoryBound()), WaveLimiter(MFI.needsWaveLimiter()),</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      HasSpilledSGPRs(MFI.hasSpilledSGPRs()),</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      HasSpilledVGPRs(MFI.hasSpilledVGPRs()),</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      HighBitsOf32BitAddress(MFI.get32BitAddressHighBits()),</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      Occupancy(MFI.getOccupancy()),</pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      ScratchRSrcReg(regToString(MFI.getScratchRSrcReg(), TRI)),</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      FrameOffsetReg(regToString(MFI.getFrameOffsetReg(), TRI)),</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      StackPtrOffsetReg(regToString(MFI.getStackPtrOffsetReg(), TRI)),</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      BytesInStackArgArea(MFI.getBytesInStackArgArea()),</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      ReturnsVoid(MFI.returnsVoid()),</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      ArgInfo(convertArgumentInfo(MFI.getArgInfo(), TRI)),</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      PSInputAddr(MFI.getPSInputAddr()),</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      PSInputEnable(MFI.getPSInputEnable()),</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      Mode(MFI.getMode()) {</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  for (Register Reg : MFI.getWWMReservedRegs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L690' href='#L690'><span>690:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>179</span>, <span class='None'>False</span>: <span class='covered-line'>32.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>    WWMReservedRegs.push_back(regToString(Reg, TRI));</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (MFI.getLongBranchReservedReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L693' href='#L693'><span>693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    LongBranchReservedReg = regToString(MFI.getLongBranchReservedReg(), TRI);</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (MFI.getVGPRForAGPRCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>31.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    VGPRForAGPRCopy = regToString(MFI.getVGPRForAGPRCopy(), TRI);</pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (MFI.getSGPRForEXECCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L698' href='#L698'><span>698:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.07k</span>, <span class='None'>False</span>: <span class='covered-line'>25.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>7.07k</pre></td><td class='code'><pre>    SGPRForEXECCopy = regToString(MFI.getSGPRForEXECCopy(), TRI);</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  auto SFI = MFI.getOptionalScavengeFI();</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (SFI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L702' href='#L702'><span>702:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>359</span>, <span class='None'>False</span>: <span class='covered-line'>32.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>359</pre></td><td class='code'><pre>    ScavengeFI = yaml::FrameIndex(*SFI, MF.getFrameInfo());</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>void yaml::SIMachineFunctionInfo::mappingImpl(yaml::IO &amp;YamlIO) {</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>  MappingTraits&lt;SIMachineFunctionInfo&gt;::mapping(YamlIO, *this);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool SIMachineFunctionInfo::initializeBaseYamlFields(</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const yaml::SIMachineFunctionInfo &amp;YamlMFI, const MachineFunction &amp;MF,</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    PerFunctionMIParsingState &amp;PFS, SMDiagnostic &amp;Error, SMRange &amp;SourceRange) {</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  ExplicitKernArgSize = YamlMFI.ExplicitKernArgSize;</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  MaxKernArgAlign = YamlMFI.MaxKernArgAlign;</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  LDSSize = YamlMFI.LDSSize;</pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  GDSSize = YamlMFI.GDSSize;</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  DynLDSAlign = YamlMFI.DynLDSAlign;</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  PSInputAddr = YamlMFI.PSInputAddr;</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  PSInputEnable = YamlMFI.PSInputEnable;</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  HighBitsOf32BitAddress = YamlMFI.HighBitsOf32BitAddress;</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  Occupancy = YamlMFI.Occupancy;</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  IsEntryFunction = YamlMFI.IsEntryFunction;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  NoSignedZerosFPMath = YamlMFI.NoSignedZerosFPMath;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  MemoryBound = YamlMFI.MemoryBound;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  WaveLimiter = YamlMFI.WaveLimiter;</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  HasSpilledSGPRs = YamlMFI.HasSpilledSGPRs;</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  HasSpilledVGPRs = YamlMFI.HasSpilledVGPRs;</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  BytesInStackArgArea = YamlMFI.BytesInStackArgArea;</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  ReturnsVoid = YamlMFI.ReturnsVoid;</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  if (YamlMFI.ScavengeFI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L731' href='#L731'><span>731:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>25.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    auto FIOrErr = YamlMFI.ScavengeFI-&gt;getFI(MF.getFrameInfo());</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (!FIOrErr) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L733' href='#L733'><span>733:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create a diagnostic for a the frame index.</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      const MemoryBuffer &amp;Buffer =</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          *PFS.SM-&gt;getMemoryBuffer(PFS.SM-&gt;getMainFileID());</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Error = SMDiagnostic(*PFS.SM, SMLoc(), Buffer.getBufferIdentifier(), 1, 1,</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                           SourceMgr::DK_Error, toString(FIOrErr.takeError()),</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>                           &quot;&quot;, std::nullopt, std::nullopt);</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      SourceRange = YamlMFI.ScavengeFI-&gt;SourceRange;</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ScavengeFI = *FIOrErr;</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    ScavengeFI = std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>6.80k</pre></td><td class='code'><pre>bool SIMachineFunctionInfo::mayUseAGPRs(const Function &amp;F) const {</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>6.80k</pre></td><td class='code'><pre>  return !F.hasFnAttribute(&quot;amdgpu-no-agpr&quot;);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>6.80k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>bool SIMachineFunctionInfo::usesAGPRs(const MachineFunction &amp;MF) const {</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>  if (UsesAGPRs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L756' href='#L756'><span>756:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.0k</span>, <span class='None'>False</span>: <span class='covered-line'>12.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>20.0k</pre></td><td class='code'><pre>    return *UsesAGPRs;</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>12.6k</pre></td><td class='code'><pre>  if (!mayNeedAGPRs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L759' href='#L759'><span>759:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>991</span>, <span class='None'>False</span>: <span class='covered-line'>11.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>991</pre></td><td class='code'><pre>    UsesAGPRs = false;</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>991</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>991</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  if (!AMDGPU::isEntryFunctionCC(MF.getFunction().getCallingConv()) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L764' href='#L764'><span>764:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.92k</span>, <span class='None'>False</span>: <span class='covered-line'>9.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>      <div class='tooltip'>MF.getFrameInfo().hasCalls()<span class='tooltip-content'>9.74k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L765' href='#L765'><span>765:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>9.70k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L764'><span>764:7</span></a></span>) to (<span class='line-number'><a href='#L764'><span>765:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (764:7)
     Condition C2 --> (765:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    UsesAGPRs = true;</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>1.96k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>9.70k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>119k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MRI.getNumVirtRegs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>110k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L772' href='#L772'><span>772:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>6.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    const Register Reg = Register::index2VirtReg(I);</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    const TargetRegisterClass *RC = MRI.getRegClassOrNull(Reg);</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    if (RC &amp;&amp; <div class='tooltip'>SIRegisterInfo::isAGPRClass(RC)<span class='tooltip-content'>107k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107k</span>, <span class='None'>False</span>: <span class='covered-line'>6.10k</span>]
  Branch (<span class='line-number'><a name='L775' href='#L775'><span>775:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L775'><span>775:9</span></a></span>) to (<span class='line-number'><a href='#L775'><span>775:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (775:9)
     Condition C2 --> (775:15)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>      UsesAGPRs = true;</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='covered-line'><pre>112k</pre></td><td class='code'><pre>    } else if (!RC &amp;&amp; <div class='tooltip'>!MRI.use_empty(Reg)<span class='tooltip-content'>6.10k</span></div> &amp;&amp; <div class='tooltip'>MRI.getType(Reg).isValid()<span class='tooltip-content'>2.87k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.10k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='None'>False</span>: <span class='covered-line'>3.23k</span>]
  Branch (<span class='line-number'><a name='L778' href='#L778'><span>778:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.87k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L778'><span>778:16</span></a></span>) to (<span class='line-number'><a href='#L778'><span>778:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (778:16)
     Condition C2 --> (778:23)
     Condition C3 --> (778:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Defer caching UsesAGPRs, function might not yet been regbank selected.</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>1.65M</pre></td><td class='code'><pre>  <div class='tooltip'>for (MCRegister Reg : AMDGPU::AGPR_32RegClass)<span class='tooltip-content'>6.54k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L784' href='#L784'><span>784:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.65M</span>, <span class='None'>False</span>: <span class='covered-line'>6.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>1.65M</pre></td><td class='code'><pre>    if (MRI.isPhysRegUsed(Reg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L785' href='#L785'><span>785:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>1.65M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      UsesAGPRs = true;</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>1.65M</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>  UsesAGPRs = false;</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>6.45k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>6.54k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>