INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/game_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/led_shift_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shift_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/rng_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/state_machine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-159] /* in comment [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/top_module.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sim_1/new/testbench_topmod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_topmod
