
---------- Begin Simulation Statistics ----------
final_tick                                 3064783756                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211072                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681348                       # Number of bytes of host memory used
host_op_rate                                   401760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.75                       # Real time elapsed on the host
host_tick_rate                               32344401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000001                       # Number of instructions simulated
sim_ops                                      38068625                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003065                       # Number of seconds simulated
sim_ticks                                  3064783756                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  22126632                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12830596                       # number of cc regfile writes
system.cpu.committedInsts                    20000001                       # Number of Instructions Simulated
system.cpu.committedOps                      38068625                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.551220                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.551220                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1331098                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   590536                       # number of floating regfile writes
system.cpu.idleCycles                          166204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                68548                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4568678                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.577855                       # Inst execution rate
system.cpu.iew.exec_refs                      7333279                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2887315                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  311879                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4489443                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 39                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             73338                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2921590                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            40089401                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4445964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            202245                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              39443712                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1070                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8761                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  75122                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 10272                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            343                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        50554                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  44526415                       # num instructions consuming a value
system.cpu.iew.wb_count                      39369382                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617091                       # average fanout of values written-back
system.cpu.iew.wb_producers                  27476833                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.571112                       # insts written-back per cycle
system.cpu.iew.wb_sent                       39405386                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 60881284                       # number of integer regfile reads
system.cpu.int_regfile_writes                31107061                       # number of integer regfile writes
system.cpu.ipc                               1.814157                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.814157                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            503371      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              31095678     78.43%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               106802      0.27%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 59020      0.15%     80.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               34449      0.09%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  413      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               149343      0.38%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     80.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                83350      0.21%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              199556      0.50%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                334      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           24796      0.06%     81.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            8333      0.02%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4342883     10.95%     92.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2752802      6.94%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125241      0.32%     99.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         159522      0.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               39645963                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  893270                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1744924                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       840953                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             857285                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      782214                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019730                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  704991     90.13%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     90.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   8245      1.05%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     91.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  26644      3.41%     94.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8919      1.14%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.00%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            33377      4.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               39031536                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           89229714                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     38528429                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          41253163                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   40089362                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  39645963                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  39                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2020708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             42305                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2168318                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10858199                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.651247                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.386793                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1445418     13.31%     13.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1124590     10.36%     23.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1124383     10.36%     34.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1486981     13.69%     47.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1444655     13.30%     61.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1319526     12.15%     73.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1541672     14.20%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              782410      7.21%     94.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              588564      5.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10858199                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.596200                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits       368433                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses      1918084                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements       702025                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses      2286517                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses      2930751                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits       441862                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses      2488889                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads          1151048                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect       368433                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted      1918084                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads      2437696                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect      2158577                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect       239147                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads             4489443                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads            155748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            59832                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4489443                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2921590                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                16529561                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         11024403                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  8267                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4119                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           60                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         7802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             60                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3309                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           54                       # Transaction distribution
system.membus.trans_dist::CleanEvict              206                       # Transaction distribution
system.membus.trans_dist::ReadExReq               550                       # Transaction distribution
system.membus.trans_dist::ReadExResp              550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         7978                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         7978                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7978                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       250432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       250432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  250432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3859                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6120240                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20382002                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          779                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2170                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             611                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1292                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3362                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         8853                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 12215                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       132480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       244864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 377344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             321                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4734                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115496                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4670     98.65%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     64      1.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4734                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2994060                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2603192                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1077528                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  528                       # number of demand (read+write) hits
system.l2.demand_hits::total                      553                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data                 528                       # number of overall hits
system.l2.overall_hits::total                     553                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2593                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3859                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1266                       # number of overall misses
system.l2.overall_misses::.cpu.data              2593                       # number of overall misses
system.l2.overall_misses::total                  3859                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     86501368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    178109874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        264611242                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86501368                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    178109874                       # number of overall miss cycles
system.l2.overall_miss_latency::total       264611242                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4412                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4412                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.980635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.830823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.874660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.830823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68326.515008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 68688.728885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68569.899456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68326.515008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 68688.728885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68569.899456                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  54                       # number of writebacks
system.l2.writebacks::total                        54                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     79286902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    163336414                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    242623316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     79286902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    163336414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    242623316                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.830823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.830823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62627.884676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62991.289626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62872.069448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62627.884676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62991.289626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62872.069448                       # average overall mshr miss latency
system.l2.replacements                            320                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          705                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              705                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          705                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          779                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              779                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          779                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          779                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    61                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             550                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 550                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     37295090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37295090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900164                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67809.254545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67809.254545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34160960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34160960                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900164                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62110.836364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62110.836364                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86501368                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86501368                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68326.515008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68326.515008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     79286902                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79286902                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62627.884676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62627.884676                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2043                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    140814784                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    140814784                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.813944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 68925.493882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 68925.493882                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2043                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    129175454                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    129175454                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.813944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63228.318160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63228.318160                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3489.409172                       # Cycle average of tags in use
system.l2.tags.total_refs                        7800                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.998975                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.548334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1112.040495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2336.820343                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.271494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.570513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.851907                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3582                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.874512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66302                       # Number of tag accesses
system.l2.tags.data_accesses                    66302                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117376706                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8478                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 30                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         54                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3859                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       54                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.89                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   54                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    691.578629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2489.015870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  246976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     80.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     251119346                       # Total gap between requests
system.mem_ctrls.avgGap                      64175.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        81024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       165632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 26437101.750287402421                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 54043617.164094626904                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 668236.379154183902                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1266                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2593                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           54                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32779142                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     68191536                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    555811436                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25891.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26298.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10292804.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        81024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       165952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        246976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        81024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         3456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         3456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1266                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2593                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3859                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           54                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            54                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     26437102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     54148029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         80585131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     26437102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     26437102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1127649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1127649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1127649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     26437102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     54148029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        81712780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 3854                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  32                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           12                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                28708178                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              19270000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          100970678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7448.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26198.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3272                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 27                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   423.686542                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.421990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   379.627279                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          159     27.09%     27.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          120     20.44%     47.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           60     10.22%     57.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           39      6.64%     64.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           24      4.09%     68.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           20      3.41%     71.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           27      4.60%     76.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      2.73%     79.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          122     20.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          587                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                246656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               80.480719                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.668236                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2056320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1092960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       12544980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 241553520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    128936280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1068299520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1454556660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   474.603357                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2776124546                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    102180000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    186479210                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         2134860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1134705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       14972580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         93960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 241553520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    114736440                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1080257280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1454883345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   474.709950                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2807196672                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    102180000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    155407084                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.rename.squashCycles                  75122                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3160184                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  444794                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4693                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   6353760                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                819646                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               40728464                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10329                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 214890                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    442                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 535226                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            46219298                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   100668117                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 59076357                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1233720                       # Number of floating rename lookups
system.cpu.rename.committedMaps              42940774                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3278437                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      62                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  41                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1457459                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3010817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3010817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3010817                       # number of overall hits
system.cpu.icache.overall_hits::total         3010817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1751                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1751                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1751                       # number of overall misses
system.cpu.icache.overall_misses::total          1751                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    114001961                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    114001961                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    114001961                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    114001961                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3012568                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3012568                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3012568                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3012568                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000581                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000581                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000581                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000581                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65106.773844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65106.773844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65106.773844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65106.773844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          148                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          779                       # number of writebacks
system.cpu.icache.writebacks::total               779                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          459                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          459                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          459                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87742082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87742082                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87742082                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87742082                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000429                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000429                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000429                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000429                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67911.828173                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67911.828173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67911.828173                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67911.828173                       # average overall mshr miss latency
system.cpu.icache.replacements                    779                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3010817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3010817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1751                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1751                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    114001961                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    114001961                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3012568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3012568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000581                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65106.773844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65106.773844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          459                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87742082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87742082                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67911.828173                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67911.828173                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.974663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3012109                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1292                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2331.353715                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.974663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994091                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24101836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24101836                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 20000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   38068625                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.lsq0.forwLoads                      719339                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  187596                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 343                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  62911                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 8232                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    335                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4453412                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2887316                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           601                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           122                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3012883                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           440                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2985627                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1259343                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   6200969                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                337138                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  75122                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1883468                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  9822                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               41118648                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36596                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         47821486                       # The number of ROB reads
system.cpu.rob.writes                        79737073                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      6202320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6202320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6202320                       # number of overall hits
system.cpu.dcache.overall_hits::total         6202320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13270                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13270                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13270                       # number of overall misses
system.cpu.dcache.overall_misses::total         13270                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    696892623                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    696892623                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    696892623                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    696892623                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6215590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6215590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6215590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6215590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002135                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002135                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002135                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002135                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52516.399623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52516.399623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52516.399623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52516.399623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               518                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.183398                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          705                       # number of writebacks
system.cpu.dcache.writebacks::total               705                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3122                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    183853909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    183853909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    183853909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    183853909                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000502                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58889.785074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58889.785074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58889.785074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58889.785074                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2609                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3344266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3344266                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    658149710                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    658149710                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3356918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3356918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003769                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52019.420645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52019.420645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    145747060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    145747060                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000748                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58043.432895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58043.432895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2858054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2858054                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38742913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38742913                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2858672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2858672                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62690.797735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62690.797735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          611                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38106849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38106849                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62368.001637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62368.001637                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.764123                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6205442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3121                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1988.286447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            162074                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.764123                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991727                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49727841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49727841                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3064783756                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4926991                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3720960                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             75896                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1924955                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1904166                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.920027                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  375845                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          158835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             157553                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1282                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          296                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1671252                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             66427                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10602188                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.590639                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.013350                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2107776     19.88%     19.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1404063     13.24%     33.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1313594     12.39%     45.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1456967     13.74%     59.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          517824      4.88%     64.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          513478      4.84%     68.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          403319      3.80%     72.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          473463      4.47%     77.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2411704     22.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10602188                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               38068625                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     7160517                       # Number of memory references committed
system.cpu.commit.loads                       4301843                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    4417028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     836833                       # Number of committed floating point instructions.
system.cpu.commit.integer                    37123060                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                338657                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       481939      1.27%      1.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     29763661     78.18%     79.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       106671      0.28%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        58880      0.15%     79.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        33300      0.09%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          308      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       148828      0.39%     80.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        83022      0.22%     80.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       198370      0.52%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          135      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        24693      0.06%     81.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv         8231      0.02%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      4185723     11.00%     92.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2701072      7.10%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       116120      0.31%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       157602      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     38068625                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2411704                       # number cycles where commit BW limit reached
system.cpu.fetch.icacheStallCycles            3108671                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       21808284                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     4926991                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2437564                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7662307                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169714                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  296                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2033                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3012568                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 35740                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10858199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.833863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.538565                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  4021846     37.04%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   516763      4.76%     41.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   504872      4.65%     46.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   422020      3.89%     50.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   396374      3.65%     53.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   564059      5.19%     59.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   265620      2.45%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   496394      4.57%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  3670251     33.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10858199                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.446917                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.978183                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
