<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_744E9390-8822-46EE-B89E-917D80CD36C7"><title>VCCPRIM_1P8</title><body><section id="SECTION_D3D55D1C-64E8-48D8-B623-0E37B02D9544" /><section id="SECTION_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings"><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_1"><title>Reference Layout Design</title><tgroup cols="3"><thead><row><entry>Index</entry><entry>Design Note</entry><entry>Reference Design</entry></row></thead><tbody><row><entry><p>1</p></entry><entry><p>Route the VCCPRIM_1P8, VCCPRIM_1P8_FLTRA and VCCPRIM_1P8_FLTRB on Layer 4, with immediate ground reference. VCCPRIM_1P8_FLTRA should be merged with VCCPRIM_1P8 after LC filter on Layer 1. VCCPRIM_1P8_FLTRB can be merged with VCCPRIM_1P8 on Layer 4.</p></entry><entry><p>VCCPRIM_1P8_1</p></entry></row><row><entry><p /></entry><entry><p /></entry><entry><p /></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_1_3"><title>VCCPRIM_1P8_1</title><image href="FIG_vccprim_1p8_1_3.png" scalefit="yes" id="IMG_vccprim_1p8_1_3_png" /></fig><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_2"><title>Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</p></entry></row><row><entry><p>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </p></entry></row></tbody></tgroup></table><table id="TABLE_Power_Integrity_Processor_Power_Rails_48D6A958-269C-4E6E-9257-C140E051E099_D3D55D1C-64E8-48D8-B623-0E37B02D9544_Settings_3" scale="60"><title>Decoupling Solution And Filter Recommendation</title><tgroup cols="6"><thead><row valign="top"><entry outputclass="rotate90">Component Placement</entry><entry outputclass="rotate90">Form Factor</entry><entry outputclass="rotate90">Value</entry><entry outputclass="rotate90">Quantity</entry><entry outputclass="rotate90">Note</entry><entry outputclass="rotate90">Reference Design</entry></row></thead><tbody><row><entry><p>Primary side (Inductor)</p></entry><entry><p>0805 / 0603</p></entry><entry><p>1uH</p></entry><entry><p>1</p></entry><entry><p>Inductor component of the LC filter from VCCPRIM_1P8 rail to VCCPRIM_1P8_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</p></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</p></entry></row><row><entry><p>Primary side</p></entry><entry><p>0603</p></entry><entry><p>22uF</p></entry><entry><p>2</p></entry><entry><p>Decoupling capacitor placed on VCCPRIM_1P8_FLTRA rail for LC filtering purpose.</p></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3, VCCPRIM_1P8_4</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_FLTRA BGAs.</p></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0603</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_FLTRB BGAs.</p><p /></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0201</p></entry><entry><p>1uF</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8_FLTRB BGAs.</p></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3</p></entry></row><row><entry><p>Secondary side</p></entry><entry><p>0402 / 0201</p></entry><entry><p>Placeholder</p></entry><entry><p>1</p></entry><entry><p>Place under VCCPRIM_1P8 BGAs</p></entry><entry><p>VCCPRIM_1P8_2, VCCPRIM_1P8_3</p></entry></row></tbody></tgroup></table><fig id="FIG_vccprim_1p8_2_3"><title>VCCPRIM_1P8_2</title><image href="FIG_vccprim_1p8_2_3.png" scalefit="yes" id="IMG_vccprim_1p8_2_3_png" /></fig><fig id="FIG_vccprim_1p8_3_3"><title>VCCPRIM_1P8_3</title><image href="FIG_vccprim_1p8_3_3.png" scalefit="yes" id="IMG_vccprim_1p8_3_3_png" /></fig><fig id="FIG_vccprim_1p8_4_3"><title>VCCPRIM_1P8_4</title><image href="FIG_vccprim_1p8_4_3.png" scalefit="yes" id="IMG_vccprim_1p8_4_3_png" /></fig></section></body></topic>