INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.srcs/sources_1/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Logic_Design_Lab/Pre_Test/Lab3_Basic_1/Lab3_Basic_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
