Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Usuario/Desktop/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_basys3_fp_alu_full_tb_behav xil_defaultlib.top_basys3_fp_alu_full_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 28 for port 'ms' [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/SumaResta.v:120]
WARNING: [VRFC 10-3091] actual bit length 28 differs from formal bit length 15 for port 'ms' [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/SumaResta.v:202]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 8 for port 'AddExp' [C:/Users/Usuario/alu_funcional/arquitectura_proyecto_alu.srcs/sources_1/new/Multiplicacion.v:81]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sync_2ff
Compiling module xil_defaultlib.edge_up
Compiling module xil_defaultlib.fp16_classifier
Compiling module xil_defaultlib.fp16_special_values
Compiling module xil_defaultlib.fp16_special_case_handler
Compiling module xil_defaultlib.FullSub_add
Compiling module xil_defaultlib.RestaExp_sum_default
Compiling module xil_defaultlib.right_shift_pf_sum
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.RoundNearestEven
Compiling module xil_defaultlib.SumMantisa_default
Compiling module xil_defaultlib.RestaMantisa_default
Compiling module xil_defaultlib.Suma16Bits
Compiling module xil_defaultlib.is_inexact
Compiling module xil_defaultlib.is_overflow
Compiling module xil_defaultlib.Prod_default
Compiling module xil_defaultlib.is_invalid_op
Compiling module xil_defaultlib.ProductHP
Compiling module xil_defaultlib.Division_default
Compiling module xil_defaultlib.DivHP
Compiling module xil_defaultlib.alu_default
Compiling module xil_defaultlib.fp16_classifier(MBS=22,EBS=7,BS=...
Compiling module xil_defaultlib.fp16_special_values(MBS=22,EBS=7...
Compiling module xil_defaultlib.fp16_special_case_handler(MBS=22...
Compiling module xil_defaultlib.RestaExp_sum(EBS=7)
Compiling module xil_defaultlib.right_shift_pf_sum(MBS=22,EBS=7,...
Compiling module xil_defaultlib.RoundNearestEven(MBS=22,EBS=7,FS...
Compiling module xil_defaultlib.SumMantisa(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.RoundNearestEven(MBS=22,EBS=7)
Compiling module xil_defaultlib.RestaMantisa(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Suma16Bits(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_inexact(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_overflow(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Prod(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.is_invalid_op(MBS=22,EBS=7)
Compiling module xil_defaultlib.ProductHP(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.Division(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.DivHP(MBS=22,EBS=7,BS=31)
Compiling module xil_defaultlib.alu(system=32)
Compiling module xil_defaultlib.fp_alu
Compiling module xil_defaultlib.hex7
Compiling module xil_defaultlib.sevenseg_mux
Compiling module xil_defaultlib.top_basys3_fp_alu
Compiling module xil_defaultlib.top_basys3_fp_alu_full_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_basys3_fp_alu_full_tb_behav
