.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P1_D0 */
.set P1_D0__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set P1_D0__0__MASK, 0x40
.set P1_D0__0__PC, CYREG_PRT2_PC6
.set P1_D0__0__PORT, 2
.set P1_D0__0__SHIFT, 6
.set P1_D0__AG, CYREG_PRT2_AG
.set P1_D0__AMUX, CYREG_PRT2_AMUX
.set P1_D0__BIE, CYREG_PRT2_BIE
.set P1_D0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P1_D0__BYP, CYREG_PRT2_BYP
.set P1_D0__CTL, CYREG_PRT2_CTL
.set P1_D0__DM0, CYREG_PRT2_DM0
.set P1_D0__DM1, CYREG_PRT2_DM1
.set P1_D0__DM2, CYREG_PRT2_DM2
.set P1_D0__DR, CYREG_PRT2_DR
.set P1_D0__INP_DIS, CYREG_PRT2_INP_DIS
.set P1_D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P1_D0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P1_D0__LCD_EN, CYREG_PRT2_LCD_EN
.set P1_D0__MASK, 0x40
.set P1_D0__PORT, 2
.set P1_D0__PRT, CYREG_PRT2_PRT
.set P1_D0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P1_D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P1_D0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P1_D0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P1_D0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P1_D0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P1_D0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P1_D0__PS, CYREG_PRT2_PS
.set P1_D0__SHIFT, 6
.set P1_D0__SLW, CYREG_PRT2_SLW

/* P1_D1 */
.set P1_D1__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set P1_D1__0__MASK, 0x10
.set P1_D1__0__PC, CYREG_PRT2_PC4
.set P1_D1__0__PORT, 2
.set P1_D1__0__SHIFT, 4
.set P1_D1__AG, CYREG_PRT2_AG
.set P1_D1__AMUX, CYREG_PRT2_AMUX
.set P1_D1__BIE, CYREG_PRT2_BIE
.set P1_D1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P1_D1__BYP, CYREG_PRT2_BYP
.set P1_D1__CTL, CYREG_PRT2_CTL
.set P1_D1__DM0, CYREG_PRT2_DM0
.set P1_D1__DM1, CYREG_PRT2_DM1
.set P1_D1__DM2, CYREG_PRT2_DM2
.set P1_D1__DR, CYREG_PRT2_DR
.set P1_D1__INP_DIS, CYREG_PRT2_INP_DIS
.set P1_D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P1_D1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P1_D1__LCD_EN, CYREG_PRT2_LCD_EN
.set P1_D1__MASK, 0x10
.set P1_D1__PORT, 2
.set P1_D1__PRT, CYREG_PRT2_PRT
.set P1_D1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P1_D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P1_D1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P1_D1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P1_D1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P1_D1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P1_D1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P1_D1__PS, CYREG_PRT2_PS
.set P1_D1__SHIFT, 4
.set P1_D1__SLW, CYREG_PRT2_SLW

/* P2_D0 */
.set P2_D0__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set P2_D0__0__MASK, 0x01
.set P2_D0__0__PC, CYREG_PRT12_PC0
.set P2_D0__0__PORT, 12
.set P2_D0__0__SHIFT, 0
.set P2_D0__AG, CYREG_PRT12_AG
.set P2_D0__BIE, CYREG_PRT12_BIE
.set P2_D0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P2_D0__BYP, CYREG_PRT12_BYP
.set P2_D0__DM0, CYREG_PRT12_DM0
.set P2_D0__DM1, CYREG_PRT12_DM1
.set P2_D0__DM2, CYREG_PRT12_DM2
.set P2_D0__DR, CYREG_PRT12_DR
.set P2_D0__INP_DIS, CYREG_PRT12_INP_DIS
.set P2_D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P2_D0__MASK, 0x01
.set P2_D0__PORT, 12
.set P2_D0__PRT, CYREG_PRT12_PRT
.set P2_D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P2_D0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P2_D0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P2_D0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P2_D0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P2_D0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P2_D0__PS, CYREG_PRT12_PS
.set P2_D0__SHIFT, 0
.set P2_D0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P2_D0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P2_D0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P2_D0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P2_D0__SLW, CYREG_PRT12_SLW

/* P2_D1 */
.set P2_D1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set P2_D1__0__MASK, 0x04
.set P2_D1__0__PC, CYREG_PRT12_PC2
.set P2_D1__0__PORT, 12
.set P2_D1__0__SHIFT, 2
.set P2_D1__AG, CYREG_PRT12_AG
.set P2_D1__BIE, CYREG_PRT12_BIE
.set P2_D1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P2_D1__BYP, CYREG_PRT12_BYP
.set P2_D1__DM0, CYREG_PRT12_DM0
.set P2_D1__DM1, CYREG_PRT12_DM1
.set P2_D1__DM2, CYREG_PRT12_DM2
.set P2_D1__DR, CYREG_PRT12_DR
.set P2_D1__INP_DIS, CYREG_PRT12_INP_DIS
.set P2_D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P2_D1__MASK, 0x04
.set P2_D1__PORT, 12
.set P2_D1__PRT, CYREG_PRT12_PRT
.set P2_D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P2_D1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P2_D1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P2_D1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P2_D1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P2_D1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P2_D1__PS, CYREG_PRT12_PS
.set P2_D1__SHIFT, 2
.set P2_D1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P2_D1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P2_D1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P2_D1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P2_D1__SLW, CYREG_PRT12_SLW

/* Vis_H_1 */
.set Vis_H_1_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_H_1_Sync_ctrl_reg__0__POS, 0
.set Vis_H_1_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_H_1_Sync_ctrl_reg__1__POS, 1
.set Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Vis_H_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Vis_H_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Vis_H_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Vis_H_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Vis_H_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Vis_H_1_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_H_1_Sync_ctrl_reg__2__POS, 2
.set Vis_H_1_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_H_1_Sync_ctrl_reg__3__POS, 3
.set Vis_H_1_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_H_1_Sync_ctrl_reg__4__POS, 4
.set Vis_H_1_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_H_1_Sync_ctrl_reg__5__POS, 5
.set Vis_H_1_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_H_1_Sync_ctrl_reg__6__POS, 6
.set Vis_H_1_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_H_1_Sync_ctrl_reg__7__POS, 7
.set Vis_H_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Vis_H_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Vis_H_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Vis_H_1_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Vis_H_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Vis_H_1_Sync_ctrl_reg__MASK, 0xFF
.set Vis_H_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Vis_H_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Vis_H_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Vis_H_2 */
.set Vis_H_2_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_H_2_Sync_ctrl_reg__0__POS, 0
.set Vis_H_2_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_H_2_Sync_ctrl_reg__1__POS, 1
.set Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Vis_H_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Vis_H_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Vis_H_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Vis_H_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Vis_H_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Vis_H_2_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_H_2_Sync_ctrl_reg__2__POS, 2
.set Vis_H_2_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_H_2_Sync_ctrl_reg__3__POS, 3
.set Vis_H_2_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_H_2_Sync_ctrl_reg__4__POS, 4
.set Vis_H_2_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_H_2_Sync_ctrl_reg__5__POS, 5
.set Vis_H_2_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_H_2_Sync_ctrl_reg__6__POS, 6
.set Vis_H_2_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_H_2_Sync_ctrl_reg__7__POS, 7
.set Vis_H_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Vis_H_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Vis_H_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Vis_H_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Vis_H_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Vis_H_2_Sync_ctrl_reg__MASK, 0xFF
.set Vis_H_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Vis_H_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Vis_H_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* Vis_H_3 */
.set Vis_H_3_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_H_3_Sync_ctrl_reg__0__POS, 0
.set Vis_H_3_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_H_3_Sync_ctrl_reg__1__POS, 1
.set Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Vis_H_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Vis_H_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Vis_H_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Vis_H_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Vis_H_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Vis_H_3_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_H_3_Sync_ctrl_reg__2__POS, 2
.set Vis_H_3_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_H_3_Sync_ctrl_reg__3__POS, 3
.set Vis_H_3_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_H_3_Sync_ctrl_reg__4__POS, 4
.set Vis_H_3_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_H_3_Sync_ctrl_reg__5__POS, 5
.set Vis_H_3_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_H_3_Sync_ctrl_reg__6__POS, 6
.set Vis_H_3_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_H_3_Sync_ctrl_reg__7__POS, 7
.set Vis_H_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Vis_H_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Vis_H_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Vis_H_3_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Vis_H_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Vis_H_3_Sync_ctrl_reg__MASK, 0xFF
.set Vis_H_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vis_H_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Vis_H_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Vis_H_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_H_Sync_ctrl_reg__0__POS, 0
.set Vis_H_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_H_Sync_ctrl_reg__1__POS, 1
.set Vis_H_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Vis_H_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Vis_H_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Vis_H_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set Vis_H_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set Vis_H_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Vis_H_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Vis_H_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set Vis_H_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set Vis_H_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_H_Sync_ctrl_reg__2__POS, 2
.set Vis_H_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_H_Sync_ctrl_reg__3__POS, 3
.set Vis_H_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_H_Sync_ctrl_reg__4__POS, 4
.set Vis_H_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_H_Sync_ctrl_reg__5__POS, 5
.set Vis_H_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_H_Sync_ctrl_reg__6__POS, 6
.set Vis_H_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_H_Sync_ctrl_reg__7__POS, 7
.set Vis_H_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Vis_H_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set Vis_H_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Vis_H_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB08_CTL
.set Vis_H_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set Vis_H_Sync_ctrl_reg__MASK, 0xFF
.set Vis_H_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Vis_H_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Vis_H_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB08_MSK

/* Vis_L_1 */
.set Vis_L_1_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_L_1_Sync_ctrl_reg__0__POS, 0
.set Vis_L_1_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_L_1_Sync_ctrl_reg__1__POS, 1
.set Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Vis_L_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Vis_L_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Vis_L_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Vis_L_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Vis_L_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Vis_L_1_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_L_1_Sync_ctrl_reg__2__POS, 2
.set Vis_L_1_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_L_1_Sync_ctrl_reg__3__POS, 3
.set Vis_L_1_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_L_1_Sync_ctrl_reg__4__POS, 4
.set Vis_L_1_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_L_1_Sync_ctrl_reg__5__POS, 5
.set Vis_L_1_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_L_1_Sync_ctrl_reg__6__POS, 6
.set Vis_L_1_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_L_1_Sync_ctrl_reg__7__POS, 7
.set Vis_L_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Vis_L_1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Vis_L_1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Vis_L_1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Vis_L_1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Vis_L_1_Sync_ctrl_reg__MASK, 0xFF
.set Vis_L_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Vis_L_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Vis_L_1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Vis_L_2 */
.set Vis_L_2_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_L_2_Sync_ctrl_reg__0__POS, 0
.set Vis_L_2_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_L_2_Sync_ctrl_reg__1__POS, 1
.set Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Vis_L_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Vis_L_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Vis_L_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Vis_L_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Vis_L_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Vis_L_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Vis_L_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Vis_L_2_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_L_2_Sync_ctrl_reg__2__POS, 2
.set Vis_L_2_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_L_2_Sync_ctrl_reg__3__POS, 3
.set Vis_L_2_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_L_2_Sync_ctrl_reg__4__POS, 4
.set Vis_L_2_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_L_2_Sync_ctrl_reg__5__POS, 5
.set Vis_L_2_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_L_2_Sync_ctrl_reg__6__POS, 6
.set Vis_L_2_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_L_2_Sync_ctrl_reg__7__POS, 7
.set Vis_L_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Vis_L_2_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Vis_L_2_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Vis_L_2_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Vis_L_2_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Vis_L_2_Sync_ctrl_reg__MASK, 0xFF
.set Vis_L_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Vis_L_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Vis_L_2_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* Vis_L_3 */
.set Vis_L_3_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_L_3_Sync_ctrl_reg__0__POS, 0
.set Vis_L_3_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_L_3_Sync_ctrl_reg__1__POS, 1
.set Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Vis_L_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Vis_L_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Vis_L_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Vis_L_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Vis_L_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Vis_L_3_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_L_3_Sync_ctrl_reg__2__POS, 2
.set Vis_L_3_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_L_3_Sync_ctrl_reg__3__POS, 3
.set Vis_L_3_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_L_3_Sync_ctrl_reg__4__POS, 4
.set Vis_L_3_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_L_3_Sync_ctrl_reg__5__POS, 5
.set Vis_L_3_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_L_3_Sync_ctrl_reg__6__POS, 6
.set Vis_L_3_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_L_3_Sync_ctrl_reg__7__POS, 7
.set Vis_L_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Vis_L_3_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Vis_L_3_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Vis_L_3_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Vis_L_3_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Vis_L_3_Sync_ctrl_reg__MASK, 0xFF
.set Vis_L_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Vis_L_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Vis_L_3_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Vis_L_Sync_ctrl_reg__0__MASK, 0x01
.set Vis_L_Sync_ctrl_reg__0__POS, 0
.set Vis_L_Sync_ctrl_reg__1__MASK, 0x02
.set Vis_L_Sync_ctrl_reg__1__POS, 1
.set Vis_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Vis_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Vis_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Vis_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Vis_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Vis_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Vis_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Vis_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Vis_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Vis_L_Sync_ctrl_reg__2__MASK, 0x04
.set Vis_L_Sync_ctrl_reg__2__POS, 2
.set Vis_L_Sync_ctrl_reg__3__MASK, 0x08
.set Vis_L_Sync_ctrl_reg__3__POS, 3
.set Vis_L_Sync_ctrl_reg__4__MASK, 0x10
.set Vis_L_Sync_ctrl_reg__4__POS, 4
.set Vis_L_Sync_ctrl_reg__5__MASK, 0x20
.set Vis_L_Sync_ctrl_reg__5__POS, 5
.set Vis_L_Sync_ctrl_reg__6__MASK, 0x40
.set Vis_L_Sync_ctrl_reg__6__POS, 6
.set Vis_L_Sync_ctrl_reg__7__MASK, 0x80
.set Vis_L_Sync_ctrl_reg__7__POS, 7
.set Vis_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Vis_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Vis_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Vis_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Vis_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Vis_L_Sync_ctrl_reg__MASK, 0xFF
.set Vis_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Vis_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Vis_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* P1_IRQ */
.set P1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set P1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set P1_IRQ__INTC_MASK, 0x02
.set P1_IRQ__INTC_NUMBER, 1
.set P1_IRQ__INTC_PRIOR_NUM, 1
.set P1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set P1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set P1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* P2_IRQ */
.set P2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set P2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set P2_IRQ__INTC_MASK, 0x08
.set P2_IRQ__INTC_NUMBER, 3
.set P2_IRQ__INTC_PRIOR_NUM, 1
.set P2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set P2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set P2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Vis_D0 */
.set Vis_D0__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Vis_D0__0__MASK, 0x40
.set Vis_D0__0__PC, CYREG_PRT0_PC6
.set Vis_D0__0__PORT, 0
.set Vis_D0__0__SHIFT, 6
.set Vis_D0__AG, CYREG_PRT0_AG
.set Vis_D0__AMUX, CYREG_PRT0_AMUX
.set Vis_D0__BIE, CYREG_PRT0_BIE
.set Vis_D0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vis_D0__BYP, CYREG_PRT0_BYP
.set Vis_D0__CTL, CYREG_PRT0_CTL
.set Vis_D0__DM0, CYREG_PRT0_DM0
.set Vis_D0__DM1, CYREG_PRT0_DM1
.set Vis_D0__DM2, CYREG_PRT0_DM2
.set Vis_D0__DR, CYREG_PRT0_DR
.set Vis_D0__INP_DIS, CYREG_PRT0_INP_DIS
.set Vis_D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vis_D0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vis_D0__LCD_EN, CYREG_PRT0_LCD_EN
.set Vis_D0__MASK, 0x40
.set Vis_D0__PORT, 0
.set Vis_D0__PRT, CYREG_PRT0_PRT
.set Vis_D0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vis_D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vis_D0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vis_D0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vis_D0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vis_D0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vis_D0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vis_D0__PS, CYREG_PRT0_PS
.set Vis_D0__SHIFT, 6
.set Vis_D0__SLW, CYREG_PRT0_SLW

/* Vis_D1 */
.set Vis_D1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Vis_D1__0__MASK, 0x20
.set Vis_D1__0__PC, CYREG_PRT0_PC5
.set Vis_D1__0__PORT, 0
.set Vis_D1__0__SHIFT, 5
.set Vis_D1__AG, CYREG_PRT0_AG
.set Vis_D1__AMUX, CYREG_PRT0_AMUX
.set Vis_D1__BIE, CYREG_PRT0_BIE
.set Vis_D1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vis_D1__BYP, CYREG_PRT0_BYP
.set Vis_D1__CTL, CYREG_PRT0_CTL
.set Vis_D1__DM0, CYREG_PRT0_DM0
.set Vis_D1__DM1, CYREG_PRT0_DM1
.set Vis_D1__DM2, CYREG_PRT0_DM2
.set Vis_D1__DR, CYREG_PRT0_DR
.set Vis_D1__INP_DIS, CYREG_PRT0_INP_DIS
.set Vis_D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vis_D1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vis_D1__LCD_EN, CYREG_PRT0_LCD_EN
.set Vis_D1__MASK, 0x20
.set Vis_D1__PORT, 0
.set Vis_D1__PRT, CYREG_PRT0_PRT
.set Vis_D1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vis_D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vis_D1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vis_D1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vis_D1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vis_D1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vis_D1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vis_D1__PS, CYREG_PRT0_PS
.set Vis_D1__SHIFT, 5
.set Vis_D1__SLW, CYREG_PRT0_SLW

/* Vis_D2 */
.set Vis_D2__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Vis_D2__0__MASK, 0x20
.set Vis_D2__0__PC, CYREG_PRT3_PC5
.set Vis_D2__0__PORT, 3
.set Vis_D2__0__SHIFT, 5
.set Vis_D2__AG, CYREG_PRT3_AG
.set Vis_D2__AMUX, CYREG_PRT3_AMUX
.set Vis_D2__BIE, CYREG_PRT3_BIE
.set Vis_D2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vis_D2__BYP, CYREG_PRT3_BYP
.set Vis_D2__CTL, CYREG_PRT3_CTL
.set Vis_D2__DM0, CYREG_PRT3_DM0
.set Vis_D2__DM1, CYREG_PRT3_DM1
.set Vis_D2__DM2, CYREG_PRT3_DM2
.set Vis_D2__DR, CYREG_PRT3_DR
.set Vis_D2__INP_DIS, CYREG_PRT3_INP_DIS
.set Vis_D2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vis_D2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vis_D2__LCD_EN, CYREG_PRT3_LCD_EN
.set Vis_D2__MASK, 0x20
.set Vis_D2__PORT, 3
.set Vis_D2__PRT, CYREG_PRT3_PRT
.set Vis_D2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vis_D2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vis_D2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vis_D2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vis_D2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vis_D2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vis_D2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vis_D2__PS, CYREG_PRT3_PS
.set Vis_D2__SHIFT, 5
.set Vis_D2__SLW, CYREG_PRT3_SLW

/* Vis_D3 */
.set Vis_D3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Vis_D3__0__MASK, 0x10
.set Vis_D3__0__PC, CYREG_PRT3_PC4
.set Vis_D3__0__PORT, 3
.set Vis_D3__0__SHIFT, 4
.set Vis_D3__AG, CYREG_PRT3_AG
.set Vis_D3__AMUX, CYREG_PRT3_AMUX
.set Vis_D3__BIE, CYREG_PRT3_BIE
.set Vis_D3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Vis_D3__BYP, CYREG_PRT3_BYP
.set Vis_D3__CTL, CYREG_PRT3_CTL
.set Vis_D3__DM0, CYREG_PRT3_DM0
.set Vis_D3__DM1, CYREG_PRT3_DM1
.set Vis_D3__DM2, CYREG_PRT3_DM2
.set Vis_D3__DR, CYREG_PRT3_DR
.set Vis_D3__INP_DIS, CYREG_PRT3_INP_DIS
.set Vis_D3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Vis_D3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Vis_D3__LCD_EN, CYREG_PRT3_LCD_EN
.set Vis_D3__MASK, 0x10
.set Vis_D3__PORT, 3
.set Vis_D3__PRT, CYREG_PRT3_PRT
.set Vis_D3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Vis_D3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Vis_D3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Vis_D3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Vis_D3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Vis_D3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Vis_D3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Vis_D3__PS, CYREG_PRT3_PS
.set Vis_D3__SHIFT, 4
.set Vis_D3__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* USBUART_arb_int */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_Dm */
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_Dp */
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x20
.set USBUART_ep_1__INTC_NUMBER, 5
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x40
.set USBUART_ep_2__INTC_NUMBER, 6
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x80
.set USBUART_ep_3__INTC_NUMBER, 7
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_USB */
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* P1_Clock */
.set P1_Clock__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P1_Clock__0__MASK, 0x01
.set P1_Clock__0__PC, CYREG_PRT2_PC0
.set P1_Clock__0__PORT, 2
.set P1_Clock__0__SHIFT, 0
.set P1_Clock__AG, CYREG_PRT2_AG
.set P1_Clock__AMUX, CYREG_PRT2_AMUX
.set P1_Clock__BIE, CYREG_PRT2_BIE
.set P1_Clock__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P1_Clock__BYP, CYREG_PRT2_BYP
.set P1_Clock__CTL, CYREG_PRT2_CTL
.set P1_Clock__DM0, CYREG_PRT2_DM0
.set P1_Clock__DM1, CYREG_PRT2_DM1
.set P1_Clock__DM2, CYREG_PRT2_DM2
.set P1_Clock__DR, CYREG_PRT2_DR
.set P1_Clock__INP_DIS, CYREG_PRT2_INP_DIS
.set P1_Clock__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P1_Clock__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P1_Clock__LCD_EN, CYREG_PRT2_LCD_EN
.set P1_Clock__MASK, 0x01
.set P1_Clock__PORT, 2
.set P1_Clock__PRT, CYREG_PRT2_PRT
.set P1_Clock__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P1_Clock__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P1_Clock__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P1_Clock__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P1_Clock__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P1_Clock__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P1_Clock__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P1_Clock__PS, CYREG_PRT2_PS
.set P1_Clock__SHIFT, 0
.set P1_Clock__SLW, CYREG_PRT2_SLW

/* P1_Latch */
.set P1_Latch__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set P1_Latch__0__MASK, 0x08
.set P1_Latch__0__PC, CYREG_PRT2_PC3
.set P1_Latch__0__PORT, 2
.set P1_Latch__0__SHIFT, 3
.set P1_Latch__AG, CYREG_PRT2_AG
.set P1_Latch__AMUX, CYREG_PRT2_AMUX
.set P1_Latch__BIE, CYREG_PRT2_BIE
.set P1_Latch__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P1_Latch__BYP, CYREG_PRT2_BYP
.set P1_Latch__CTL, CYREG_PRT2_CTL
.set P1_Latch__DM0, CYREG_PRT2_DM0
.set P1_Latch__DM1, CYREG_PRT2_DM1
.set P1_Latch__DM2, CYREG_PRT2_DM2
.set P1_Latch__DR, CYREG_PRT2_DR
.set P1_Latch__INP_DIS, CYREG_PRT2_INP_DIS
.set P1_Latch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P1_Latch__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P1_Latch__LCD_EN, CYREG_PRT2_LCD_EN
.set P1_Latch__MASK, 0x08
.set P1_Latch__PORT, 2
.set P1_Latch__PRT, CYREG_PRT2_PRT
.set P1_Latch__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P1_Latch__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P1_Latch__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P1_Latch__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P1_Latch__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P1_Latch__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P1_Latch__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P1_Latch__PS, CYREG_PRT2_PS
.set P1_Latch__SHIFT, 3
.set P1_Latch__SLW, CYREG_PRT2_SLW

/* P2_Clock */
.set P2_Clock__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set P2_Clock__0__MASK, 0x10
.set P2_Clock__0__PC, CYREG_PRT12_PC4
.set P2_Clock__0__PORT, 12
.set P2_Clock__0__SHIFT, 4
.set P2_Clock__AG, CYREG_PRT12_AG
.set P2_Clock__BIE, CYREG_PRT12_BIE
.set P2_Clock__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P2_Clock__BYP, CYREG_PRT12_BYP
.set P2_Clock__DM0, CYREG_PRT12_DM0
.set P2_Clock__DM1, CYREG_PRT12_DM1
.set P2_Clock__DM2, CYREG_PRT12_DM2
.set P2_Clock__DR, CYREG_PRT12_DR
.set P2_Clock__INP_DIS, CYREG_PRT12_INP_DIS
.set P2_Clock__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P2_Clock__MASK, 0x10
.set P2_Clock__PORT, 12
.set P2_Clock__PRT, CYREG_PRT12_PRT
.set P2_Clock__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P2_Clock__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P2_Clock__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P2_Clock__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P2_Clock__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P2_Clock__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P2_Clock__PS, CYREG_PRT12_PS
.set P2_Clock__SHIFT, 4
.set P2_Clock__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P2_Clock__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P2_Clock__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P2_Clock__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P2_Clock__SLW, CYREG_PRT12_SLW

/* P2_Latch */
.set P2_Latch__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set P2_Latch__0__MASK, 0x08
.set P2_Latch__0__PC, CYREG_PRT12_PC3
.set P2_Latch__0__PORT, 12
.set P2_Latch__0__SHIFT, 3
.set P2_Latch__AG, CYREG_PRT12_AG
.set P2_Latch__BIE, CYREG_PRT12_BIE
.set P2_Latch__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P2_Latch__BYP, CYREG_PRT12_BYP
.set P2_Latch__DM0, CYREG_PRT12_DM0
.set P2_Latch__DM1, CYREG_PRT12_DM1
.set P2_Latch__DM2, CYREG_PRT12_DM2
.set P2_Latch__DR, CYREG_PRT12_DR
.set P2_Latch__INP_DIS, CYREG_PRT12_INP_DIS
.set P2_Latch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P2_Latch__MASK, 0x08
.set P2_Latch__PORT, 12
.set P2_Latch__PRT, CYREG_PRT12_PRT
.set P2_Latch__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P2_Latch__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P2_Latch__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P2_Latch__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P2_Latch__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P2_Latch__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P2_Latch__PS, CYREG_PRT12_PS
.set P2_Latch__SHIFT, 3
.set P2_Latch__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P2_Latch__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P2_Latch__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P2_Latch__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P2_Latch__SLW, CYREG_PRT12_SLW

/* VisClock */
.set VisClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set VisClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set VisClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set VisClock__CFG2_SRC_SEL_MASK, 0x07
.set VisClock__INDEX, 0x04
.set VisClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set VisClock__PM_ACT_MSK, 0x10
.set VisClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set VisClock__PM_STBY_MSK, 0x10

/* p1_d0_oe */
.set p1_d0_oe__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set p1_d0_oe__0__MASK, 0x80
.set p1_d0_oe__0__PC, CYREG_PRT2_PC7
.set p1_d0_oe__0__PORT, 2
.set p1_d0_oe__0__SHIFT, 7
.set p1_d0_oe__AG, CYREG_PRT2_AG
.set p1_d0_oe__AMUX, CYREG_PRT2_AMUX
.set p1_d0_oe__BIE, CYREG_PRT2_BIE
.set p1_d0_oe__BIT_MASK, CYREG_PRT2_BIT_MASK
.set p1_d0_oe__BYP, CYREG_PRT2_BYP
.set p1_d0_oe__CTL, CYREG_PRT2_CTL
.set p1_d0_oe__DM0, CYREG_PRT2_DM0
.set p1_d0_oe__DM1, CYREG_PRT2_DM1
.set p1_d0_oe__DM2, CYREG_PRT2_DM2
.set p1_d0_oe__DR, CYREG_PRT2_DR
.set p1_d0_oe__INP_DIS, CYREG_PRT2_INP_DIS
.set p1_d0_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set p1_d0_oe__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set p1_d0_oe__LCD_EN, CYREG_PRT2_LCD_EN
.set p1_d0_oe__MASK, 0x80
.set p1_d0_oe__PORT, 2
.set p1_d0_oe__PRT, CYREG_PRT2_PRT
.set p1_d0_oe__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set p1_d0_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set p1_d0_oe__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set p1_d0_oe__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set p1_d0_oe__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set p1_d0_oe__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set p1_d0_oe__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set p1_d0_oe__PS, CYREG_PRT2_PS
.set p1_d0_oe__SHIFT, 7
.set p1_d0_oe__SLW, CYREG_PRT2_SLW

/* p1_d1_oe */
.set p1_d1_oe__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set p1_d1_oe__0__MASK, 0x20
.set p1_d1_oe__0__PC, CYREG_PRT2_PC5
.set p1_d1_oe__0__PORT, 2
.set p1_d1_oe__0__SHIFT, 5
.set p1_d1_oe__AG, CYREG_PRT2_AG
.set p1_d1_oe__AMUX, CYREG_PRT2_AMUX
.set p1_d1_oe__BIE, CYREG_PRT2_BIE
.set p1_d1_oe__BIT_MASK, CYREG_PRT2_BIT_MASK
.set p1_d1_oe__BYP, CYREG_PRT2_BYP
.set p1_d1_oe__CTL, CYREG_PRT2_CTL
.set p1_d1_oe__DM0, CYREG_PRT2_DM0
.set p1_d1_oe__DM1, CYREG_PRT2_DM1
.set p1_d1_oe__DM2, CYREG_PRT2_DM2
.set p1_d1_oe__DR, CYREG_PRT2_DR
.set p1_d1_oe__INP_DIS, CYREG_PRT2_INP_DIS
.set p1_d1_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set p1_d1_oe__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set p1_d1_oe__LCD_EN, CYREG_PRT2_LCD_EN
.set p1_d1_oe__MASK, 0x20
.set p1_d1_oe__PORT, 2
.set p1_d1_oe__PRT, CYREG_PRT2_PRT
.set p1_d1_oe__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set p1_d1_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set p1_d1_oe__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set p1_d1_oe__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set p1_d1_oe__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set p1_d1_oe__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set p1_d1_oe__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set p1_d1_oe__PS, CYREG_PRT2_PS
.set p1_d1_oe__SHIFT, 5
.set p1_d1_oe__SLW, CYREG_PRT2_SLW

/* p1_d2_oe */
.set p1_d2_oe__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set p1_d2_oe__0__MASK, 0x20
.set p1_d2_oe__0__PC, CYREG_PRT12_PC5
.set p1_d2_oe__0__PORT, 12
.set p1_d2_oe__0__SHIFT, 5
.set p1_d2_oe__AG, CYREG_PRT12_AG
.set p1_d2_oe__BIE, CYREG_PRT12_BIE
.set p1_d2_oe__BIT_MASK, CYREG_PRT12_BIT_MASK
.set p1_d2_oe__BYP, CYREG_PRT12_BYP
.set p1_d2_oe__DM0, CYREG_PRT12_DM0
.set p1_d2_oe__DM1, CYREG_PRT12_DM1
.set p1_d2_oe__DM2, CYREG_PRT12_DM2
.set p1_d2_oe__DR, CYREG_PRT12_DR
.set p1_d2_oe__INP_DIS, CYREG_PRT12_INP_DIS
.set p1_d2_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set p1_d2_oe__MASK, 0x20
.set p1_d2_oe__PORT, 12
.set p1_d2_oe__PRT, CYREG_PRT12_PRT
.set p1_d2_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set p1_d2_oe__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set p1_d2_oe__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set p1_d2_oe__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set p1_d2_oe__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set p1_d2_oe__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set p1_d2_oe__PS, CYREG_PRT12_PS
.set p1_d2_oe__SHIFT, 5
.set p1_d2_oe__SIO_CFG, CYREG_PRT12_SIO_CFG
.set p1_d2_oe__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set p1_d2_oe__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set p1_d2_oe__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set p1_d2_oe__SLW, CYREG_PRT12_SLW

/* p2_d0_oe */
.set p2_d0_oe__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set p2_d0_oe__0__MASK, 0x10
.set p2_d0_oe__0__PC, CYREG_PRT1_PC4
.set p2_d0_oe__0__PORT, 1
.set p2_d0_oe__0__SHIFT, 4
.set p2_d0_oe__AG, CYREG_PRT1_AG
.set p2_d0_oe__AMUX, CYREG_PRT1_AMUX
.set p2_d0_oe__BIE, CYREG_PRT1_BIE
.set p2_d0_oe__BIT_MASK, CYREG_PRT1_BIT_MASK
.set p2_d0_oe__BYP, CYREG_PRT1_BYP
.set p2_d0_oe__CTL, CYREG_PRT1_CTL
.set p2_d0_oe__DM0, CYREG_PRT1_DM0
.set p2_d0_oe__DM1, CYREG_PRT1_DM1
.set p2_d0_oe__DM2, CYREG_PRT1_DM2
.set p2_d0_oe__DR, CYREG_PRT1_DR
.set p2_d0_oe__INP_DIS, CYREG_PRT1_INP_DIS
.set p2_d0_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set p2_d0_oe__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set p2_d0_oe__LCD_EN, CYREG_PRT1_LCD_EN
.set p2_d0_oe__MASK, 0x10
.set p2_d0_oe__PORT, 1
.set p2_d0_oe__PRT, CYREG_PRT1_PRT
.set p2_d0_oe__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set p2_d0_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set p2_d0_oe__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set p2_d0_oe__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set p2_d0_oe__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set p2_d0_oe__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set p2_d0_oe__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set p2_d0_oe__PS, CYREG_PRT1_PS
.set p2_d0_oe__SHIFT, 4
.set p2_d0_oe__SLW, CYREG_PRT1_SLW

/* p2_d1_oe */
.set p2_d1_oe__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set p2_d1_oe__0__MASK, 0x02
.set p2_d1_oe__0__PC, CYREG_PRT12_PC1
.set p2_d1_oe__0__PORT, 12
.set p2_d1_oe__0__SHIFT, 1
.set p2_d1_oe__AG, CYREG_PRT12_AG
.set p2_d1_oe__BIE, CYREG_PRT12_BIE
.set p2_d1_oe__BIT_MASK, CYREG_PRT12_BIT_MASK
.set p2_d1_oe__BYP, CYREG_PRT12_BYP
.set p2_d1_oe__DM0, CYREG_PRT12_DM0
.set p2_d1_oe__DM1, CYREG_PRT12_DM1
.set p2_d1_oe__DM2, CYREG_PRT12_DM2
.set p2_d1_oe__DR, CYREG_PRT12_DR
.set p2_d1_oe__INP_DIS, CYREG_PRT12_INP_DIS
.set p2_d1_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set p2_d1_oe__MASK, 0x02
.set p2_d1_oe__PORT, 12
.set p2_d1_oe__PRT, CYREG_PRT12_PRT
.set p2_d1_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set p2_d1_oe__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set p2_d1_oe__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set p2_d1_oe__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set p2_d1_oe__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set p2_d1_oe__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set p2_d1_oe__PS, CYREG_PRT12_PS
.set p2_d1_oe__SHIFT, 1
.set p2_d1_oe__SIO_CFG, CYREG_PRT12_SIO_CFG
.set p2_d1_oe__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set p2_d1_oe__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set p2_d1_oe__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set p2_d1_oe__SLW, CYREG_PRT12_SLW

/* p2_d2_oe */
.set p2_d2_oe__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set p2_d2_oe__0__MASK, 0x80
.set p2_d2_oe__0__PC, CYREG_PRT1_PC7
.set p2_d2_oe__0__PORT, 1
.set p2_d2_oe__0__SHIFT, 7
.set p2_d2_oe__AG, CYREG_PRT1_AG
.set p2_d2_oe__AMUX, CYREG_PRT1_AMUX
.set p2_d2_oe__BIE, CYREG_PRT1_BIE
.set p2_d2_oe__BIT_MASK, CYREG_PRT1_BIT_MASK
.set p2_d2_oe__BYP, CYREG_PRT1_BYP
.set p2_d2_oe__CTL, CYREG_PRT1_CTL
.set p2_d2_oe__DM0, CYREG_PRT1_DM0
.set p2_d2_oe__DM1, CYREG_PRT1_DM1
.set p2_d2_oe__DM2, CYREG_PRT1_DM2
.set p2_d2_oe__DR, CYREG_PRT1_DR
.set p2_d2_oe__INP_DIS, CYREG_PRT1_INP_DIS
.set p2_d2_oe__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set p2_d2_oe__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set p2_d2_oe__LCD_EN, CYREG_PRT1_LCD_EN
.set p2_d2_oe__MASK, 0x80
.set p2_d2_oe__PORT, 1
.set p2_d2_oe__PRT, CYREG_PRT1_PRT
.set p2_d2_oe__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set p2_d2_oe__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set p2_d2_oe__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set p2_d2_oe__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set p2_d2_oe__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set p2_d2_oe__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set p2_d2_oe__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set p2_d2_oe__PS, CYREG_PRT1_PS
.set p2_d2_oe__SHIFT, 7
.set p2_d2_oe__SLW, CYREG_PRT1_SLW

/* Vis_Clock */
.set Vis_Clock__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Vis_Clock__0__MASK, 0x20
.set Vis_Clock__0__PC, CYREG_IO_PC_PRT15_PC5
.set Vis_Clock__0__PORT, 15
.set Vis_Clock__0__SHIFT, 5
.set Vis_Clock__AG, CYREG_PRT15_AG
.set Vis_Clock__AMUX, CYREG_PRT15_AMUX
.set Vis_Clock__BIE, CYREG_PRT15_BIE
.set Vis_Clock__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Vis_Clock__BYP, CYREG_PRT15_BYP
.set Vis_Clock__CTL, CYREG_PRT15_CTL
.set Vis_Clock__DM0, CYREG_PRT15_DM0
.set Vis_Clock__DM1, CYREG_PRT15_DM1
.set Vis_Clock__DM2, CYREG_PRT15_DM2
.set Vis_Clock__DR, CYREG_PRT15_DR
.set Vis_Clock__INP_DIS, CYREG_PRT15_INP_DIS
.set Vis_Clock__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Vis_Clock__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Vis_Clock__LCD_EN, CYREG_PRT15_LCD_EN
.set Vis_Clock__MASK, 0x20
.set Vis_Clock__PORT, 15
.set Vis_Clock__PRT, CYREG_PRT15_PRT
.set Vis_Clock__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Vis_Clock__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Vis_Clock__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Vis_Clock__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Vis_Clock__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Vis_Clock__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Vis_Clock__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Vis_Clock__PS, CYREG_PRT15_PS
.set Vis_Clock__SHIFT, 5
.set Vis_Clock__SLW, CYREG_PRT15_SLW

/* Vis_Latch */
.set Vis_Latch__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Vis_Latch__0__MASK, 0x01
.set Vis_Latch__0__PC, CYREG_PRT0_PC0
.set Vis_Latch__0__PORT, 0
.set Vis_Latch__0__SHIFT, 0
.set Vis_Latch__AG, CYREG_PRT0_AG
.set Vis_Latch__AMUX, CYREG_PRT0_AMUX
.set Vis_Latch__BIE, CYREG_PRT0_BIE
.set Vis_Latch__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Vis_Latch__BYP, CYREG_PRT0_BYP
.set Vis_Latch__CTL, CYREG_PRT0_CTL
.set Vis_Latch__DM0, CYREG_PRT0_DM0
.set Vis_Latch__DM1, CYREG_PRT0_DM1
.set Vis_Latch__DM2, CYREG_PRT0_DM2
.set Vis_Latch__DR, CYREG_PRT0_DR
.set Vis_Latch__INP_DIS, CYREG_PRT0_INP_DIS
.set Vis_Latch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Vis_Latch__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Vis_Latch__LCD_EN, CYREG_PRT0_LCD_EN
.set Vis_Latch__MASK, 0x01
.set Vis_Latch__PORT, 0
.set Vis_Latch__PRT, CYREG_PRT0_PRT
.set Vis_Latch__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Vis_Latch__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Vis_Latch__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Vis_Latch__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Vis_Latch__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Vis_Latch__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Vis_Latch__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Vis_Latch__PS, CYREG_PRT0_PS
.set Vis_Latch__SHIFT, 0
.set Vis_Latch__SLW, CYREG_PRT0_SLW

/* P1_TimerIRQ */
.set P1_TimerIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set P1_TimerIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set P1_TimerIRQ__INTC_MASK, 0x04
.set P1_TimerIRQ__INTC_NUMBER, 2
.set P1_TimerIRQ__INTC_PRIOR_NUM, 2
.set P1_TimerIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set P1_TimerIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set P1_TimerIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* P2_TimerIRQ */
.set P2_TimerIRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set P2_TimerIRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set P2_TimerIRQ__INTC_MASK, 0x10
.set P2_TimerIRQ__INTC_NUMBER, 4
.set P2_TimerIRQ__INTC_PRIOR_NUM, 3
.set P2_TimerIRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set P2_TimerIRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set P2_TimerIRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ClockCounter_CounterUDB */
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set ClockCounter_CounterUDB_sC8_counterdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set ClockCounter_CounterUDB_sC8_counterdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set ClockCounter_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ClockCounter_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ClockCounter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set ClockCounter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set ClockCounter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set ClockCounter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set ClockCounter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ClockCounter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set ClockCounter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set ClockCounter_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set ClockCounter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set ClockCounter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set ClockCounter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set ClockCounter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set ClockCounter_CounterUDB_sSTSReg_stsreg__MASK, 0x6B
.set ClockCounter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ClockCounter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* ClockCounter_IRQ */
.set ClockCounter_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ClockCounter_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ClockCounter_IRQ__INTC_MASK, 0x01
.set ClockCounter_IRQ__INTC_NUMBER, 0
.set ClockCounter_IRQ__INTC_PRIOR_NUM, 0
.set ClockCounter_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ClockCounter_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ClockCounter_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ClockCountSel */
.set ClockCountSel_Sync_ctrl_reg__0__MASK, 0x01
.set ClockCountSel_Sync_ctrl_reg__0__POS, 0
.set ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set ClockCountSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set ClockCountSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set ClockCountSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set ClockCountSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set ClockCountSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set ClockCountSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ClockCountSel_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set ClockCountSel_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set ClockCountSel_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set ClockCountSel_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set ClockCountSel_Sync_ctrl_reg__MASK, 0x01
.set ClockCountSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ClockCountSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ClockCountSel_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* ConsolePort_1_Clock_1 */
.set ConsolePort_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set ConsolePort_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set ConsolePort_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set ConsolePort_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set ConsolePort_1_Clock_1__INDEX, 0x03
.set ConsolePort_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ConsolePort_1_Clock_1__PM_ACT_MSK, 0x08
.set ConsolePort_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ConsolePort_1_Clock_1__PM_STBY_MSK, 0x08

/* ConsolePort_1_ClockTimer_TimerUDB */
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB10_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB10_ST
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set ConsolePort_1_ClockTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL

/* ConsolePort_1_RegD0_bSR */
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB08_A0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB08_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB08_D0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB08_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB08_F0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB08_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB09_A0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB09_A1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB09_D0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB09_D1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB09_F0
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB09_F1
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ConsolePort_1_RegD0_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set ConsolePort_1_RegD0_bSR_StsReg__3__MASK, 0x08
.set ConsolePort_1_RegD0_bSR_StsReg__3__POS, 3
.set ConsolePort_1_RegD0_bSR_StsReg__4__MASK, 0x10
.set ConsolePort_1_RegD0_bSR_StsReg__4__POS, 4
.set ConsolePort_1_RegD0_bSR_StsReg__5__MASK, 0x20
.set ConsolePort_1_RegD0_bSR_StsReg__5__POS, 5
.set ConsolePort_1_RegD0_bSR_StsReg__6__MASK, 0x40
.set ConsolePort_1_RegD0_bSR_StsReg__6__POS, 6
.set ConsolePort_1_RegD0_bSR_StsReg__MASK, 0x78
.set ConsolePort_1_RegD0_bSR_StsReg__MASK_REG, CYREG_B1_UDB09_MSK
.set ConsolePort_1_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ConsolePort_1_RegD0_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set ConsolePort_1_RegD0_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set ConsolePort_1_RegD0_bSR_StsReg__STATUS_REG, CYREG_B1_UDB09_ST
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB09_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set ConsolePort_1_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* ConsolePort_1_RegD1_bSR */
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB12_A0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB12_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB12_D0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB12_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB12_F0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB12_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB13_A0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB13_A1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB13_D0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB13_D1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB13_F0
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB13_F1
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ConsolePort_1_RegD1_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set ConsolePort_1_RegD1_bSR_StsReg__3__MASK, 0x08
.set ConsolePort_1_RegD1_bSR_StsReg__3__POS, 3
.set ConsolePort_1_RegD1_bSR_StsReg__4__MASK, 0x10
.set ConsolePort_1_RegD1_bSR_StsReg__4__POS, 4
.set ConsolePort_1_RegD1_bSR_StsReg__5__MASK, 0x20
.set ConsolePort_1_RegD1_bSR_StsReg__5__POS, 5
.set ConsolePort_1_RegD1_bSR_StsReg__6__MASK, 0x40
.set ConsolePort_1_RegD1_bSR_StsReg__6__POS, 6
.set ConsolePort_1_RegD1_bSR_StsReg__MASK, 0x78
.set ConsolePort_1_RegD1_bSR_StsReg__MASK_REG, CYREG_B0_UDB13_MSK
.set ConsolePort_1_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ConsolePort_1_RegD1_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set ConsolePort_1_RegD1_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set ConsolePort_1_RegD1_bSR_StsReg__STATUS_REG, CYREG_B0_UDB13_ST
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB13_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB13_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set ConsolePort_1_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB13_MSK

/* ConsolePort_1_WinTimer_TimerUDB */
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set ConsolePort_1_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB15_F1
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ConsolePort_1_WinTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* ConsolePort_2_Clock_1 */
.set ConsolePort_2_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ConsolePort_2_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ConsolePort_2_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ConsolePort_2_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set ConsolePort_2_Clock_1__INDEX, 0x00
.set ConsolePort_2_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ConsolePort_2_Clock_1__PM_ACT_MSK, 0x01
.set ConsolePort_2_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ConsolePort_2_Clock_1__PM_STBY_MSK, 0x01

/* ConsolePort_2_ClockTimer_TimerUDB */
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB08_ST
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B1_UDB11_A0
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B1_UDB11_A1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B1_UDB11_D0
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B1_UDB11_D1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B1_UDB11_F0
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B1_UDB11_F1
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set ConsolePort_2_ClockTimer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* ConsolePort_2_RegD0_bSR */
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB08_A0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB08_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB08_D0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB08_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB08_F0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB08_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B0_UDB09_A0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B0_UDB09_A1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B0_UDB09_D0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B0_UDB09_D1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B0_UDB09_F0
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B0_UDB09_F1
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ConsolePort_2_RegD0_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set ConsolePort_2_RegD0_bSR_StsReg__3__MASK, 0x08
.set ConsolePort_2_RegD0_bSR_StsReg__3__POS, 3
.set ConsolePort_2_RegD0_bSR_StsReg__4__MASK, 0x10
.set ConsolePort_2_RegD0_bSR_StsReg__4__POS, 4
.set ConsolePort_2_RegD0_bSR_StsReg__5__MASK, 0x20
.set ConsolePort_2_RegD0_bSR_StsReg__5__POS, 5
.set ConsolePort_2_RegD0_bSR_StsReg__6__MASK, 0x40
.set ConsolePort_2_RegD0_bSR_StsReg__6__POS, 6
.set ConsolePort_2_RegD0_bSR_StsReg__MASK, 0x78
.set ConsolePort_2_RegD0_bSR_StsReg__MASK_REG, CYREG_B0_UDB10_MSK
.set ConsolePort_2_RegD0_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ConsolePort_2_RegD0_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set ConsolePort_2_RegD0_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set ConsolePort_2_RegD0_bSR_StsReg__STATUS_REG, CYREG_B0_UDB10_ST
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ConsolePort_2_RegD0_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* ConsolePort_2_RegD1_bSR */
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A0_REG, CYREG_B1_UDB05_A0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__A1_REG, CYREG_B1_UDB05_A1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D0_REG, CYREG_B1_UDB05_D0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__D1_REG, CYREG_B1_UDB05_D1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F0_REG, CYREG_B1_UDB05_F0
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__F1_REG, CYREG_B1_UDB05_F1
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_sC16_BShiftRegDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ConsolePort_2_RegD1_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set ConsolePort_2_RegD1_bSR_StsReg__3__MASK, 0x08
.set ConsolePort_2_RegD1_bSR_StsReg__3__POS, 3
.set ConsolePort_2_RegD1_bSR_StsReg__4__MASK, 0x10
.set ConsolePort_2_RegD1_bSR_StsReg__4__POS, 4
.set ConsolePort_2_RegD1_bSR_StsReg__5__MASK, 0x20
.set ConsolePort_2_RegD1_bSR_StsReg__5__POS, 5
.set ConsolePort_2_RegD1_bSR_StsReg__6__MASK, 0x40
.set ConsolePort_2_RegD1_bSR_StsReg__6__POS, 6
.set ConsolePort_2_RegD1_bSR_StsReg__MASK, 0x78
.set ConsolePort_2_RegD1_bSR_StsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set ConsolePort_2_RegD1_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ConsolePort_2_RegD1_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set ConsolePort_2_RegD1_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set ConsolePort_2_RegD1_bSR_StsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set ConsolePort_2_RegD1_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* ConsolePort_2_WinTimer_TimerUDB */
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set ConsolePort_2_WinTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set ConsolePort_2_WinTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
