# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hardware_input.srcs/sources_1/new/intern_clk.v" \
"../../../../hardware_input.srcs/sources_1/new/trig.v" \
"../../../../hardware_input.srcs/sources_1/new/logic_in.v" \
"../../../../hardware_input.srcs/sources_1/new/test_ram.v" \
"../../../../hardware_input.ip_user_files/bd/design_1/ip/design_1_logic_in_0_0/sim/design_1_logic_in_0_0.v" \
"../../../../hardware_input.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../../hardware_input.ip_user_files/bd/design_1/ip/design_1_test_ram_0_0/sim/design_1_test_ram_0_0.v" \
"../../../../hardware_input.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../hardware_input.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../hardware_input.srcs/sim_1/new/logic_intb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
