// Code your design here
module updwn(
  input rst,clk,
  input upordown,
  output [3:0] out
);
  reg [3:0] out=0;
  
  always@(posedge clk or posedge rst )
    
    begin
      if(rst == 1)
        begin
          out <= 0;
        end
      else begin
        if(upordown==1 )
          begin
            out <= out+1;
          end else out <= out - 1;
      end
    end
endmodule

///tb

// Code your testbench here
// or browse Examples
module tb ;
  reg rst,clk;
  reg upordown;
  wire [3:0] out;
  
  
  updwn aa1(rst , clk, upordown,out);
  
  initial begin 
    clk = 1'b0;
    forever #5 clk = ~clk;
  end
  
  initial begin
    rst = 1;
    #10 
    rst = 0;
    upordown=1;
    #180;
    upordown = 0;
    #180
    $finish;
  end
  initial begin
    $monitor("time = %0t | out = %d",$time,out);
  end
endmodule
