#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f605660 .scope module, "fsm_tb" "fsm_tb" 2 3;
 .timescale 0 0;
v0x600002210360_0 .var "COIN", 0 0;
v0x6000022103f0_0 .var "PUSH", 0 0;
v0x600002210480_0 .var "clk", 0 0;
v0x600002210510_0 .net "fsm_state", 0 0, v0x600002210240_0;  1 drivers
v0x6000022105a0_0 .var "reset", 0 0;
v0x600002210630_0 .var "string_state", 80 0;
E_0x600000512740 .event anyedge, v0x600002210240_0;
S_0x13f6057d0 .scope module, "uut" "fsm" 2 15, 3 2 0, S_0x13f605660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "coin";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /OUTPUT 1 "state";
P_0x600003e10700 .param/l "LOCKED" 0 3 11, C4<0>;
P_0x600003e10740 .param/l "UNLOCKED" 0 3 11, C4<1>;
v0x600002210000_0 .net "clk", 0 0, v0x600002210480_0;  1 drivers
v0x600002210090_0 .net "coin", 0 0, v0x600002210360_0;  1 drivers
v0x600002210120_0 .net "push", 0 0, v0x6000022103f0_0;  1 drivers
v0x6000022101b0_0 .net "reset", 0 0, v0x6000022105a0_0;  1 drivers
v0x600002210240_0 .var "state", 0 0;
v0x6000022102d0_0 .var "working_state", 0 0;
E_0x600000512800 .event anyedge, v0x6000022102d0_0;
E_0x600000512840 .event posedge, v0x6000022101b0_0, v0x600002210000_0;
    .scope S_0x13f6057d0;
T_0 ;
    %wait E_0x600000512840;
    %load/vec4 v0x6000022101b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000022102d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x600002210090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x600002210120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000022102d0_0, 0;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13f6057d0;
T_1 ;
    %wait E_0x600000512800;
    %load/vec4 v0x6000022102d0_0;
    %store/vec4 v0x600002210240_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13f605660;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002210480_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x600002210480_0;
    %inv;
    %store/vec4 v0x600002210480_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x13f605660;
T_3 ;
    %vpi_call 2 32 "$dumpfile", "fsm.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13f605660 {0 0 0};
    %vpi_call 2 35 "$display", "*** Starting Testbench for fsm *** \012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022105a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002210360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022103f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022105a0_0, 0, 1;
    %vpi_call 2 41 "$display", "\012Test 1: Insert coin when the turnstile state is %s \012", v0x600002210630_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002210360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002210360_0, 0, 1;
    %vpi_call 2 48 "$display", "\012Test 2: Push when the turnstile state is %s \012", v0x600002210630_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022103f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022103f0_0, 0, 1;
    %vpi_call 2 55 "$display", "\012Test 3: Push when the turnstile state is %s \012", v0x600002210630_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000022103f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000022103f0_0, 0, 1;
    %vpi_call 2 62 "$display", "\012Test 4: Insert coin when the turnstile state is %s \012", v0x600002210630_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002210360_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002210360_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 70 "$display", "\012Turnstile Simulation Complete. \012" {0 0 0};
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x13f605660;
T_4 ;
    %wait E_0x600000512740;
    %load/vec4 v0x600002210510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2862389406, 0, 50;
    %concati/vec4 1129006404, 0, 31;
    %store/vec4 v0x600002210630_0, 0, 81;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 2560525974, 0, 66;
    %concati/vec4 17732, 0, 15;
    %store/vec4 v0x600002210630_0, 0, 81;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x13f605660;
T_5 ;
    %vpi_call 2 84 "$monitor", "At time %t: reset = %b, COIN = %b, PUSH = %b, fsm_state = %s", $time, v0x6000022105a0_0, v0x600002210360_0, v0x6000022103f0_0, v0x600002210630_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fsm_tb.v";
    "./fsm.v";
