#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
<<<<<<< HEAD
# Start of session at: Mon Apr 11 11:15:58 2022
# Process ID: 9152
# Current directory: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25152 C:\Users\thoma\Documents\GitHub\RetroGame-FPGA\Snowshot.xpr
# Log file: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/vivado.log
# Journal file: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA\vivado.jou
=======
# Start of session at: Mon Apr 11 09:20:45 2022
# Process ID: 3400
# Current directory: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1980 C:\Users\busra\Documents\Documenten\Leerjaar 2\Blok 7\RETROGAME_GIT_NEW\RetroGame-FPGA\Snowshot.xpr
# Log file: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/vivado.log
# Journal file: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA\vivado.jou
>>>>>>> acd9166b2a9cb141ff7222061f1ff92844f2da1e
#-----------------------------------------------------------
start_gui
open_project C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/MATLAB/santa_1.coe', nor could it be found using path 'C:/Users/busra/Documents/MATLAB/santa_1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/MATLAB/santa_2.coe', nor could it be found using path 'C:/Users/busra/Documents/MATLAB/santa_2.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/MATLAB/snowball_v4.coe', nor could it be found using path 'C:/Users/busra/Documents/MATLAB/snowball_v4.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/MATLAB/iceCubeTile.coe', nor could it be found using path 'C:/Users/busra/Documents/MATLAB/iceCubeTile.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/MATLAB/iceTile1.coe', nor could it be found using path 'C:/Users/busra/Documents/MATLAB/iceTile1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/1.coe', nor could it be found using path 'C:/Xilinx/coe/1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/2.coe', nor could it be found using path 'C:/Xilinx/coe/2.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/3.coe', nor could it be found using path 'C:/Xilinx/coe/3.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/4.coe', nor could it be found using path 'C:/Xilinx/coe/4.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/5.coe', nor could it be found using path 'C:/Xilinx/coe/5.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/6.coe', nor could it be found using path 'C:/Xilinx/coe/6.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/7.coe', nor could it be found using path 'C:/Xilinx/coe/7.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/8.coe', nor could it be found using path 'C:/Xilinx/coe/8.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/9.coe', nor could it be found using path 'C:/Xilinx/coe/9.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/boxingGloves_1.coe', nor could it be found using path 'C:/Xilinx/coe/boxingGloves_1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/forceBoost_1.coe', nor could it be found using path 'C:/Xilinx/coe/forceBoost_1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/invincibility_1.coe', nor could it be found using path 'C:/Xilinx/coe/invincibility_1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/life.coe', nor could it be found using path 'C:/Xilinx/coe/life.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa1_back.coe', nor could it be found using path 'C:/Xilinx/coe/santa1_back.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa1_left.coe', nor could it be found using path 'C:/Xilinx/coe/santa1_left.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa1_right.coe', nor could it be found using path 'C:/Xilinx/coe/santa1_right.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa2_back.coe', nor could it be found using path 'C:/Xilinx/coe/santa2_back.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa2_left.coe', nor could it be found using path 'C:/Xilinx/coe/santa2_left.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa2_right.coe', nor could it be found using path 'C:/Xilinx/coe/santa2_right.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa_1.coe', nor could it be found using path 'C:/Xilinx/coe/santa_1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/santa_2.coe', nor could it be found using path 'C:/Xilinx/coe/santa_2.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/snowball_v4.coe', nor could it be found using path 'C:/Xilinx/coe/snowball_v4.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/iceTile1.coe', nor could it be found using path 'C:/Xilinx/coe/iceTile1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/iceCubeTile.coe', nor could it be found using path 'C:/Xilinx/coe/iceCubeTile.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/logoSnowshot.coe', nor could it be found using path 'C:/Xilinx/coe/logoSnowshot.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/../../../Xilinx/coe/transition.coe', nor could it be found using path 'C:/Xilinx/coe/transition.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
<<<<<<< HEAD
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 944.168 ; gain = 71.387
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num1/blk_mem_num1.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num1 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num1/blk_mem_num1.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num1/blk_mem_num1.xci' from fileset 'blk_mem_num1' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num1
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num2/blk_mem_num2.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num2 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num2/blk_mem_num2.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num2/blk_mem_num2.xci' from fileset 'blk_mem_num2' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num2
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num3/blk_mem_num3.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num3 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num3/blk_mem_num3.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num3/blk_mem_num3.xci' from fileset 'blk_mem_num3' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num3
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num4/blk_mem_num4.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num4 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num4/blk_mem_num4.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num4/blk_mem_num4.xci' from fileset 'blk_mem_num4' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num4
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num5/blk_mem_num5.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num5 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num5/blk_mem_num5.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num5/blk_mem_num5.xci' from fileset 'blk_mem_num5' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num5
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num6/blk_mem_num6.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num6 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num6/blk_mem_num6.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num6/blk_mem_num6.xci' from fileset 'blk_mem_num6' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num6
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num7/blk_mem_num7.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num7 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num7/blk_mem_num7.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num7/blk_mem_num7.xci' from fileset 'blk_mem_num7' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num7
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num8/blk_mem_num8.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num8 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num8/blk_mem_num8.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num8/blk_mem_num8.xci' from fileset 'blk_mem_num8' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num8
export_ip_user_files -of_objects  [get_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num9/blk_mem_num9.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_num9 C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num9/blk_mem_num9.xci
INFO: [Project 1-386] Moving file 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num9/blk_mem_num9.xci' from fileset 'blk_mem_num9' to fileset 'sources_1'.
file delete -force C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_num9
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/in-game-downsampled_looped.coe' provided. It will be converted relative to IP Instance files '../../../../in-game-downsampled_looped.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {116975} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/in-game-downsampled_looped.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/in-game-downsampled_looped.coe' provided. It will be converted relative to IP Instance files '../../../../in-game-downsampled_looped.coe'
generate_target {instantiation_template} [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1472.980 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Mon Apr 11 11:21:54 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files -ipstatic_source_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/new/background_music.vhd w ]
add_files C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/new/background_music.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20.48} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {46.875} CONFIG.CLKOUT1_JITTER {331.095} CONFIG.CLKOUT1_PHASE_ERROR {301.601}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
[Mon Apr 11 11:28:25 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files -ipstatic_source_dir C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/modelsim} {questa=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/questa} {riviera=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/riviera} {activehdl=C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 11:29:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/thoma/Documents/GitHub/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 11:32:19 2022...
=======
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 819.988 ; gain = 188.312
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 09:23:04 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 09:23:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38733A
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:16:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:16:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38733A
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:26:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:26:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38733A
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:35:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:35:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:36:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:36:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:37:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:37:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:39:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:39:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:40:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:40:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 10:51:44 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 10:51:44 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38733A
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.srcs/sources_1/ip/clk_vga/clk_vga.xci' is already up-to-date
[Mon Apr 11 11:00:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/synth_1/runme.log
[Mon Apr 11 11:00:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A38733A
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/busra/Documents/Documenten/Leerjaar 2/Blok 7/RETROGAME_GIT_NEW/RetroGame-FPGA/Snowshot.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 11 11:10:49 2022...
>>>>>>> acd9166b2a9cb141ff7222061f1ff92844f2da1e
