0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/Lab6_ALU_tb.v,1739492866,verilog,,,,Lab6_ALU_tb,,uvm,,,,,,
C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/young/OneDrive/Documents/- Hardware Labs/digital_systems-verilog/ecen240/Lab6_ALU_and_Multiplexers/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv,1739492792,systemVerilog,,,,ADD4;AND4;Lab6_ALU;MUX4bit_4to1;OR4;XOR4,,uvm,,,,,,
