<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML>
 <HEAD>
  <TITLE> New Document </TITLE>
 </HEAD>

 <BODY>
  <h3 align="center">COMPUTER ORGANIZATION & ARCHITECTURE</h3>
  
  <h4 align="left"; style="color:blue">UNIT-1</h4>
  <p>
  <b>Register Transfer and Micro operations:</b> Register transfer language, Register Transfer, Bus and Memory Transfers, Arithmetic Micro operations: Binary Adder, -Subtractor, Binary Incrernenter, and Arithmetic Circuit.<br> 
  Logic Micro operations: List of Logic Micro operations, hardware Implementation. Arithmetic Logic Shift Unit.<br>
<b>Basic Computer Organization and Design:</b> Instruction Codes: Stored program organization, Indirect Address. Computer Registers: Common Bus System. Computer instructions: Instruction Set Completeness. <br>
<b>Timing and Control, Instruction Cycle:</b> Fetch and Decode, Register Reference Instructions. <br>
<b>Memory Reference Instructions:</b> Example Instructions. Control Flow Chart. Input-Output and <br>
<b>Interrupt:</b>
Configuration, instructions, Program Interrupt, Interrupt Cycle. Complete Computer Description. Design of Basic Computer, Basics of Accumulator Logic.
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-2</h4>
  <p>
  <b>Microprogrammed Control:</b> Control Memory, Address Sequencing:Control Branching Mapping of instruction, Subroutines. <br>
  <b>MicroprogramExample:</b> Computer Configuration, Microinstruction Format, Symbolic Microinstructions. The Fetch Routine, Symbolic Microprogram. Binary Microprogram. Design of Control Unit:Microprogram Sequencer. CentraI Processing Unit: General Register Organization: Control World.<br> 
  <b>Stack Organization:</b> Register Stack, Memory Stack, Reverse Polish Notation, Evaluation of Expressions.. Instruction Formats: Three, Two, One, Zero Address Instructions, RISC Instructions. Addressing Modes. Data Transfer and <br>
  <b>Manipulation:</b> Data Transfer Instructions. Data Manipulation Instruction, Arithmetic Instruction Logical, Shift and Bit Manipulation Instructions.<br>
  <b>Program Control:</b> Status Bit Conditions. Conditional Branch Instructions Subroutine Call and Return. Program Interrupt, Types of Interrupts, Reduced Instruction Set Computer: CISC Characteristics, RISC Characteristics, Overlapped Register Windows. 
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-3</h4>
  <p>
	<b>Pipeline and Vector Processing:</b> Parallel Processing, Pipelining, Instruction Pipeline, RISC Pipeline, Vector Processing: Vector Operations. Matrix Multiplication, Memory Interleaving. Super Computers. <br>
<b>Array Processors:</b> Attached Array Processor, SIMD Array Processor.<br>
<b>Computer Arithmetic:</b> Addition and Subtraction: With Signed Magnitude Data. Implementation and algorithm, Addition and Subtraction with 2’s Complement Data. Multiplication Algorithms with signed magnitude data, algorithm, Booth’s algorithm, Array multiplier. Division Algorithms with signed magnitude data, divide overflow, algorithm. Floating Point Arithmetic Operations, Decimal Arithmetic Unit:
BCD Adder, Subtractor. 
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-4</h4>
  <p>
 <b>vInput-Output Organization:</b> Input-Output Interface: I/O Bus and Interface Modules, I/O Versus Memory Bus, Isolated vs Memory Mapped I/O.Asynchronous Data<br>
 <b>Transfer:</b> Strobe Control, Handshaking, Asynchronous Serial Transfer, Asynchronous Communication Interface.<br>
 <b>Modes of Transfer:</b> Programmed I/O, Interrupt driven I/O. Priority Interrupt: Daisy Chaining, Parallel Priority Interrupt, priority Encoder. <br>
<b>Direct Memory Access:</b> DMA Controller and Transfer. Input-Output Processor (lOP): CPU-lOP Communication, IBM 370 I/O Channel, Interl 8089-lOP. Serial Communication. 
  </p>
  
  <h4 align="left"; style="color:blue">UNIT-5</h4>
  <p>
  <b>Memory Organization:</b> Memory Hierarchy, Main Memory: RAM and ROM Chips, Address Map, Memory Connection to CPU. Auxiliary Memory: Disks and Tapes. Associative Memory: Hardware Organization. Match Logic, Read Operation and Write Operation.<br>
  <b>Cache Memory:</b> Associative Mapping, Direct Mapping, Set-Associative Mapping, Writing into Cache Initialization. Virtual Memory: Address and Memory Space, Address Mapping. Page Replacement. 
  </p>
  
  <h4 align="left"; style="color:red">Suggested Reading:</h4>
  <p>
  I. M. Morris Mano, Computer System Architecture, edition, Pearson Education Asia, 2002. <br>
2. William Stallings, Computer Organization & Architecture, 6th Edition, Pearson Education Asia, 2003. <br>
3. V. Carl Hamacher, Z.G Vranesic, S.G. Zaky, Computer Organization. McGraw Hill, 2004. 
  </p>
  
 </BODY>
</HTML>
