/*
 * Copyright (c) 2023
 * Regis Rousseau
 * Univ Lyon, INSA Lyon, Inria, CITI, EA3720
 * SPDX-License-Identifier: Apache-2.0
 */

/* VBAT battery voltage monitoring */
/* external ADC channnel of STM32, IN5 - Port PB1 on schematic */
/* ratio = 2 -> voltage-divider by 2 on schematic */
/ {
	stm32_vbat: stm32vbat {
    	compatible = "st,stm32-vbat";
    	io-channels = <&adc1 5>;
   		ratio = <2>;
    	status = "okay";
	};
};

/* enable the corresponding ADC, with the correct vref value (in mV) */
&adc1 {
	vref-channel = <13>;
	vbat-channel = <5>;
	vref-mv = <3300>;
	status = "okay";
};