*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/ptapa/VDIC/lab0
Auto-config - VLOG: /home/student/ptapa/VDIC/lab0
Auto-config - Wrote:
    /home/student/ptapa/VDIC/lab0/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/ptapa/VDIC/lab0/.dvt/default.build
    -f /home/student/ptapa/VDIC/lab0/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/ptapa/VDIC/lab0/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [83 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/ptapa/VDIC/lab0/apple.v ...
Done /home/student/ptapa/VDIC/lab0/apple.v [24 ms, 2 lines, Verilog_2001] ...
Loading (2) /home/student/ptapa/VDIC/lab0/apple_tb.v ...
Done /home/student/ptapa/VDIC/lab0/apple_tb.v [0 ms, 2 lines, Verilog_2001] ...
*** Done invocation #1 [20 ms] ***
*** Done parsing [LT 0.0 ms, PT 20.0 ms] ***
*** Total number of lines [4] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [28 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [55 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [69 ms] ...
Performing mixed post full build step 7 (Verilog - US) [54 ms] ...
*** Done mixed mode extension build [281 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [394 ms] ***
