

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jul 12 12:15:40 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATAbits	set	3977
    49   000000                     _TRISAbits	set	3986
    50   000000                     _ADCON1	set	4033
    51   000000                     _OSCCON	set	4051
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FBE                     __pcinit:
    57                           	callstack 0
    58   007FBE                     start_initialization:
    59                           	callstack 0
    60   007FBE                     __initialization:
    61                           	callstack 0
    62   007FBE                     end_of_initialization:
    63                           	callstack 0
    64   007FBE                     __end_of__initialization:
    65                           	callstack 0
    66   007FBE  0100               	movlb	0
    67   007FC0  EFE2  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	2
    76                           
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 36 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, status,0
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          2       0       0       0       0       0       0       0       0
    99 ;;      Totals:         2       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        2 bytes
   101 ;; This function calls:
   102 ;;		Nothing
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   007FC4                     __ptext0:
   110                           	callstack 0
   111   007FC4                     _main:
   112                           	callstack 31
   113   007FC4                     
   114                           ;main.c: 47:     OSCCON = 0x72;
   115   007FC4  0E72               	movlw	114
   116   007FC6  6ED3               	movwf	211,c	;volatile
   117                           
   118                           ;main.c: 55:     ADCON1 = 0x0F;
   119   007FC8  0E0F               	movlw	15
   120   007FCA  6EC1               	movwf	193,c	;volatile
   121   007FCC                     
   122                           ;main.c: 59:     TRISAbits.RA0 = 0;
   123   007FCC  9092               	bcf	146,0,c	;volatile
   124   007FCE                     
   125                           ;main.c: 72:     LATAbits.LA0 = 0;
   126   007FCE  9089               	bcf	137,0,c	;volatile
   127   007FD0                     
   128                           ;main.c: 76:     TRISAbits.RA6 = 0;
   129   007FD0  9C92               	bcf	146,6,c	;volatile
   130   007FD2                     
   131                           ;main.c: 77:     LATAbits.LA6 = 0;
   132   007FD2  9C89               	bcf	137,6,c	;volatile
   133   007FD4                     
   134                           ;main.c: 82:     TRISAbits.RA4 = 0;
   135   007FD4  9892               	bcf	146,4,c	;volatile
   136   007FD6                     
   137                           ;main.c: 83:     LATAbits.LA4 = 0;
   138   007FD6  9889               	bcf	137,4,c	;volatile
   139   007FD8                     
   140                           ;main.c: 84:     TRISAbits.RA1 = 0;
   141   007FD8  9292               	bcf	146,1,c	;volatile
   142   007FDA                     
   143                           ;main.c: 85:     LATAbits.LA1 = 0;
   144   007FDA  9289               	bcf	137,1,c	;volatile
   145   007FDC                     l712:
   146                           
   147                           ;main.c: 98:         LATAbits.LA0 ^= 1;
   148   007FDC  7089               	btg	137,0,c	;volatile
   149   007FDE                     
   150                           ;main.c: 99:         LATAbits.LA4 ^= 1;
   151   007FDE  7889               	btg	137,4,c	;volatile
   152   007FE0                     
   153                           ;main.c: 100:         LATAbits.LA1 ^= 1;
   154   007FE0  7289               	btg	137,1,c	;volatile
   155   007FE2                     
   156                           ;main.c: 102:         _delay((unsigned long)((500)*(8000000/4000.0)));
   157   007FE2  0E06               	movlw	6
   158   007FE4  6E02               	movwf	(??_main+1)^0,c
   159   007FE6  0E13               	movlw	19
   160   007FE8  6E01               	movwf	??_main^0,c
   161   007FEA  0EAE               	movlw	174
   162   007FEC                     u17:
   163   007FEC  2EE8               	decfsz	wreg,f,c
   164   007FEE  D7FE               	bra	u17
   165   007FF0  2E01               	decfsz	??_main^0,f,c
   166   007FF2  D7FC               	bra	u17
   167   007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   168   007FF6  D7FA               	bra	u17
   169   007FF8  EFEE  F03F         	goto	l712
   170   007FFC  EF00  F000         	goto	start
   171   008000                     __end_of_main:
   172                           	callstack 0
   173   000000                     
   174                           	psect	rparam
   175   000000                     
   176                           	psect	idloc
   177                           
   178                           ;Config register IDLOC0 @ 0x200000
   179                           ;	unspecified, using default values
   180   200000                     	org	2097152
   181   200000  FF                 	db	255
   182                           
   183                           ;Config register IDLOC1 @ 0x200001
   184                           ;	unspecified, using default values
   185   200001                     	org	2097153
   186   200001  FF                 	db	255
   187                           
   188                           ;Config register IDLOC2 @ 0x200002
   189                           ;	unspecified, using default values
   190   200002                     	org	2097154
   191   200002  FF                 	db	255
   192                           
   193                           ;Config register IDLOC3 @ 0x200003
   194                           ;	unspecified, using default values
   195   200003                     	org	2097155
   196   200003  FF                 	db	255
   197                           
   198                           ;Config register IDLOC4 @ 0x200004
   199                           ;	unspecified, using default values
   200   200004                     	org	2097156
   201   200004  FF                 	db	255
   202                           
   203                           ;Config register IDLOC5 @ 0x200005
   204                           ;	unspecified, using default values
   205   200005                     	org	2097157
   206   200005  FF                 	db	255
   207                           
   208                           ;Config register IDLOC6 @ 0x200006
   209                           ;	unspecified, using default values
   210   200006                     	org	2097158
   211   200006  FF                 	db	255
   212                           
   213                           ;Config register IDLOC7 @ 0x200007
   214                           ;	unspecified, using default values
   215   200007                     	org	2097159
   216   200007  FF                 	db	255
   217                           
   218                           	psect	config
   219                           
   220                           ;Config register CONFIG1L @ 0x300000
   221                           ;	unspecified, using default values
   222                           ;	PLL Prescaler Selection bits
   223                           ;	PLLDIV = 0x0, unprogrammed default
   224                           ;	System Clock Postscaler Selection bits
   225                           ;	CPUDIV = 0x0, unprogrammed default
   226                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   227                           ;	USBDIV = 0x0, unprogrammed default
   228   300000                     	org	3145728
   229   300000  00                 	db	0
   230                           
   231                           ;Config register CONFIG1H @ 0x300001
   232                           ;	Oscillator Selection bits
   233                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   234                           ;	Fail-Safe Clock Monitor Enable bit
   235                           ;	FCMEN = 0x0, unprogrammed default
   236                           ;	Internal/External Oscillator Switchover bit
   237                           ;	IESO = 0x0, unprogrammed default
   238   300001                     	org	3145729
   239   300001  0B                 	db	11
   240                           
   241                           ;Config register CONFIG2L @ 0x300002
   242                           ;	unspecified, using default values
   243                           ;	Power-up Timer Enable bit
   244                           ;	PWRT = 0x1, unprogrammed default
   245                           ;	Brown-out Reset Enable bits
   246                           ;	BOR = 0x3, unprogrammed default
   247                           ;	Brown-out Reset Voltage bits
   248                           ;	BORV = 0x3, unprogrammed default
   249                           ;	USB Voltage Regulator Enable bit
   250                           ;	VREGEN = 0x0, unprogrammed default
   251   300002                     	org	3145730
   252   300002  1F                 	db	31
   253                           
   254                           ;Config register CONFIG2H @ 0x300003
   255                           ;	Watchdog Timer Enable bit
   256                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   257                           ;	Watchdog Timer Postscale Select bits
   258                           ;	WDTPS = 0xF, unprogrammed default
   259   300003                     	org	3145731
   260   300003  1E                 	db	30
   261                           
   262                           ; Padding undefined space
   263   300004                     	org	3145732
   264   300004  FF                 	db	255
   265                           
   266                           ;Config register CONFIG3H @ 0x300005
   267                           ;	unspecified, using default values
   268                           ;	CCP2 MUX bit
   269                           ;	CCP2MX = 0x1, unprogrammed default
   270                           ;	PORTB A/D Enable bit
   271                           ;	PBADEN = 0x1, unprogrammed default
   272                           ;	Low-Power Timer 1 Oscillator Enable bit
   273                           ;	LPT1OSC = 0x0, unprogrammed default
   274                           ;	MCLR Pin Enable bit
   275                           ;	MCLRE = 0x1, unprogrammed default
   276   300005                     	org	3145733
   277   300005  83                 	db	131
   278                           
   279                           ;Config register CONFIG4L @ 0x300006
   280                           ;	Stack Full/Underflow Reset Enable bit
   281                           ;	STVREN = 0x1, unprogrammed default
   282                           ;	Single-Supply ICSP Enable bit
   283                           ;	LVP = OFF, Single-Supply ICSP disabled
   284                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   285                           ;	ICPRT = 0x0, unprogrammed default
   286                           ;	Extended Instruction Set Enable bit
   287                           ;	XINST = 0x0, unprogrammed default
   288                           ;	Background Debugger Enable bit
   289                           ;	DEBUG = 0x1, unprogrammed default
   290   300006                     	org	3145734
   291   300006  81                 	db	129
   292                           
   293                           ; Padding undefined space
   294   300007                     	org	3145735
   295   300007  FF                 	db	255
   296                           
   297                           ;Config register CONFIG5L @ 0x300008
   298                           ;	unspecified, using default values
   299                           ;	Code Protection bit
   300                           ;	CP0 = 0x1, unprogrammed default
   301                           ;	Code Protection bit
   302                           ;	CP1 = 0x1, unprogrammed default
   303                           ;	Code Protection bit
   304                           ;	CP2 = 0x1, unprogrammed default
   305                           ;	Code Protection bit
   306                           ;	CP3 = 0x1, unprogrammed default
   307   300008                     	org	3145736
   308   300008  0F                 	db	15
   309                           
   310                           ;Config register CONFIG5H @ 0x300009
   311                           ;	unspecified, using default values
   312                           ;	Boot Block Code Protection bit
   313                           ;	CPB = 0x1, unprogrammed default
   314                           ;	Data EEPROM Code Protection bit
   315                           ;	CPD = 0x1, unprogrammed default
   316   300009                     	org	3145737
   317   300009  C0                 	db	192
   318                           
   319                           ;Config register CONFIG6L @ 0x30000A
   320                           ;	unspecified, using default values
   321                           ;	Write Protection bit
   322                           ;	WRT0 = 0x1, unprogrammed default
   323                           ;	Write Protection bit
   324                           ;	WRT1 = 0x1, unprogrammed default
   325                           ;	Write Protection bit
   326                           ;	WRT2 = 0x1, unprogrammed default
   327                           ;	Write Protection bit
   328                           ;	WRT3 = 0x1, unprogrammed default
   329   30000A                     	org	3145738
   330   30000A  0F                 	db	15
   331                           
   332                           ;Config register CONFIG6H @ 0x30000B
   333                           ;	unspecified, using default values
   334                           ;	Configuration Register Write Protection bit
   335                           ;	WRTC = 0x1, unprogrammed default
   336                           ;	Boot Block Write Protection bit
   337                           ;	WRTB = 0x1, unprogrammed default
   338                           ;	Data EEPROM Write Protection bit
   339                           ;	WRTD = 0x1, unprogrammed default
   340   30000B                     	org	3145739
   341   30000B  E0                 	db	224
   342                           
   343                           ;Config register CONFIG7L @ 0x30000C
   344                           ;	unspecified, using default values
   345                           ;	Table Read Protection bit
   346                           ;	EBTR0 = 0x1, unprogrammed default
   347                           ;	Table Read Protection bit
   348                           ;	EBTR1 = 0x1, unprogrammed default
   349                           ;	Table Read Protection bit
   350                           ;	EBTR2 = 0x1, unprogrammed default
   351                           ;	Table Read Protection bit
   352                           ;	EBTR3 = 0x1, unprogrammed default
   353   30000C                     	org	3145740
   354   30000C  0F                 	db	15
   355                           
   356                           ;Config register CONFIG7H @ 0x30000D
   357                           ;	unspecified, using default values
   358                           ;	Boot Block Table Read Protection bit
   359                           ;	EBTRB = 0x1, unprogrammed default
   360   30000D                     	org	3145741
   361   30000D  40                 	db	64
   362                           tosu	equ	0xFFF
   363                           tosh	equ	0xFFE
   364                           tosl	equ	0xFFD
   365                           stkptr	equ	0xFFC
   366                           pclatu	equ	0xFFB
   367                           pclath	equ	0xFFA
   368                           pcl	equ	0xFF9
   369                           tblptru	equ	0xFF8
   370                           tblptrh	equ	0xFF7
   371                           tblptrl	equ	0xFF6
   372                           tablat	equ	0xFF5
   373                           prodh	equ	0xFF4
   374                           prodl	equ	0xFF3
   375                           indf0	equ	0xFEF
   376                           postinc0	equ	0xFEE
   377                           postdec0	equ	0xFED
   378                           preinc0	equ	0xFEC
   379                           plusw0	equ	0xFEB
   380                           fsr0h	equ	0xFEA
   381                           fsr0l	equ	0xFE9
   382                           wreg	equ	0xFE8
   383                           indf1	equ	0xFE7
   384                           postinc1	equ	0xFE6
   385                           postdec1	equ	0xFE5
   386                           preinc1	equ	0xFE4
   387                           plusw1	equ	0xFE3
   388                           fsr1h	equ	0xFE2
   389                           fsr1l	equ	0xFE1
   390                           bsr	equ	0xFE0
   391                           indf2	equ	0xFDF
   392                           postinc2	equ	0xFDE
   393                           postdec2	equ	0xFDD
   394                           preinc2	equ	0xFDC
   395                           plusw2	equ	0xFDB
   396                           fsr2h	equ	0xFDA
   397                           fsr2l	equ	0xFD9
   398                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          2C      0       0      21        0.0%
BITBIGSFRlh         11      0       0      22        0.0%
BITBIGSFRllh        2E      0       0      23        0.0%
BITBIGSFRlllh        8      0       0      24        0.0%
BITBIGSFRllll       29      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jul 12 12:15:40 2023

                     u17 7FEC                      l700 7FD0                      l710 7FDA  
                    l702 7FD2                      l712 7FDC                      l704 7FD4  
                    l714 7FDE                      l706 7FD6                      l716 7FE0  
                    l708 7FD8                      l718 7FE2                      l694 7FC4  
                    l696 7FCC                      l698 7FCE                      wreg 0FE8  
                   _main 7FC4                     start 0000             ___param_bank 0000  
                  ?_main 0001          __initialization 7FBE             __end_of_main 8000  
                 ??_main 0001            __activetblptr 0000                   _ADCON1 0FC1  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FBE            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FBE  
                __ramtop 0800                  __ptext0 7FC4     end_of_initialization 7FBE  
              _TRISAbits 0F92      start_initialization 7FBE                 _LATAbits 0F89  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
