#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 21 18:54:14 2025
# Process ID: 159000
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 1996.204 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.004 ; gain = 114.992 ; free physical = 583151 ; free virtual = 791603
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 159011
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2837.492 ; gain = 404.566 ; free physical = 577171 ; free virtual = 785624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2452]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2453]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2454]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2455]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2456]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2457]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2458]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2459]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2460]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2461]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2462]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2463]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2464]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2465]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2466]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2467]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2468]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2469]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2470]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2471]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2472]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2473]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2474]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2475]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2476]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2477]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2478]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2479]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2480]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2481]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2482]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2483]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2484]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2485]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2486]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2487]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2488]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2489]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2490]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2491]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2492]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2493]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2494]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2495]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2496]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2497]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2498]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2499]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2500]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2501]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2502]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2503]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2504]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2505]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2506]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2507]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2508]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2509]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2510]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2511]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2512]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2513]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2514]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2515]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2516]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2517]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2518]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2519]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2520]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2521]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2522]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2523]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2524]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2525]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2526]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2527]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2528]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2529]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2530]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2531]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2532]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2533]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2534]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2535]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2536]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2537]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2538]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2539]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2540]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2541]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2542]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2543]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2544]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2545]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2546]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2547]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2548]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2549]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2550]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2551]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8ns_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3267.273 ; gain = 834.348 ; free physical = 580668 ; free virtual = 789126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3267.273 ; gain = 834.348 ; free physical = 580106 ; free virtual = 788564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3287.199 ; gain = 854.273 ; free physical = 580105 ; free virtual = 788563
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 4156.633 ; gain = 1723.707 ; free physical = 572182 ; free virtual = 780646
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   14 Bit       Adders := 15    
	   3 Input    8 Bit       Adders := 74    
	   2 Input    8 Bit       Adders := 299   
	   7 Input    8 Bit       Adders := 15    
	   9 Input    8 Bit       Adders := 45    
	   4 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 840   
	   4 Input    4 Bit       Adders := 420   
	   2 Input    4 Bit       Adders := 421   
	   2 Input    2 Bit       Adders := 270   
+---XORs : 
	   2 Input      1 Bit         XORs := 211   
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 2721  
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 288   
	                2 Bit    Registers := 136   
	                1 Bit    Registers := 834   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 1026  
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    6 Bit        Muxes := 120   
	   2 Input    5 Bit        Muxes := 15    
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 138   
	   2 Input    1 Bit        Muxes := 560   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_912_reg_45195_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:15636]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_43836_reg[4] )
INFO: [Synth 8-3886] merging instance 'or_ln134_404_reg_44944_reg[0]' (FDE) to 'or_ln134_418_reg_44960_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_399_reg_48071_reg[0]' (FDE) to 'or_ln134_333_reg_46995_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_394_reg_48016_reg[0]' (FDE) to 'or_ln134_263_reg_45875_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_400_reg_48082_reg[0]' (FDE) to 'or_ln134_347_reg_47219_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_386_reg_47858_reg[0]' (FDE) to 'or_ln134_346_reg_47208_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_355_reg_47377_reg[0]' (FDE) to 'or_ln134_302_reg_46514_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_354_reg_47366_reg[0]' (FDE) to 'or_ln134_288_reg_46290_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_350_reg_47322_reg[0]' (FDE) to 'or_ln134_232_reg_45394_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_356_reg_47388_reg[0]' (FDE) to 'or_ln134_316_reg_46738_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_340_reg_47142_reg[0]' (FDE) to 'or_ln134_287_reg_46279_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_343_reg_47175_reg[0]' (FDE) to 'or_ln134_329_reg_46951_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_339_reg_47131_reg[0]' (FDE) to 'or_ln134_273_reg_46055_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_326_reg_46918_reg[0]' (FDE) to 'or_ln134_286_reg_46268_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_321_reg_46863_reg[0]' (FDE) to 'or_ln134_216_reg_45129_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_322_reg_46874_reg[0]' (FDE) to 'or_ln134_230_reg_45372_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_311_reg_46683_reg[0]' (FDE) to 'or_ln134_271_reg_46033_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_293_reg_46415_reg[0]' (FDE) to 'or_ln134_214_reg_45107_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_297_reg_46459_reg[0]' (FDE) to 'or_ln134_270_reg_46022_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_283_reg_46235_reg[0]' (FDE) to 'or_ln134_269_reg_46011_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_280_reg_46202_reg[0]' (FDE) to 'or_ln134_227_reg_45339_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_265_reg_45967_reg[0]' (FDE) to 'or_ln134_212_reg_45085_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_268_reg_46000_reg[0]' (FDE) to 'or_ln134_254_reg_45776_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_266_reg_45978_reg[0]' (FDE) to 'or_ln134_226_reg_45328_reg[0]'
WARNING: [Synth 8-6014] Unused sequential element tmp_178_reg_73915_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28142]
WARNING: [Synth 8-6014] Unused sequential element tmp_261_reg_74720_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28464]
WARNING: [Synth 8-6014] Unused sequential element tmp_263_reg_74735_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28478]
WARNING: [Synth 8-6014] Unused sequential element tmp_381_reg_75880_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28940]
WARNING: [Synth 8-6014] Unused sequential element tmp_382_reg_75890_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28947]
WARNING: [Synth 8-6014] Unused sequential element tmp_384_reg_75910_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28961]
WARNING: [Synth 8-6014] Unused sequential element tmp_385_reg_75920_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28975]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_72250_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28366]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_72280_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28492]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_72290_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27861]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_72300_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27910]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_72310_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27987]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_72200_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28149]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_72190_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28114]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_72240_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28281]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_72210_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28163]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_72260_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28401]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_72270_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28415]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_72320_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28022]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_72230_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28275]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_72395_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28365]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_72425_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28491]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_72435_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27862]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_72445_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27911]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_72455_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:27988]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_72345_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28148]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_72335_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28113]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_72385_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28282]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_72355_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28162]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_72405_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28400]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_72415_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28414]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_72465_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28023]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_72375_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28274]
WARNING: [Synth 8-6014] Unused sequential element tmp_440_reg_76450_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29185]
WARNING: [Synth 8-6014] Unused sequential element tmp_443_reg_76480_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29206]
WARNING: [Synth 8-6014] Unused sequential element tmp_444_reg_76490_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29213]
WARNING: [Synth 8-6014] Unused sequential element tmp_445_reg_76500_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29227]
WARNING: [Synth 8-6014] Unused sequential element tmp_446_reg_76510_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29234]
WARNING: [Synth 8-6014] Unused sequential element tmp_435_reg_76400_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29150]
WARNING: [Synth 8-6014] Unused sequential element tmp_434_reg_76390_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29136]
WARNING: [Synth 8-6014] Unused sequential element tmp_439_reg_76440_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29178]
WARNING: [Synth 8-6014] Unused sequential element tmp_436_reg_76410_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29157]
WARNING: [Synth 8-6014] Unused sequential element tmp_442_reg_76470_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29199]
WARNING: [Synth 8-6014] Unused sequential element tmp_438_reg_76430_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29171]
WARNING: [Synth 8-6014] Unused sequential element tmp_425_reg_76305_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29184]
WARNING: [Synth 8-6014] Unused sequential element tmp_428_reg_76335_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29205]
WARNING: [Synth 8-6014] Unused sequential element tmp_429_reg_76345_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29212]
WARNING: [Synth 8-6014] Unused sequential element tmp_430_reg_76355_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29226]
WARNING: [Synth 8-6014] Unused sequential element tmp_431_reg_76365_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29233]
WARNING: [Synth 8-6014] Unused sequential element tmp_420_reg_76255_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29149]
WARNING: [Synth 8-6014] Unused sequential element tmp_419_reg_76245_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29135]
WARNING: [Synth 8-6014] Unused sequential element tmp_424_reg_76295_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29177]
WARNING: [Synth 8-6014] Unused sequential element tmp_421_reg_76265_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29156]
WARNING: [Synth 8-6014] Unused sequential element tmp_422_reg_76275_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29163]
WARNING: [Synth 8-6014] Unused sequential element tmp_433_reg_76385_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29247]
WARNING: [Synth 8-6014] Unused sequential element tmp_426_reg_76315_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29191]
WARNING: [Synth 8-6014] Unused sequential element tmp_427_reg_76325_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29198]
WARNING: [Synth 8-6014] Unused sequential element tmp_432_reg_76375_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29240]
WARNING: [Synth 8-6014] Unused sequential element tmp_423_reg_76285_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29170]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_72540_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28967]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_72570_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29093]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_72580_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29128]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_72590_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29142]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_72600_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29219]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_72490_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28750]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_72475_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28638]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_72530_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28890]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_72500_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28764]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_72510_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28841]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_72485_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28715]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_72550_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29002]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_72560_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29016]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_72610_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29254]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_72520_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28876]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_72685_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28968]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_72715_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29094]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_72725_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29129]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_72735_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29143]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_72745_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29220]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_72635_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28751]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_72620_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28639]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_72675_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28891]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_72645_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28765]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_72655_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28842]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_72695_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29003]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_72705_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29017]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_72755_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29255]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_72665_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:28877]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_72830_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29310]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_72860_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29331]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_72870_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29338]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_72880_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29345]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_72890_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29352]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_72775_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29268]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_72765_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29261]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_72820_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29303]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_72790_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29282]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_72800_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29289]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_72785_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29275]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_72840_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f2/conv-p15-c2-f2/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s.v:29317]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q432_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_335_reg_73920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_491_reg_74725_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_493_reg_74740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_715_reg_75885_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_717_reg_75895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_721_reg_75915_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_723_reg_75925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q702_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_21_reg_72295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_23_reg_72305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q698_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_25_reg_72315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q716_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_3_reg_72205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q718_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_1_reg_72195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_15_reg_72265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q705_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_17_reg_72275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q696_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_27_reg_72325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q711_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_9_reg_72235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q678_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_49_reg_72440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q676_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_51_reg_72450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_53_reg_72460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q692_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_31_reg_72350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q694_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_29_reg_72340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q683_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_43_reg_72410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q681_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_45_reg_72420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q672_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_55_reg_72470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_37_reg_72380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_833_reg_76495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_835_reg_76505_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_837_reg_76515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_815_reg_76405_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_813_reg_76395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_829_reg_76475_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_839_reg_76525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_821_reg_76435_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_805_reg_76350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_807_reg_76360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_809_reg_76370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_787_reg_76260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_785_reg_76250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_791_reg_76280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1393/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_799_reg_76320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_801_reg_76330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_811_reg_76380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_793_reg_76290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q654_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_77_reg_72585_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q652_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_79_reg_72595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_81_reg_72605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q668_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_59_reg_72495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_72480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q665_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_63_reg_72515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1003/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q659_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_71_reg_72555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q657_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_73_reg_72565_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q648_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_83_reg_72615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q663_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_65_reg_72525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_105_reg_72730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q628_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_107_reg_72740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q626_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_109_reg_72750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q644_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_87_reg_72640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q646_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_85_reg_72625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q641_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_91_reg_72660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_99_reg_72700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q633_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_101_reg_72710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q624_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_111_reg_72760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q639_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_93_reg_72670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1038/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q606_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_133_reg_72875_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q604_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_135_reg_72885_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_137_reg_72895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_115_reg_72780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q622_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_113_reg_72770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q617_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_119_reg_72805_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1033/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q611_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_127_reg_72845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q609_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_129_reg_72855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_139_reg_72905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_121_reg_72815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_161_reg_73020_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_163_reg_73030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q578_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_165_reg_73040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q596_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_72925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q598_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_72915_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q593_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_147_reg_72950_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q587_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_155_reg_72990_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q585_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_157_reg_73000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q576_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_167_reg_73050_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q591_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_149_reg_72960_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_777_reg_76205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_779_reg_76215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_781_reg_76225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_759_reg_76115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_757_reg_76105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_763_reg_76135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_771_reg_76175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_773_reg_76185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_783_reg_76240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_765_reg_76145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_749_reg_76060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_751_reg_76070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_753_reg_76080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_731_reg_75970_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_729_reg_75960_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_735_reg_75990_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1363/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_743_reg_76030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_745_reg_76040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_755_reg_76095_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_737_reg_76000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q558_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_189_reg_73165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q556_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_191_reg_73175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q554_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_193_reg_73185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_171_reg_73070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q574_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_169_reg_73060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q569_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_175_reg_73095_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1063/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q563_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_183_reg_73135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q561_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_185_reg_73145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_195_reg_73195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q567_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_177_reg_73105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q534_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_217_reg_73310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_219_reg_73320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_221_reg_73330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q548_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_199_reg_73215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_197_reg_73205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q545_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_203_reg_73240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q539_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_211_reg_73280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1082/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q537_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_213_reg_73290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q528_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_223_reg_73340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q543_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_205_reg_73250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_245_reg_73455_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q508_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_247_reg_73465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q506_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_249_reg_73475_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q524_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_227_reg_73360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q526_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_225_reg_73350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q521_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_231_reg_73380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1093/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_239_reg_73425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q513_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_241_reg_73435_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q504_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_251_reg_73485_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q519_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_233_reg_73395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q486_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_273_reg_73600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q484_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_275_reg_73610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_277_reg_73620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_255_reg_73505_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q502_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_253_reg_73495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q497_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_259_reg_73525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q491_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_267_reg_73570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q489_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_269_reg_73580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_279_reg_73630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_261_reg_73540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_703_reg_75825_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_701_reg_75815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_727_reg_75950_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_709_reg_75855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_707_reg_75845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_725_reg_75940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_693_reg_75770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_695_reg_75780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_697_reg_75795_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_675_reg_75680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_673_reg_75670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_679_reg_75700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1333/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_699_reg_75805_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_681_reg_75710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q462_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_301_reg_73745_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_303_reg_73755_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q458_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_305_reg_73765_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q476_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_283_reg_73650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q478_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_281_reg_73640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q473_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_287_reg_73670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1123/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q467_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_295_reg_73715_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1126/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_297_reg_73725_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q456_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_307_reg_73775_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q471_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_289_reg_73680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q447_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_317_reg_73825_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q438_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_329_reg_73890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q436_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_331_reg_73900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q434_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_333_reg_73910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_311_reg_73795_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q454_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_309_reg_73785_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q443_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_323_reg_73860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q441_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_325_reg_73870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_665_reg_75625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_667_reg_75640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_669_reg_75650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_647_reg_75535_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_645_reg_75525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_659_reg_75595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_661_reg_75605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_671_reg_75660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_653_reg_75565_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_651_reg_75555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_637_reg_75480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1302/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_639_reg_75495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_641_reg_75505_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_623_reg_75410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1303/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_631_reg_75450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_633_reg_75460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_643_reg_75515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_625_reg_75420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q414_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_357_reg_74035_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_359_reg_74045_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_361_reg_74055_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q428_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_339_reg_73940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_337_reg_73930_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_343_reg_73960_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1153/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q419_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_351_reg_74005_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q417_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_353_reg_74015_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q408_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_363_reg_74065_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q423_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_345_reg_73970_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_385_reg_74180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q388_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_387_reg_74190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q386_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_389_reg_74200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q404_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_367_reg_74085_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q406_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_365_reg_74075_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q401_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_371_reg_74105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_379_reg_74150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q393_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_381_reg_74160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1170/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q384_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_391_reg_74210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q399_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_373_reg_74115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_619_reg_75390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q366_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_413_reg_74325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q364_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_415_reg_74335_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q362_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_417_reg_74345_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_395_reg_74230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q382_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_393_reg_74220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q371_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_407_reg_74295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q369_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_409_reg_74305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_419_reg_74355_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q375_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_401_reg_74260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q342_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_441_reg_74470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_443_reg_74480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q338_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_445_reg_74490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q356_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_423_reg_74375_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q358_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_421_reg_74365_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_435_reg_74440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q345_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_437_reg_74450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q336_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_447_reg_74500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q351_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_429_reg_74405_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_609_reg_75340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_611_reg_75350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_613_reg_75360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_591_reg_75245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_589_reg_75235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_597_reg_75275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_605_reg_75315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_603_reg_75305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_581_reg_75195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_583_reg_75205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_585_reg_75215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_563_reg_75100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_561_reg_75090_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_575_reg_75160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_577_reg_75170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_587_reg_75225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_569_reg_75130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_469_reg_74615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q316_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_471_reg_74625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_473_reg_74635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q332_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_451_reg_74520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_449_reg_74510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q323_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_463_reg_74580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q321_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_465_reg_74595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1214/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_475_reg_74645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_457_reg_74550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_497_reg_74760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q292_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_499_reg_74770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_501_reg_74780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_479_reg_74665_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_477_reg_74655_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_503_reg_74790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_485_reg_74695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_525_reg_74905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_527_reg_74915_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_529_reg_74925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_507_reg_74810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q281_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_511_reg_74830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1243/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_519_reg_74870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_521_reg_74880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_531_reg_74935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_513_reg_74840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1258/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_553_reg_75050_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_555_reg_75060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_557_reg_75070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_535_reg_74955_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_533_reg_74945_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_539_reg_74975_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_559_reg_75080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_541_reg_74985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_idx_2_reg_66919_reg[1] )
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_547_reg_75015_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_549_reg_75025_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_505_reg_74800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_567_reg_75120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1273/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_483_reg_74685_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_455_reg_74540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1213/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_595_reg_75265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_615_reg_75370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_427_reg_74395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_617_reg_75380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_399_reg_74250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U1183/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_315_reg_73815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_687_reg_75740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_689_reg_75750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_819_reg_76425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_load_827_reg_76465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_35_reg_72370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_load_7_reg_72225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x17).
DSP Report: register mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_5ns_14ns_14_1_1_U973/hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'or_ln134_9_reg_67028_reg[0]' (FDE) to 'or_ln134_140_reg_70421_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_2_reg_66913_reg[0]' (FDE) to 'or_ln134_42_reg_67943_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_3_reg_66930_reg[0]' (FDE) to 'or_ln134_56_reg_68297_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_4_reg_66946_reg[0]' (FDE) to 'or_ln134_70_reg_68651_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_23_reg_67382_reg[0]' (FDE) to 'or_ln134_141_reg_70437_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_25_reg_67415_reg[0]' (FDE) to 'or_ln134_169_reg_71145_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_26_reg_67431_reg[0]' (FDE) to 'or_ln134_183_reg_71499_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_15_reg_67251_reg[0]' (FDE) to 'or_ln134_29_reg_67605_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_16_reg_67267_reg[0]' (FDE) to 'or_ln134_43_reg_67959_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_17_reg_67284_reg[0]' (FDE) to 'or_ln134_57_reg_68313_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_21_reg_67350_reg[0]' (FDE) to 'or_ln134_113_reg_69729_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_18_reg_67300_reg[0]' (FDE) to 'or_ln134_71_reg_68667_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_34_reg_67687_reg[0]' (FDE) to 'or_ln134_100_reg_69391_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_33_reg_67670_reg[0]' (FDE) to 'or_ln134_86_reg_69037_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_31_reg_67638_reg[0]' (FDE) to 'or_ln134_58_reg_68329_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_35_reg_67704_reg[0]' (FDE) to 'or_ln134_114_reg_69745_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_36_reg_67720_reg[0]' (FDE) to 'or_ln134_128_reg_70099_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_41_reg_67801_reg[0]' (FDE) to 'or_ln134_198_reg_71869_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_52_reg_68107_reg[0]' (FDE) to 'or_ln134_157_reg_70824_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_53_reg_68123_reg[0]' (FDE) to 'or_ln134_171_reg_71178_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_46_reg_68008_reg[0]' (FDE) to 'or_ln134_73_reg_68700_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_62_reg_68395_reg[0]' (FDE) to 'or_ln134_102_reg_69424_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_66_reg_68461_reg[0]' (FDE) to 'or_ln134_158_reg_70840_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_68_reg_68493_reg[0]' (FDE) to 'or_ln134_186_reg_71548_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_61_reg_68378_reg[0]' (FDE) to 'or_ln134_88_reg_69070_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_63_reg_68412_reg[0]' (FDE) to 'or_ln134_116_reg_69778_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_64_reg_68428_reg[0]' (FDE) to 'or_ln134_130_reg_70132_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_60_reg_68362_reg[0]' (FDE) to 'or_ln134_74_reg_68716_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_81_reg_68831_reg[0]' (FDE) to 'or_ln134_173_reg_71210_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_82_reg_68847_reg[0]' (FDE) to 'or_ln134_187_reg_71564_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_93_reg_69152_reg[0]' (FDE) to 'or_ln134_146_reg_70519_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_95_reg_69185_reg[0]' (FDE) to 'or_ln134_174_reg_71227_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_96_reg_69201_reg[0]' (FDE) to 'or_ln134_188_reg_71581_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_92_reg_69136_reg[0]' (FDE) to 'or_ln134_132_reg_70165_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_107_reg_69506_reg[0]' (FDE) to 'or_ln134_147_reg_70536_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_123_reg_69893_reg[0]' (FDE) to 'or_ln134_176_reg_71260_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_124_reg_69909_reg[0]' (FDE) to 'or_ln134_190_reg_71614_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_135_reg_70214_reg[0]' (FDE) to 'or_ln134_149_reg_70568_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_137_reg_70247_reg[0]' (FDE) to 'or_ln134_177_reg_71276_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_139_reg_70279_reg[0]' (FDE) to 'or_ln134_205_reg_71984_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_150_reg_70585_reg[0]' (FDE) to 'or_ln134_164_reg_70939_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_166_reg_70971_reg[0]' (FDE) to 'or_ln134_193_reg_71663_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_195_reg_71695_reg[0]' (FDE) to 'or_ln134_209_reg_72049_reg[0]'
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O54[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O54[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O57[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O57[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O60[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O60[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O63[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O63[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O66[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O66[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O69[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O69[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O72[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O75[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O75[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O78[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O81[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O84[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O87[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O90[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O93[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O96[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O99[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O102[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O105[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O108[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O111[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O114[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O120[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O123[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O126[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O129[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O132[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O135[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O138[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:10 . Memory (MB): peak = 4231.141 ; gain = 1798.215 ; free physical = 560868 ; free virtual = 769417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom85      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom86      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom87      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom88      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom89      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom90      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom91      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom92      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom93      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom94      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom95      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom96      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom97      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom98      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom99      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom100     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom101     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom102     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom103     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom104     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom105     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom106     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom107     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom108     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom109     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom110     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom111     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom112     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom113     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom114     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom115     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom116     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom117     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom118     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom119     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom120     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom121     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom122     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom123     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom124     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom125     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom126     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom127     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom128     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom129     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom130     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom131     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom132     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom133     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom134     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom135     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom136     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom137     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom138     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom139     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom140     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom141     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom142     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom143     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom144     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom145     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom146     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom147     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom148     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom149     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom150     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom151     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom152     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom153     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom154     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom155     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom156     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom157     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom158     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom159     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom160     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom161     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom162     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom163     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom164     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom165     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom166     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom167     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom168     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom169     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom170     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom171     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom172     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom173     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom174     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom175     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom176     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom177     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom178     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom179     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom180     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom181     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom182     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom183     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom184     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom185     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom186     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom187     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom188     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom189     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom190     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom191     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom192     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom193     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom194     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom195     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom196     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom197     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom198     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom199     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom200     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom201     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom202     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom203     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom204     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom205     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom206     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom207     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom208     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom209     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom210     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom211     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom212     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom213     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom214     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom215     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom216     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom217     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom218     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom219     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom220     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom221     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom222     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom223     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom224     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom225     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom226     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom227     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom228     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom229     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom230     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom231     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom232     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom233     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom234     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom235     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom236     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom237     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom238     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom239     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom240     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom241     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom242     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom243     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom244     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom245     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom246     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom247     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom248     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom249     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom250     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom251     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom252     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom253     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom254     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom255     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom256     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom257     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom258     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom259     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom260     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom261     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom262     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom263     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom264     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom265     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom266     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom267     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom268     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom269     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom270     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom271     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom272     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom273     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom274     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom275     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom276     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom277     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom278     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom279     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom280     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom281     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom282     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom283     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom284     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom285     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom286     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom287     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom288     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom289     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom290     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom291     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom292     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom293     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom294     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom295     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom296     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom297     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom298     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom299     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom300     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom301     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom302     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom303     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom304     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom305     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom306     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom307     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom308     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom309     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom310     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom311     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom312     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom313     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom314     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom315     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom316     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom317     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom318     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom319     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom320     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom321     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom322     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom323     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom324     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom325     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom326     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom327     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom328     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom329     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom330     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom331     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom332     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom333     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom334     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom335     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom336     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom337     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom338     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom339     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom340     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom341     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom342     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom343     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom344     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom345     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom346     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom347     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom348     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom349     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom350     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom351     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom352     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom353     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom354     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom355     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom356     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom357     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom358     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud | rom359     | 64x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*(B:0x17) | 8      | 6      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:03:05 . Memory (MB): peak = 4267.523 ; gain = 1834.598 ; free physical = 566707 ; free virtual = 775348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:03:18 . Memory (MB): peak = 4295.457 ; gain = 1862.531 ; free physical = 566520 ; free virtual = 775187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:08 ; elapsed = 00:03:36 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 564397 ; free virtual = 773142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:09 ; elapsed = 00:03:36 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 564144 ; free virtual = 772888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:19 ; elapsed = 00:03:47 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 564304 ; free virtual = 773048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:03:51 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 565842 ; free virtual = 774587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:26 ; elapsed = 00:03:54 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 566081 ; free virtual = 774826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:27 ; elapsed = 00:03:55 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 565508 ; free virtual = 774253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B      | 30     | 5      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB1 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  6194|
|3     |DSP48E2         |   417|
|4     |DSP_ALU         |    18|
|5     |DSP_A_B_DATA    |    18|
|6     |DSP_C_DATA      |    18|
|7     |DSP_MULTIPLIER  |    18|
|8     |DSP_M_DATA      |    18|
|9     |DSP_OUTPUT      |    18|
|10    |DSP_PREADD      |    18|
|11    |DSP_PREADD_DATA |    18|
|12    |LUT1            |   158|
|13    |LUT2            | 21965|
|14    |LUT3            |  9509|
|15    |LUT4            | 31270|
|16    |LUT5            |  6779|
|17    |LUT6            | 32739|
|18    |MUXF7           |    14|
|19    |FDRE            | 14175|
|20    |FDSE            |   408|
|21    |IBUF            |   804|
|22    |OBUF            |   273|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                 |Cells  |
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                       | 124850|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                           |    240|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                                                                                                 |    783|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2013                                                                                                                                   |    773|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                                                                                               |    101|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2012                                                                                                                                   |     91|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                                                                                               |    866|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2011                                                                                                                                   |    855|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                                                                                               |    101|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2010                                                                                                                                   |     91|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                                                                                               |    982|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2009                                                                                                                                   |    972|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                                                                                               |     90|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2008                                                                                                                                   |     80|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                                                                                               |    966|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2007                                                                                                                                   |    957|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                                                                                               |     91|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2006                                                                                                                                   |     81|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                                                                                               |    892|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2005                                                                                                                                   |    879|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                                                                                               |     97|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2004                                                                                                                                   |     88|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                                                                                               |     75|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2003                                                                                                                                   |     66|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                                                                                              |    929|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2002                                                                                                                                   |    918|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                                                                                              |    118|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2001                                                                                                                                   |    106|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                                                                                              |    853|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_2000                                                                                                                                   |    838|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                                                                                              |    119|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1999                                                                                                                                   |    108|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                                                                                              |    840|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1998                                                                                                                                   |    831|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                                                                                              |    115|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1997                                                                                                                                   |    106|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                                                                                              |    861|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1996                                                                                                                                   |    851|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                                                                                              |    109|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1995                                                                                                                                   |    100|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                                                                                              |    860|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1994                                                                                                                                   |    849|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                                                                                              |    100|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1993                                                                                                                                   |     91|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                                                                                              |    850|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1992                                                                                                                                   |    841|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                                                                                              |     88|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1991                                                                                                                                   |     79|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                                                                                              |    848|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1990                                                                                                                                   |    838|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_23                                                                                                                                              |     91|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1989                                                                                                                                   |     79|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_24                                                                                                                                              |    749|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1988                                                                                                                                   |    739|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_25                                                                                                                                              |     79|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1987                                                                                                                                   |     69|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_26                                                                                                                                              |    899|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1986                                                                                                                                   |    888|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_27                                                                                                                                              |     79|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1985                                                                                                                                   |     68|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_28                                                                                                                                              |   1178|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1984                                                                                                                                   |   1168|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                                                                                              |     43|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1983                                                                                                                                   |     33|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                                                                                              |     43|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1982                                                                                                                                   |     33|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                                                                                              |     42|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1981                                                                                                                                   |     33|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                                                                                              |     42|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1980                                                                                                                                   |     33|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                                                                                              |     41|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1979                                                                                                                                   |     33|
|73    |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                                                                                              |     43|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1978                                                                                                                                   |     33|
|75    |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                                                                                              |     43|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1977                                                                                                                                   |     33|
|77    |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                                                                                              |     42|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1976                                                                                                                                   |     33|
|79    |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                                                                                              |     43|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1975                                                                                                                                   |     33|
|81    |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_38                                                                                                                                              |     41|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1974                                                                                                                                   |     33|
|83    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                                                                                              |     42|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1973                                                                                                                                   |     33|
|85    |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w8_d2_S_40                                                                                                                                              |     43|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1972                                                                                                                                   |     33|
|87    |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w8_d2_S_41                                                                                                                                              |     42|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1971                                                                                                                                   |     33|
|89    |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w8_d2_S_42                                                                                                                                              |     41|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1970                                                                                                                                   |     33|
|91    |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w8_d2_S_43                                                                                                                                              |     43|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1969                                                                                                                                   |     33|
|93    |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                                                                                              |     41|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1968                                                                                                                                   |     33|
|95    |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                                                                                              |     42|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1967                                                                                                                                   |     33|
|97    |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                                                                                              |     73|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1966                                                                                                                                   |     33|
|99    |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                                                                                              |     41|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1965                                                                                                                                   |     33|
|101   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w8_d2_S_48                                                                                                                                              |     42|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1964                                                                                                                                   |     33|
|103   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                                                                                              |     42|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1963                                                                                                                                   |     33|
|105   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_50                                                                                                                                              |     44|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1962                                                                                                                                   |     33|
|107   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_51                                                                                                                                              |     41|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1961                                                                                                                                   |     33|
|109   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_52                                                                                                                                              |     42|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1960                                                                                                                                   |     33|
|111   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_53                                                                                                                                              |     43|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1959                                                                                                                                   |     33|
|113   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_54                                                                                                                                              |     42|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1958                                                                                                                                   |     33|
|115   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_55                                                                                                                                              |     44|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1957                                                                                                                                   |     33|
|117   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_56                                                                                                                                              |     45|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1956                                                                                                                                   |     33|
|119   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_57                                                                                                                                              |     42|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1955                                                                                                                                   |     33|
|121   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_58                                                                                                                                              |     43|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1954                                                                                                                                   |     33|
|123   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_59                                                                                                                                              |    835|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1953                                                                                                                                   |    824|
|125   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_60                                                                                                                                              |    801|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1952                                                                                                                                   |    791|
|127   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_61                                                                                                                                              |    771|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1951                                                                                                                                   |    762|
|129   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_62                                                                                                                                              |    747|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1950                                                                                                                                   |    735|
|131   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_63                                                                                                                                              |    360|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1949                                                                                                                                   |    351|
|133   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_64                                                                                                                                              |   1077|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1948                                                                                                                                   |   1068|
|135   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_65                                                                                                                                              |   1049|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1947                                                                                                                                   |   1040|
|137   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_66                                                                                                                                              |   1023|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1946                                                                                                                                   |   1012|
|139   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_67                                                                                                                                              |    993|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1945                                                                                                                                   |    984|
|141   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_68                                                                                                                                              |    966|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1944                                                                                                                                   |    957|
|143   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_69                                                                                                                                              |    938|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1943                                                                                                                                   |    928|
|145   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_70                                                                                                                                              |    909|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1942                                                                                                                                   |    900|
|147   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_71                                                                                                                                              |    881|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1941                                                                                                                                   |    872|
|149   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_72                                                                                                                                              |    853|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1940                                                                                                                                   |    844|
|151   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_73                                                                                                                                              |   1105|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                                                                                                        |   1096|
|153   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                 |     27|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1939                                                                                                                                   |     18|
|155   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_74                                                                                                                                              |     22|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1938                                                                                                                                   |     13|
|157   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_75                                                                                                                                              |     29|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1937                                                                                                                                   |     20|
|159   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_76                                                                                                                                              |     24|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1936                                                                                                                                   |     15|
|161   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_77                                                                                                                                              |     26|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1935                                                                                                                                   |     16|
|163   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_78                                                                                                                                              |     22|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1934                                                                                                                                   |     13|
|165   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_79                                                                                                                                              |     28|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1933                                                                                                                                   |     19|
|167   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_80                                                                                                                                              |     25|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1932                                                                                                                                   |     14|
|169   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_81                                                                                                                                              |     26|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1931                                                                                                                                   |     17|
|171   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_82                                                                                                                                              |     22|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1930                                                                                                                                   |     13|
|173   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_83                                                                                                                                              |     29|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1929                                                                                                                                   |     20|
|175   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_84                                                                                                                                              |     23|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1928                                                                                                                                   |     14|
|177   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_85                                                                                                                                              |     25|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1927                                                                                                                                   |     16|
|179   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_86                                                                                                                                              |     22|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1926                                                                                                                                   |     13|
|181   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_87                                                                                                                                              |     28|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1925                                                                                                                                   |     19|
|183   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_88                                                                                                                                              |     24|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1924                                                                                                                                   |     15|
|185   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_89                                                                                                                                              |     26|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1923                                                                                                                                   |     17|
|187   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_90                                                                                                                                              |     22|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1922                                                                                                                                   |     13|
|189   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_91                                                                                                                                              |     29|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1921                                                                                                                                   |     20|
|191   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_92                                                                                                                                              |     25|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1920                                                                                                                                   |     15|
|193   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_93                                                                                                                                              |     29|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1919                                                                                                                                   |     20|
|195   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_94                                                                                                                                              |     25|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1918                                                                                                                                   |     15|
|197   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_95                                                                                                                                              |     25|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1917                                                                                                                                   |     16|
|199   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_96                                                                                                                                              |     22|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1916                                                                                                                                   |     13|
|201   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_97                                                                                                                                              |     29|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1915                                                                                                                                   |     20|
|203   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_98                                                                                                                                              |     23|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1914                                                                                                                                   |     14|
|205   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_99                                                                                                                                              |     25|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1913                                                                                                                                   |     16|
|207   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_100                                                                                                                                             |     22|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1912                                                                                                                                   |     13|
|209   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_101                                                                                                                                             |     28|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1911                                                                                                                                   |     19|
|211   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_102                                                                                                                                             |     25|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1910                                                                                                                                   |     16|
|213   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_103                                                                                                                                             |     30|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1909                                                                                                                                   |     20|
|215   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_104                                                                                                                                             |     23|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1908                                                                                                                                   |     14|
|217   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_105                                                                                                                                             |     23|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1907                                                                                                                                   |     14|
|219   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_106                                                                                                                                             |     24|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1906                                                                                                                                   |     14|
|221   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_107                                                                                                                                             |     28|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1905                                                                                                                                   |     19|
|223   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_108                                                                                                                                             |     23|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1904                                                                                                                                   |     14|
|225   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_109                                                                                                                                             |     27|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1903                                                                                                                                   |     18|
|227   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_110                                                                                                                                             |     24|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1902                                                                                                                                   |     15|
|229   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_111                                                                                                                                             |    104|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1901                                                                                                                                   |     95|
|231   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_112                                                                                                                                             |     22|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1900                                                                                                                                   |     13|
|233   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_113                                                                                                                                             |     76|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1899                                                                                                                                   |     67|
|235   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_114                                                                                                                                             |     24|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1898                                                                                                                                   |     15|
|237   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_115                                                                                                                                             |     28|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1897                                                                                                                                   |     19|
|239   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_116                                                                                                                                             |     22|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1896                                                                                                                                   |     13|
|241   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_117                                                                                                                                             |     29|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1895                                                                                                                                   |     20|
|243   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_118                                                                                                                                             |     23|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1894                                                                                                                                   |     14|
|245   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_119                                                                                                                                             |     26|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1893                                                                                                                                   |     17|
|247   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_120                                                                                                                                             |     23|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1892                                                                                                                                   |     13|
|249   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_121                                                                                                                                             |     29|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1891                                                                                                                                   |     20|
|251   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_122                                                                                                                                             |     23|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1890                                                                                                                                   |     14|
|253   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_123                                                                                                                                             |     31|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1889                                                                                                                                   |     20|
|255   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_124                                                                                                                                             |     23|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1888                                                                                                                                   |     14|
|257   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_125                                                                                                                                             |     30|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1887                                                                                                                                   |     21|
|259   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_126                                                                                                                                             |     23|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1886                                                                                                                                   |     14|
|261   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_127                                                                                                                                             |     28|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1885                                                                                                                                   |     19|
|263   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_128                                                                                                                                             |     23|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1884                                                                                                                                   |     13|
|265   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_129                                                                                                                                             |     31|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1883                                                                                                                                   |     22|
|267   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_130                                                                                                                                             |     23|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1882                                                                                                                                   |     14|
|269   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_131                                                                                                                                             |     28|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1881                                                                                                                                   |     19|
|271   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_132                                                                                                                                             |     23|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                        |     14|
|273   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s                                                                                           |  42027|
|274   |    mul_8s_7s_14_1_1_U124                                             |hls_dummy_mul_8s_7s_14_1_1                                                                                                                                             |      4|
|275   |    mul_8s_7s_14_1_1_U153                                             |hls_dummy_mul_8s_7s_14_1_1_1447                                                                                                                                        |      4|
|276   |    mul_8s_7s_14_1_1_U182                                             |hls_dummy_mul_8s_7s_14_1_1_1448                                                                                                                                        |      4|
|277   |    mul_8s_7s_14_1_1_U211                                             |hls_dummy_mul_8s_7s_14_1_1_1449                                                                                                                                        |      4|
|278   |    mul_8s_7s_14_1_1_U240                                             |hls_dummy_mul_8s_7s_14_1_1_1450                                                                                                                                        |      4|
|279   |    mul_8s_7s_14_1_1_U269                                             |hls_dummy_mul_8s_7s_14_1_1_1451                                                                                                                                        |      4|
|280   |    mul_8s_7s_14_1_1_U298                                             |hls_dummy_mul_8s_7s_14_1_1_1452                                                                                                                                        |      4|
|281   |    mul_8s_7s_14_1_1_U327                                             |hls_dummy_mul_8s_7s_14_1_1_1453                                                                                                                                        |      4|
|282   |    mul_8s_7s_14_1_1_U356                                             |hls_dummy_mul_8s_7s_14_1_1_1454                                                                                                                                        |      4|
|283   |    mul_8s_7s_14_1_1_U37                                              |hls_dummy_mul_8s_7s_14_1_1_1455                                                                                                                                        |      4|
|284   |    mul_8s_7s_14_1_1_U385                                             |hls_dummy_mul_8s_7s_14_1_1_1456                                                                                                                                        |      4|
|285   |    mul_8s_7s_14_1_1_U414                                             |hls_dummy_mul_8s_7s_14_1_1_1457                                                                                                                                        |      4|
|286   |    mul_8s_7s_14_1_1_U444                                             |hls_dummy_mul_8s_7s_14_1_1_1458                                                                                                                                        |     16|
|287   |    mul_8s_7s_14_1_1_U66                                              |hls_dummy_mul_8s_7s_14_1_1_1459                                                                                                                                        |      4|
|288   |    mul_8s_7s_14_1_1_U95                                              |hls_dummy_mul_8s_7s_14_1_1_1460                                                                                                                                        |      4|
|289   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_1461                                                                                                                                        |     28|
|290   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_1462                                                                                                                                        |     16|
|291   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_1463                                                                                                                                        |     25|
|292   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_1464                                                                                                                                        |     20|
|293   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_1465                                                                                                                                        |     16|
|294   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_1466                                                                                                                                        |     33|
|295   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_1467                                                                                                                                        |     16|
|296   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_1468                                                                                                                                        |     17|
|297   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_1469                                                                                                                                        |     25|
|298   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_1470                                                                                                                                        |     27|
|299   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_1471                                                                                                                                        |     28|
|300   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_1472                                                                                                                                        |     28|
|301   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_1473                                                                                                                                        |     21|
|302   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_1474                                                                                                                                        |     25|
|303   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_1475                                                                                                                                        |     20|
|304   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_1476                                                                                                                                        |     29|
|305   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_1477                                                                                                                                        |     16|
|306   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_1478                                                                                                                                        |     16|
|307   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_1479                                                                                                                                        |     20|
|308   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_1480                                                                                                                                        |     16|
|309   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_1481                                                                                                                                        |     33|
|310   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_1482                                                                                                                                        |     17|
|311   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_1483                                                                                                                                        |     28|
|312   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_1484                                                                                                                                        |     16|
|313   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_1485                                                                                                                                        |     21|
|314   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_1486                                                                                                                                        |     28|
|315   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_1487                                                                                                                                        |     17|
|316   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_1488                                                                                                                                        |     24|
|317   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_1489                                                                                                                                        |     20|
|318   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_1490                                                                                                                                        |     16|
|319   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_1491                                                                                                                                        |     16|
|320   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_1492                                                                                                                                        |     25|
|321   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_1493                                                                                                                                        |     28|
|322   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_1494                                                                                                                                        |     20|
|323   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_1495                                                                                                                                        |     16|
|324   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_1496                                                                                                                                        |     33|
|325   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_1497                                                                                                                                        |     16|
|326   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_1498                                                                                                                                        |     17|
|327   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_1499                                                                                                                                        |     25|
|328   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_1500                                                                                                                                        |     27|
|329   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_1501                                                                                                                                        |     28|
|330   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_1502                                                                                                                                        |     21|
|331   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_1503                                                                                                                                        |     27|
|332   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_1504                                                                                                                                        |     28|
|333   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_1505                                                                                                                                        |     20|
|334   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_1506                                                                                                                                        |     29|
|335   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_1507                                                                                                                                        |     16|
|336   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_1508                                                                                                                                        |     16|
|337   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_1509                                                                                                                                        |     20|
|338   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_1510                                                                                                                                        |     16|
|339   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_1511                                                                                                                                        |     33|
|340   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_1512                                                                                                                                        |     17|
|341   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_1513                                                                                                                                        |     16|
|342   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_1514                                                                                                                                        |     21|
|343   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_1515                                                                                                                                        |     28|
|344   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_1516                                                                                                                                        |     28|
|345   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_1517                                                                                                                                        |     17|
|346   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_1518                                                                                                                                        |     26|
|347   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_1519                                                                                                                                        |     20|
|348   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_1520                                                                                                                                        |     16|
|349   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_1521                                                                                                                                        |     16|
|350   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_1522                                                                                                                                        |     25|
|351   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_1523                                                                                                                                        |     20|
|352   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_1524                                                                                                                                        |     16|
|353   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_1525                                                                                                                                        |     28|
|354   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_1526                                                                                                                                        |     33|
|355   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_1527                                                                                                                                        |     16|
|356   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_1528                                                                                                                                        |     17|
|357   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_1529                                                                                                                                        |     25|
|358   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_1530                                                                                                                                        |     27|
|359   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_1531                                                                                                                                        |     28|
|360   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_1532                                                                                                                                        |     21|
|361   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_1533                                                                                                                                        |     28|
|362   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_1534                                                                                                                                        |     21|
|363   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_1535                                                                                                                                        |     29|
|364   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_1536                                                                                                                                        |     28|
|365   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_1537                                                                                                                                        |     16|
|366   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_1538                                                                                                                                        |     16|
|367   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_1539                                                                                                                                        |     20|
|368   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_1540                                                                                                                                        |     16|
|369   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_1541                                                                                                                                        |     33|
|370   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_1542                                                                                                                                        |     17|
|371   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_1543                                                                                                                                        |     16|
|372   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_1544                                                                                                                                        |     21|
|373   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_1545                                                                                                                                        |     28|
|374   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_1546                                                                                                                                        |     17|
|375   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_1547                                                                                                                                        |     28|
|376   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_1548                                                                                                                                        |     26|
|377   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_1549                                                                                                                                        |     21|
|378   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_1550                                                                                                                                        |     16|
|379   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_1551                                                                                                                                        |     16|
|380   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_1552                                                                                                                                        |     25|
|381   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_1553                                                                                                                                        |     20|
|382   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_1554                                                                                                                                        |     16|
|383   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_1555                                                                                                                                        |     33|
|384   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_1556                                                                                                                                        |     16|
|385   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_1557                                                                                                                                        |     28|
|386   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_1558                                                                                                                                        |     17|
|387   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_1559                                                                                                                                        |     26|
|388   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_1560                                                                                                                                        |     27|
|389   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_1561                                                                                                                                        |     28|
|390   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_1562                                                                                                                                        |     21|
|391   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_1563                                                                                                                                        |     28|
|392   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_1564                                                                                                                                        |     21|
|393   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_1565                                                                                                                                        |     31|
|394   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_1566                                                                                                                                        |     16|
|395   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_1567                                                                                                                                        |     16|
|396   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_1568                                                                                                                                        |     28|
|397   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_1569                                                                                                                                        |     20|
|398   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_1570                                                                                                                                        |     16|
|399   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_1571                                                                                                                                        |     33|
|400   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_1572                                                                                                                                        |     17|
|401   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_1573                                                                                                                                        |     16|
|402   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_1574                                                                                                                                        |     21|
|403   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_1575                                                                                                                                        |     28|
|404   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_1576                                                                                                                                        |     17|
|405   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_1577                                                                                                                                        |     26|
|406   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_1578                                                                                                                                        |     21|
|407   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_1579                                                                                                                                        |     28|
|408   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_1580                                                                                                                                        |     17|
|409   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_1581                                                                                                                                        |     16|
|410   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_1582                                                                                                                                        |     25|
|411   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_1583                                                                                                                                        |     20|
|412   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_1584                                                                                                                                        |     16|
|413   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_1585                                                                                                                                        |     33|
|414   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_1586                                                                                                                                        |     16|
|415   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_1587                                                                                                                                        |     17|
|416   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_1588                                                                                                                                        |     26|
|417   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_1589                                                                                                                                        |     28|
|418   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_1590                                                                                                                                        |     27|
|419   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_1591                                                                                                                                        |     28|
|420   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_1592                                                                                                                                        |     21|
|421   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_1593                                                                                                                                        |     28|
|422   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_1594                                                                                                                                        |     21|
|423   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_1595                                                                                                                                        |     31|
|424   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_1596                                                                                                                                        |     17|
|425   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_1597                                                                                                                                        |     16|
|426   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_1598                                                                                                                                        |     20|
|427   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_1599                                                                                                                                        |     16|
|428   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_1600                                                                                                                                        |     28|
|429   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_1601                                                                                                                                        |     33|
|430   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_1602                                                                                                                                        |     17|
|431   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_1603                                                                                                                                        |     16|
|432   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_1604                                                                                                                                        |     21|
|433   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_1605                                                                                                                                        |     28|
|434   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_1606                                                                                                                                        |     17|
|435   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_1607                                                                                                                                        |     26|
|436   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_1608                                                                                                                                        |     21|
|437   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_1609                                                                                                                                        |     17|
|438   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_1610                                                                                                                                        |     17|
|439   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_1611                                                                                                                                        |     25|
|440   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_1612                                                                                                                                        |     25|
|441   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_1613                                                                                                                                        |     20|
|442   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_1614                                                                                                                                        |     16|
|443   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_1615                                                                                                                                        |     33|
|444   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_1616                                                                                                                                        |     16|
|445   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_1617                                                                                                                                        |     17|
|446   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_1618                                                                                                                                        |     26|
|447   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_1619                                                                                                                                        |     27|
|448   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_1620                                                                                                                                        |     28|
|449   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_1621                                                                                                                                        |     25|
|450   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_1622                                                                                                                                        |     21|
|451   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_1623                                                                                                                                        |     28|
|452   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_1624                                                                                                                                        |     21|
|453   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_1625                                                                                                                                        |     31|
|454   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_1626                                                                                                                                        |     17|
|455   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_1627                                                                                                                                        |     17|
|456   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_1628                                                                                                                                        |     20|
|457   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_1629                                                                                                                                        |     16|
|458   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_1630                                                                                                                                        |     33|
|459   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_1631                                                                                                                                        |     17|
|460   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_1632                                                                                                                                        |     20|
|461   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_1633                                                                                                                                        |     16|
|462   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_1634                                                                                                                                        |     21|
|463   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_1635                                                                                                                                        |     28|
|464   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_1636                                                                                                                                        |     17|
|465   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_1637                                                                                                                                        |     26|
|466   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_1638                                                                                                                                        |     21|
|467   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_1639                                                                                                                                        |     17|
|468   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_1640                                                                                                                                        |     17|
|469   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_1641                                                                                                                                        |     27|
|470   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_1642                                                                                                                                        |     25|
|471   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_1643                                                                                                                                        |     20|
|472   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_1644                                                                                                                                        |     16|
|473   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_1645                                                                                                                                        |     33|
|474   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_1646                                                                                                                                        |     16|
|475   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_1647                                                                                                                                        |     17|
|476   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_1648                                                                                                                                        |     26|
|477   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_1649                                                                                                                                        |     28|
|478   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_1650                                                                                                                                        |     28|
|479   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_1651                                                                                                                                        |     21|
|480   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_1652                                                                                                                                        |     28|
|481   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_1653                                                                                                                                        |     20|
|482   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_1654                                                                                                                                        |     21|
|483   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_1655                                                                                                                                        |     31|
|484   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_1656                                                                                                                                        |     17|
|485   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_1657                                                                                                                                        |     17|
|486   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_1658                                                                                                                                        |     21|
|487   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_1659                                                                                                                                        |     16|
|488   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_1660                                                                                                                                        |     33|
|489   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_1661                                                                                                                                        |     17|
|490   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_1662                                                                                                                                        |     16|
|491   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_1663                                                                                                                                        |     21|
|492   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_1664                                                                                                                                        |     29|
|493   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_1665                                                                                                                                        |     28|
|494   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_1666                                                                                                                                        |     17|
|495   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_1667                                                                                                                                        |     26|
|496   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_1668                                                                                                                                        |     21|
|497   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_1669                                                                                                                                        |     17|
|498   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_1670                                                                                                                                        |     17|
|499   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_1671                                                                                                                                        |     28|
|500   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_1672                                                                                                                                        |     21|
|501   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_1673                                                                                                                                        |     16|
|502   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_1674                                                                                                                                        |     16|
|503   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_1675                                                                                                                                        |     33|
|504   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_1676                                                                                                                                        |     16|
|505   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_1677                                                                                                                                        |     17|
|506   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_1678                                                                                                                                        |     26|
|507   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_1679                                                                                                                                        |     28|
|508   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_1680                                                                                                                                        |     28|
|509   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_1681                                                                                                                                        |     21|
|510   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_1682                                                                                                                                        |     28|
|511   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_1683                                                                                                                                        |     21|
|512   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_1684                                                                                                                                        |     31|
|513   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_1685                                                                                                                                        |     16|
|514   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_1686                                                                                                                                        |     17|
|515   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_1687                                                                                                                                        |     17|
|516   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_1688                                                                                                                                        |     21|
|517   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_1689                                                                                                                                        |     17|
|518   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_1690                                                                                                                                        |     33|
|519   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_1691                                                                                                                                        |     17|
|520   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_1692                                                                                                                                        |     16|
|521   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_1693                                                                                                                                        |     21|
|522   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_1694                                                                                                                                        |     28|
|523   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_1695                                                                                                                                        |     17|
|524   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_1696                                                                                                                                        |     20|
|525   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_1697                                                                                                                                        |     26|
|526   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_1698                                                                                                                                        |     21|
|527   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_1699                                                                                                                                        |     17|
|528   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_1700                                                                                                                                        |     17|
|529   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_1701                                                                                                                                        |     28|
|530   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_1702                                                                                                                                        |     21|
|531   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_1703                                                                                                                                        |     17|
|532   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_1704                                                                                                                                        |     33|
|533   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_1705                                                                                                                                        |     16|
|534   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_1706                                                                                                                                        |     16|
|535   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_1707                                                                                                                                        |     17|
|536   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_1708                                                                                                                                        |     26|
|537   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_1709                                                                                                                                        |     28|
|538   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_1710                                                                                                                                        |     28|
|539   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_1711                                                                                                                                        |     21|
|540   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_1712                                                                                                                                        |     28|
|541   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_1713                                                                                                                                        |     21|
|542   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_1714                                                                                                                                        |     31|
|543   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_1715                                                                                                                                        |     17|
|544   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_1716                                                                                                                                        |     17|
|545   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_1717                                                                                                                                        |     33|
|546   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_1718                                                                                                                                        |     21|
|547   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_1719                                                                                                                                        |     17|
|548   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_1720                                                                                                                                        |     34|
|549   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_1721                                                                                                                                        |     17|
|550   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_1722                                                                                                                                        |     16|
|551   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_1723                                                                                                                                        |     21|
|552   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_1724                                                                                                                                        |     28|
|553   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_1725                                                                                                                                        |     17|
|554   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_1726                                                                                                                                        |     26|
|555   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_1727                                                                                                                                        |     21|
|556   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_1728                                                                                                                                        |     17|
|557   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_1729                                                                                                                                        |     17|
|558   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_1730                                                                                                                                        |     17|
|559   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_1731                                                                                                                                        |     28|
|560   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_1732                                                                                                                                        |     21|
|561   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_1733                                                                                                                                        |     17|
|562   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_1734                                                                                                                                        |     34|
|563   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_1735                                                                                                                                        |     16|
|564   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_1736                                                                                                                                        |     17|
|565   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_1737                                                                                                                                        |     26|
|566   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_1738                                                                                                                                        |     16|
|567   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_1739                                                                                                                                        |     28|
|568   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_1740                                                                                                                                        |     28|
|569   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_1741                                                                                                                                        |     21|
|570   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_1742                                                                                                                                        |     28|
|571   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_1743                                                                                                                                        |     21|
|572   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_1744                                                                                                                                        |     31|
|573   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_1745                                                                                                                                        |     17|
|574   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_1746                                                                                                                                        |     17|
|575   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_1747                                                                                                                                        |     21|
|576   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_1748                                                                                                                                        |     17|
|577   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_1749                                                                                                                                        |     35|
|578   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_1750                                                                                                                                        |     18|
|579   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_1751                                                                                                                                        |     16|
|580   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_1752                                                                                                                                        |     21|
|581   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_1753                                                                                                                                        |     28|
|582   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_1754                                                                                                                                        |     17|
|583   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_1755                                                                                                                                        |     26|
|584   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_1756                                                                                                                                        |     21|
|585   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_1757                                                                                                                                        |     17|
|586   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_1758                                                                                                                                        |     17|
|587   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_1759                                                                                                                                        |     20|
|588   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_1760                                                                                                                                        |     28|
|589   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_1761                                                                                                                                        |     21|
|590   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_1762                                                                                                                                        |     17|
|591   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_1763                                                                                                                                        |     35|
|592   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_1764                                                                                                                                        |     17|
|593   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_1765                                                                                                                                        |     17|
|594   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_1766                                                                                                                                        |     26|
|595   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_1767                                                                                                                                        |     28|
|596   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_1768                                                                                                                                        |     28|
|597   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_1769                                                                                                                                        |     25|
|598   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_1770                                                                                                                                        |     21|
|599   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_1771                                                                                                                                        |     28|
|600   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_1772                                                                                                                                        |     21|
|601   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_1773                                                                                                                                        |     31|
|602   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_1774                                                                                                                                        |     17|
|603   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_1775                                                                                                                                        |     17|
|604   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_1776                                                                                                                                        |     21|
|605   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_1777                                                                                                                                        |     17|
|606   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_1778                                                                                                                                        |     35|
|607   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_1779                                                                                                                                        |     18|
|608   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_1780                                                                                                                                        |     16|
|609   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_1781                                                                                                                                        |     17|
|610   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_1782                                                                                                                                        |     21|
|611   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_1783                                                                                                                                        |     28|
|612   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_1784                                                                                                                                        |     17|
|613   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_1785                                                                                                                                        |     26|
|614   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_1786                                                                                                                                        |     21|
|615   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_1787                                                                                                                                        |     17|
|616   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_1788                                                                                                                                        |     17|
|617   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_1789                                                                                                                                        |     28|
|618   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_1790                                                                                                                                        |     21|
|619   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_1791                                                                                                                                        |     24|
|620   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_1792                                                                                                                                        |     17|
|621   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_1793                                                                                                                                        |     35|
|622   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_1794                                                                                                                                        |     17|
|623   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_1795                                                                                                                                        |     18|
|624   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_1796                                                                                                                                        |     26|
|625   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_1797                                                                                                                                        |     28|
|626   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_1798                                                                                                                                        |     28|
|627   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_1799                                                                                                                                        |     21|
|628   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_1800                                                                                                                                        |     28|
|629   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_1801                                                                                                                                        |     20|
|630   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_1802                                                                                                                                        |     21|
|631   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_1803                                                                                                                                        |     21|
|632   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_1804                                                                                                                                        |     37|
|633   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_1805                                                                                                                                        |     17|
|634   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_1806                                                                                                                                        |     21|
|635   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_1807                                                                                                                                        |     17|
|636   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_1808                                                                                                                                        |     35|
|637   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_1809                                                                                                                                        |     18|
|638   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_1810                                                                                                                                        |     17|
|639   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_1811                                                                                                                                        |     49|
|640   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_1812                                                                                                                                        |     16|
|641   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_1813                                                                                                                                        |     21|
|642   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_1814                                                                                                                                        |     28|
|643   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_1815                                                                                                                                        |     17|
|644   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_1816                                                                                                                                        |     25|
|645   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_1817                                                                                                                                        |     21|
|646   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_1818                                                                                                                                        |     17|
|647   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_1819                                                                                                                                        |     17|
|648   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_1820                                                                                                                                        |     28|
|649   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_1821                                                                                                                                        |     21|
|650   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_1822                                                                                                                                        |     17|
|651   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_1823                                                                                                                                        |     16|
|652   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_1824                                                                                                                                        |     35|
|653   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_1825                                                                                                                                        |     17|
|654   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_1826                                                                                                                                        |     18|
|655   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_1827                                                                                                                                        |     28|
|656   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_1828                                                                                                                                        |     25|
|657   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_1829                                                                                                                                        |     20|
|658   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_1830                                                                                                                                        |     16|
|659   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_1831                                                                                                                                        |     33|
|660   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_1832                                                                                                                                        |     16|
|661   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_1833                                                                                                                                        |     17|
|662   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_1834                                                                                                                                        |     25|
|663   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_1835                                                                                                                                        |     27|
|664   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_1836                                                                                                                                        |     25|
|665   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_1837                                                                                                                                        |     20|
|666   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_1838                                                                                                                                        |     25|
|667   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_1839                                                                                                                                        |     20|
|668   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_1840                                                                                                                                        |     29|
|669   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_1841                                                                                                                                        |     16|
|670   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_1842                                                                                                                                        |     16|
|671   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_1843                                                                                                                                        |     20|
|672   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_1844                                                                                                                                        |     16|
|673   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_1845                                                                                                                                        |     33|
|674   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_1846                                                                                                                                        |     17|
|675   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_1847                                                                                                                                        |     16|
|676   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_1848                                                                                                                                        |     21|
|677   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_1849                                                                                                                                        |     26|
|678   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_1850                                                                                                                                        |     16|
|679   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_1851                                                                                                                                        |     24|
|680   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_1852                                                                                                                                        |     20|
|681   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_1853                                                                                                                                        |     16|
|682   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_1854                                                                                                                                        |     16|
|683   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_1855                                                                                                                                        |     25|
|684   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_1856                                                                                                                                        |     20|
|685   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_1857                                                                                                                                        |     16|
|686   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_1858                                                                                                                                        |     33|
|687   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_1859                                                                                                                                        |     16|
|688   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_1860                                                                                                                                        |     17|
|689   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_1861                                                                                                                                        |     25|
|690   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_1862                                                                                                                                        |     27|
|691   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_1863                                                                                                                                        |     27|
|692   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_1864                                                                                                                                        |     20|
|693   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_1865                                                                                                                                        |     25|
|694   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_1866                                                                                                                                        |     20|
|695   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_1867                                                                                                                                        |     29|
|696   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_1868                                                                                                                                        |     16|
|697   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_1869                                                                                                                                        |     16|
|698   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_1870                                                                                                                                        |     20|
|699   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_1871                                                                                                                                        |     16|
|700   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_1872                                                                                                                                        |     33|
|701   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_1873                                                                                                                                        |     17|
|702   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_1874                                                                                                                                        |     16|
|703   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_1875                                                                                                                                        |     21|
|704   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_1876                                                                                                                                        |     28|
|705   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_1877                                                                                                                                        |     16|
|706   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_1878                                                                                                                                        |     24|
|707   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_1879                                                                                                                                        |     20|
|708   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_1880                                                                                                                                        |     16|
|709   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb                                                                             |  23141|
|710   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s                                                                                           |  46455|
|711   |    mac_muladd_8s_5ns_14ns_14_1_1_U1003                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1                                                                                                                                |     11|
|712   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1446                                                                                                                   |     11|
|713   |    mac_muladd_8s_5ns_14ns_14_1_1_U1033                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_133                                                                                                                            |     11|
|714   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1445                                                                                                                   |     11|
|715   |    mac_muladd_8s_5ns_14ns_14_1_1_U1063                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_134                                                                                                                            |     11|
|716   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1444                                                                                                                   |     11|
|717   |    mac_muladd_8s_5ns_14ns_14_1_1_U1093                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_135                                                                                                                            |     11|
|718   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1443                                                                                                                   |     11|
|719   |    mac_muladd_8s_5ns_14ns_14_1_1_U1123                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_136                                                                                                                            |     11|
|720   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1442                                                                                                                   |     11|
|721   |    mac_muladd_8s_5ns_14ns_14_1_1_U1153                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_137                                                                                                                            |     11|
|722   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1441                                                                                                                   |     11|
|723   |    mac_muladd_8s_5ns_14ns_14_1_1_U1183                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_138                                                                                                                            |     11|
|724   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1440                                                                                                                   |     11|
|725   |    mac_muladd_8s_5ns_14ns_14_1_1_U1213                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_139                                                                                                                            |     11|
|726   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1439                                                                                                                   |     11|
|727   |    mac_muladd_8s_5ns_14ns_14_1_1_U1243                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_140                                                                                                                            |     11|
|728   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1438                                                                                                                   |     11|
|729   |    mac_muladd_8s_5ns_14ns_14_1_1_U1273                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_141                                                                                                                            |     11|
|730   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1437                                                                                                                   |     11|
|731   |    mac_muladd_8s_5ns_14ns_14_1_1_U1303                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_142                                                                                                                            |     11|
|732   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1436                                                                                                                   |     11|
|733   |    mac_muladd_8s_5ns_14ns_14_1_1_U1333                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_143                                                                                                                            |     11|
|734   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1435                                                                                                                   |     11|
|735   |    mac_muladd_8s_5ns_14ns_14_1_1_U1363                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_144                                                                                                                            |     11|
|736   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1434                                                                                                                   |     11|
|737   |    mac_muladd_8s_5ns_14ns_14_1_1_U1393                               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_145                                                                                                                            |     11|
|738   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_1433                                                                                                                   |     11|
|739   |    mac_muladd_8s_5ns_14ns_14_1_1_U973                                |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_146                                                                                                                            |     11|
|740   |      hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0_U               |hls_dummy_mac_muladd_8s_5ns_14ns_14_1_1_DSP48_0                                                                                                                        |     11|
|741   |    mac_muladd_8s_8s_14ns_14_1_1_U1000                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                                                                                                 |      5|
|742   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1432                                                                                                                    |      5|
|743   |    mac_muladd_8s_8s_14ns_14_1_1_U1001                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                                                                                             |      2|
|744   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1431                                                                                                                    |      2|
|745   |    mac_muladd_8s_8s_14ns_14_1_1_U1002                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                                                                                             |     16|
|746   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1430                                                                                                                    |     16|
|747   |    mac_muladd_8s_8s_14ns_14_1_1_U1004                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                                                                                             |      2|
|748   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1429                                                                                                                    |      2|
|749   |    mac_muladd_8s_8s_14ns_14_1_1_U1005                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                                                                                             |     22|
|750   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1428                                                                                                                    |     22|
|751   |    mac_muladd_8s_8s_14ns_14_1_1_U1006                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                                                                                             |      1|
|752   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1427                                                                                                                    |      1|
|753   |    mac_muladd_8s_8s_14ns_14_1_1_U1007                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                                                                                             |     16|
|754   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1426                                                                                                                    |     16|
|755   |    mac_muladd_8s_8s_14ns_14_1_1_U1008                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                                                                                             |     20|
|756   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1425                                                                                                                    |     20|
|757   |    mac_muladd_8s_8s_14ns_14_1_1_U1009                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                                                                                             |     19|
|758   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1424                                                                                                                    |     19|
|759   |    mac_muladd_8s_8s_14ns_14_1_1_U1010                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                                                                                             |      2|
|760   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1423                                                                                                                    |      2|
|761   |    mac_muladd_8s_8s_14ns_14_1_1_U1011                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                                                                                             |     16|
|762   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1422                                                                                                                    |     16|
|763   |    mac_muladd_8s_8s_14ns_14_1_1_U1012                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                                                                                             |     41|
|764   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1421                                                                                                                    |     41|
|765   |    mac_muladd_8s_8s_14ns_14_1_1_U1013                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                                                                                             |     14|
|766   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1420                                                                                                                    |     14|
|767   |    mac_muladd_8s_8s_14ns_14_1_1_U1014                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                                                                                             |      7|
|768   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1419                                                                                                                    |      7|
|769   |    mac_muladd_8s_8s_14ns_14_1_1_U1015                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                                                                                             |      4|
|770   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1418                                                                                                                    |      4|
|771   |    mac_muladd_8s_8s_14ns_14_1_1_U1016                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                                                                                             |      2|
|772   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1417                                                                                                                    |      2|
|773   |    mac_muladd_8s_8s_14ns_14_1_1_U1017                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                                                                                             |     17|
|774   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1416                                                                                                                    |     17|
|775   |    mac_muladd_8s_8s_14ns_14_1_1_U1018                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                                                                                             |      3|
|776   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1415                                                                                                                    |      3|
|777   |    mac_muladd_8s_8s_14ns_14_1_1_U1019                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                                                                                             |     27|
|778   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1414                                                                                                                    |     27|
|779   |    mac_muladd_8s_8s_14ns_14_1_1_U1020                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                                                                                             |     11|
|780   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1413                                                                                                                    |     11|
|781   |    mac_muladd_8s_8s_14ns_14_1_1_U1021                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                                                                                             |     17|
|782   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1412                                                                                                                    |     17|
|783   |    mac_muladd_8s_8s_14ns_14_1_1_U1022                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                                                                                             |     31|
|784   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1411                                                                                                                    |     31|
|785   |    mac_muladd_8s_8s_14ns_14_1_1_U1023                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                                                                                             |      8|
|786   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1410                                                                                                                    |      8|
|787   |    mac_muladd_8s_8s_14ns_14_1_1_U1024                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                                                                                             |      3|
|788   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1409                                                                                                                    |      3|
|789   |    mac_muladd_8s_8s_14ns_14_1_1_U1025                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                                                                                             |     17|
|790   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1408                                                                                                                    |     17|
|791   |    mac_muladd_8s_8s_14ns_14_1_1_U1026                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                                                                                             |     35|
|792   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1407                                                                                                                    |     35|
|793   |    mac_muladd_8s_8s_14ns_14_1_1_U1027                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                                                                                             |     15|
|794   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1406                                                                                                                    |     15|
|795   |    mac_muladd_8s_8s_14ns_14_1_1_U1028                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                                                                                             |      8|
|796   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1405                                                                                                                    |      8|
|797   |    mac_muladd_8s_8s_14ns_14_1_1_U1029                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                                                                                             |      5|
|798   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1404                                                                                                                    |      5|
|799   |    mac_muladd_8s_8s_14ns_14_1_1_U1030                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                                                                                             |      3|
|800   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1403                                                                                                                    |      3|
|801   |    mac_muladd_8s_8s_14ns_14_1_1_U1031                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                                                                                             |     16|
|802   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1402                                                                                                                    |     16|
|803   |    mac_muladd_8s_8s_14ns_14_1_1_U1032                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                                                                                             |      2|
|804   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1401                                                                                                                    |      2|
|805   |    mac_muladd_8s_8s_14ns_14_1_1_U1034                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                                                                                             |     10|
|806   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1400                                                                                                                    |     10|
|807   |    mac_muladd_8s_8s_14ns_14_1_1_U1035                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                                                                                             |      1|
|808   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1399                                                                                                                    |      1|
|809   |    mac_muladd_8s_8s_14ns_14_1_1_U1036                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                                                                                             |     16|
|810   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1398                                                                                                                    |     16|
|811   |    mac_muladd_8s_8s_14ns_14_1_1_U1037                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                                                                                             |     28|
|812   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1397                                                                                                                    |     28|
|813   |    mac_muladd_8s_8s_14ns_14_1_1_U1038                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                                                                                             |      7|
|814   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1396                                                                                                                    |      7|
|815   |    mac_muladd_8s_8s_14ns_14_1_1_U1039                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                                                                                             |      2|
|816   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1395                                                                                                                    |      2|
|817   |    mac_muladd_8s_8s_14ns_14_1_1_U1040                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                                                                                             |     16|
|818   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1394                                                                                                                    |     16|
|819   |    mac_muladd_8s_8s_14ns_14_1_1_U1041                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                                                                                             |     52|
|820   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1393                                                                                                                    |     52|
|821   |    mac_muladd_8s_8s_14ns_14_1_1_U1042                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                                                                                             |     14|
|822   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1392                                                                                                                    |     14|
|823   |    mac_muladd_8s_8s_14ns_14_1_1_U1043                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                                                                                             |      7|
|824   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1391                                                                                                                    |      7|
|825   |    mac_muladd_8s_8s_14ns_14_1_1_U1044                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                                                                                             |      4|
|826   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1390                                                                                                                    |      4|
|827   |    mac_muladd_8s_8s_14ns_14_1_1_U1045                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                                                                                             |      2|
|828   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1389                                                                                                                    |      2|
|829   |    mac_muladd_8s_8s_14ns_14_1_1_U1046                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                                                                                             |     17|
|830   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1388                                                                                                                    |     17|
|831   |    mac_muladd_8s_8s_14ns_14_1_1_U1047                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                                                                                             |      3|
|832   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1387                                                                                                                    |      3|
|833   |    mac_muladd_8s_8s_14ns_14_1_1_U1048                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                                                                                             |     19|
|834   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1386                                                                                                                    |     19|
|835   |    mac_muladd_8s_8s_14ns_14_1_1_U1049                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                                                                                             |     11|
|836   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1385                                                                                                                    |     11|
|837   |    mac_muladd_8s_8s_14ns_14_1_1_U1050                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                                                                                             |     17|
|838   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1384                                                                                                                    |     17|
|839   |    mac_muladd_8s_8s_14ns_14_1_1_U1051                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                                                                                             |     34|
|840   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1383                                                                                                                    |     34|
|841   |    mac_muladd_8s_8s_14ns_14_1_1_U1052                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                                                                                             |     32|
|842   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1382                                                                                                                    |     32|
|843   |    mac_muladd_8s_8s_14ns_14_1_1_U1053                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                                                                                             |      3|
|844   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1381                                                                                                                    |      3|
|845   |    mac_muladd_8s_8s_14ns_14_1_1_U1054                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                                                                                             |     17|
|846   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1380                                                                                                                    |     17|
|847   |    mac_muladd_8s_8s_14ns_14_1_1_U1055                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                                                                                             |     21|
|848   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1379                                                                                                                    |     21|
|849   |    mac_muladd_8s_8s_14ns_14_1_1_U1056                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                                                                                             |     15|
|850   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1378                                                                                                                    |     15|
|851   |    mac_muladd_8s_8s_14ns_14_1_1_U1057                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                                                                                             |      8|
|852   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1377                                                                                                                    |      8|
|853   |    mac_muladd_8s_8s_14ns_14_1_1_U1058                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                                                                                             |      5|
|854   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1376                                                                                                                    |      5|
|855   |    mac_muladd_8s_8s_14ns_14_1_1_U1059                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                                                                                             |      3|
|856   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1375                                                                                                                    |      3|
|857   |    mac_muladd_8s_8s_14ns_14_1_1_U1060                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                                                                                             |     16|
|858   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1374                                                                                                                    |     16|
|859   |    mac_muladd_8s_8s_14ns_14_1_1_U1061                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                                                                                             |      2|
|860   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1373                                                                                                                    |      2|
|861   |    mac_muladd_8s_8s_14ns_14_1_1_U1062                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                                                                                             |     31|
|862   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1372                                                                                                                    |     31|
|863   |    mac_muladd_8s_8s_14ns_14_1_1_U1064                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                                                                                             |      1|
|864   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1371                                                                                                                    |      1|
|865   |    mac_muladd_8s_8s_14ns_14_1_1_U1065                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                                                                                             |     16|
|866   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1370                                                                                                                    |     16|
|867   |    mac_muladd_8s_8s_14ns_14_1_1_U1066                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                                                                                             |     26|
|868   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1369                                                                                                                    |     26|
|869   |    mac_muladd_8s_8s_14ns_14_1_1_U1067                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                                                                                             |     29|
|870   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1368                                                                                                                    |     29|
|871   |    mac_muladd_8s_8s_14ns_14_1_1_U1068                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                                                                                             |      2|
|872   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1367                                                                                                                    |      2|
|873   |    mac_muladd_8s_8s_14ns_14_1_1_U1069                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                                                                                             |     16|
|874   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1366                                                                                                                    |     16|
|875   |    mac_muladd_8s_8s_14ns_14_1_1_U1070                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                                                                                             |     44|
|876   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1365                                                                                                                    |     44|
|877   |    mac_muladd_8s_8s_14ns_14_1_1_U1071                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                                                                                             |     14|
|878   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1364                                                                                                                    |     14|
|879   |    mac_muladd_8s_8s_14ns_14_1_1_U1072                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                                                                                             |      7|
|880   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1363                                                                                                                    |      7|
|881   |    mac_muladd_8s_8s_14ns_14_1_1_U1073                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                                                                                             |      4|
|882   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1362                                                                                                                    |      4|
|883   |    mac_muladd_8s_8s_14ns_14_1_1_U1074                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                                                                                             |      2|
|884   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1361                                                                                                                    |      2|
|885   |    mac_muladd_8s_8s_14ns_14_1_1_U1075                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                                                                                             |     17|
|886   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1360                                                                                                                    |     17|
|887   |    mac_muladd_8s_8s_14ns_14_1_1_U1076                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                                                                                             |      3|
|888   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1359                                                                                                                    |      3|
|889   |    mac_muladd_8s_8s_14ns_14_1_1_U1077                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                                                                                             |     31|
|890   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1358                                                                                                                    |     31|
|891   |    mac_muladd_8s_8s_14ns_14_1_1_U1078                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                                                                                             |     11|
|892   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1357                                                                                                                    |     11|
|893   |    mac_muladd_8s_8s_14ns_14_1_1_U1079                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                                                                                             |     17|
|894   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1356                                                                                                                    |     17|
|895   |    mac_muladd_8s_8s_14ns_14_1_1_U1080                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                                                                                             |     51|
|896   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1355                                                                                                                    |     51|
|897   |    mac_muladd_8s_8s_14ns_14_1_1_U1081                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                                                                                             |     11|
|898   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1354                                                                                                                    |     11|
|899   |    mac_muladd_8s_8s_14ns_14_1_1_U1082                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                                                                                             |      3|
|900   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1353                                                                                                                    |      3|
|901   |    mac_muladd_8s_8s_14ns_14_1_1_U1083                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                                                                                             |     17|
|902   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1352                                                                                                                    |     17|
|903   |    mac_muladd_8s_8s_14ns_14_1_1_U1084                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                                                                                             |     64|
|904   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1351                                                                                                                    |     64|
|905   |    mac_muladd_8s_8s_14ns_14_1_1_U1085                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                                                                                             |     15|
|906   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1350                                                                                                                    |     15|
|907   |    mac_muladd_8s_8s_14ns_14_1_1_U1086                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                                                                                             |      8|
|908   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1349                                                                                                                    |      8|
|909   |    mac_muladd_8s_8s_14ns_14_1_1_U1087                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                                                                                             |      5|
|910   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1348                                                                                                                    |      5|
|911   |    mac_muladd_8s_8s_14ns_14_1_1_U1088                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                                                                                             |      3|
|912   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1347                                                                                                                    |      3|
|913   |    mac_muladd_8s_8s_14ns_14_1_1_U1089                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                                                                                             |     16|
|914   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1346                                                                                                                    |     16|
|915   |    mac_muladd_8s_8s_14ns_14_1_1_U1090                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                                                                                             |      2|
|916   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1345                                                                                                                    |      2|
|917   |    mac_muladd_8s_8s_14ns_14_1_1_U1091                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                                                                                             |     43|
|918   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1344                                                                                                                    |     43|
|919   |    mac_muladd_8s_8s_14ns_14_1_1_U1092                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                                                                                             |      1|
|920   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1343                                                                                                                    |      1|
|921   |    mac_muladd_8s_8s_14ns_14_1_1_U1094                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                                                                                             |     16|
|922   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1342                                                                                                                    |     16|
|923   |    mac_muladd_8s_8s_14ns_14_1_1_U1095                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                                                                                             |     34|
|924   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1341                                                                                                                    |     34|
|925   |    mac_muladd_8s_8s_14ns_14_1_1_U1096                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                                                                                             |     38|
|926   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1340                                                                                                                    |     38|
|927   |    mac_muladd_8s_8s_14ns_14_1_1_U1097                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                                                                                             |      2|
|928   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1339                                                                                                                    |      2|
|929   |    mac_muladd_8s_8s_14ns_14_1_1_U1098                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                                                                                             |     16|
|930   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1338                                                                                                                    |     16|
|931   |    mac_muladd_8s_8s_14ns_14_1_1_U1099                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                                                                                             |     37|
|932   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1337                                                                                                                    |     37|
|933   |    mac_muladd_8s_8s_14ns_14_1_1_U1100                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                                                                                             |     14|
|934   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1336                                                                                                                    |     14|
|935   |    mac_muladd_8s_8s_14ns_14_1_1_U1101                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                                                                                             |      7|
|936   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1335                                                                                                                    |      7|
|937   |    mac_muladd_8s_8s_14ns_14_1_1_U1102                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                                                                                             |      4|
|938   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1334                                                                                                                    |      4|
|939   |    mac_muladd_8s_8s_14ns_14_1_1_U1103                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                                                                                             |      2|
|940   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1333                                                                                                                    |      2|
|941   |    mac_muladd_8s_8s_14ns_14_1_1_U1104                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                                                                                             |     17|
|942   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1332                                                                                                                    |     17|
|943   |    mac_muladd_8s_8s_14ns_14_1_1_U1105                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                                                                                             |      3|
|944   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1331                                                                                                                    |      3|
|945   |    mac_muladd_8s_8s_14ns_14_1_1_U1106                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                                                                                             |     17|
|946   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1330                                                                                                                    |     17|
|947   |    mac_muladd_8s_8s_14ns_14_1_1_U1107                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                                                                                             |     11|
|948   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1329                                                                                                                    |     11|
|949   |    mac_muladd_8s_8s_14ns_14_1_1_U1108                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                                                                                             |     17|
|950   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1328                                                                                                                    |     17|
|951   |    mac_muladd_8s_8s_14ns_14_1_1_U1109                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                                                                                             |     37|
|952   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1327                                                                                                                    |     37|
|953   |    mac_muladd_8s_8s_14ns_14_1_1_U1110                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                                                                                             |     14|
|954   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1326                                                                                                                    |     14|
|955   |    mac_muladd_8s_8s_14ns_14_1_1_U1111                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                                                                                             |      3|
|956   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1325                                                                                                                    |      3|
|957   |    mac_muladd_8s_8s_14ns_14_1_1_U1112                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                                                                                             |     17|
|958   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1324                                                                                                                    |     17|
|959   |    mac_muladd_8s_8s_14ns_14_1_1_U1113                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                                                                                             |     68|
|960   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1323                                                                                                                    |     68|
|961   |    mac_muladd_8s_8s_14ns_14_1_1_U1114                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                                                                                             |     15|
|962   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1322                                                                                                                    |     15|
|963   |    mac_muladd_8s_8s_14ns_14_1_1_U1115                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                                                                                             |      8|
|964   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1321                                                                                                                    |      8|
|965   |    mac_muladd_8s_8s_14ns_14_1_1_U1116                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                                                                                             |      5|
|966   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1320                                                                                                                    |      5|
|967   |    mac_muladd_8s_8s_14ns_14_1_1_U1117                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                                                                                             |      3|
|968   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1319                                                                                                                    |      3|
|969   |    mac_muladd_8s_8s_14ns_14_1_1_U1118                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                                                                                             |     17|
|970   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1318                                                                                                                    |     17|
|971   |    mac_muladd_8s_8s_14ns_14_1_1_U1119                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                                                                                             |      1|
|972   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1317                                                                                                                    |      1|
|973   |    mac_muladd_8s_8s_14ns_14_1_1_U1120                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                                                                                             |     37|
|974   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1316                                                                                                                    |     37|
|975   |    mac_muladd_8s_8s_14ns_14_1_1_U1121                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                                                                                             |      1|
|976   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1315                                                                                                                    |      1|
|977   |    mac_muladd_8s_8s_14ns_14_1_1_U1122                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                                                                                             |     17|
|978   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1314                                                                                                                    |     17|
|979   |    mac_muladd_8s_8s_14ns_14_1_1_U1124                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                                                                                             |     11|
|980   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1313                                                                                                                    |     11|
|981   |    mac_muladd_8s_8s_14ns_14_1_1_U1125                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                                                                                             |     56|
|982   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1312                                                                                                                    |     56|
|983   |    mac_muladd_8s_8s_14ns_14_1_1_U1126                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                                                                                             |      1|
|984   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1311                                                                                                                    |      1|
|985   |    mac_muladd_8s_8s_14ns_14_1_1_U1127                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                                                                                             |     17|
|986   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1310                                                                                                                    |     17|
|987   |    mac_muladd_8s_8s_14ns_14_1_1_U1128                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                                                                                             |     17|
|988   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1309                                                                                                                    |     17|
|989   |    mac_muladd_8s_8s_14ns_14_1_1_U1129                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                                                                                             |     20|
|990   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1308                                                                                                                    |     20|
|991   |    mac_muladd_8s_8s_14ns_14_1_1_U1130                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                                                                                             |      2|
|992   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1307                                                                                                                    |      2|
|993   |    mac_muladd_8s_8s_14ns_14_1_1_U1131                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                                                                                             |      4|
|994   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1306                                                                                                                    |      4|
|995   |    mac_muladd_8s_8s_14ns_14_1_1_U1132                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                                                                                             |      2|
|996   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1305                                                                                                                    |      2|
|997   |    mac_muladd_8s_8s_14ns_14_1_1_U1133                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                                                                                             |     18|
|998   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1304                                                                                                                    |     18|
|999   |    mac_muladd_8s_8s_14ns_14_1_1_U1134                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                                                                                             |      2|
|1000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1303                                                                                                                    |      2|
|1001  |    mac_muladd_8s_8s_14ns_14_1_1_U1135                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                                                                                             |     40|
|1002  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1302                                                                                                                    |     40|
|1003  |    mac_muladd_8s_8s_14ns_14_1_1_U1136                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                                                                                             |     18|
|1004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1301                                                                                                                    |     18|
|1005  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel      |      8|
|1006  |    mac_muladd_8s_8s_14ns_14_1_1_U1137                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                                                                                             |     18|
|1007  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1300                                                                                                                    |     18|
|1008  |    mac_muladd_8s_8s_14ns_14_1_1_U1138                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                                                                                             |     13|
|1009  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1299                                                                                                                    |     13|
|1010  |    mac_muladd_8s_8s_14ns_14_1_1_U1139                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                                                                                             |     52|
|1011  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1298                                                                                                                    |     52|
|1012  |    mac_muladd_8s_8s_14ns_14_1_1_U1140                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                                                                                             |      2|
|1013  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1297                                                                                                                    |      2|
|1014  |    mac_muladd_8s_8s_14ns_14_1_1_U1141                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                                                                                             |     18|
|1015  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1296                                                                                                                    |     18|
|1016  |    mac_muladd_8s_8s_14ns_14_1_1_U1142                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                                                                                             |     21|
|1017  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1295                                                                                                                    |     21|
|1018  |    mac_muladd_8s_8s_14ns_14_1_1_U1143                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                                                                                             |     21|
|1019  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1294                                                                                                                    |     21|
|1020  |    mac_muladd_8s_8s_14ns_14_1_1_U1144                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                                                                                             |      3|
|1021  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1293                                                                                                                    |      3|
|1022  |    mac_muladd_8s_8s_14ns_14_1_1_U1145                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                                                                                             |      5|
|1023  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1292                                                                                                                    |      5|
|1024  |    mac_muladd_8s_8s_14ns_14_1_1_U1146                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                                                                                             |      1|
|1025  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1291                                                                                                                    |      1|
|1026  |    mac_muladd_8s_8s_14ns_14_1_1_U1147                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                                                                                             |     16|
|1027  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1290                                                                                                                    |     16|
|1028  |    mac_muladd_8s_8s_14ns_14_1_1_U1148                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                                                                                             |      2|
|1029  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1289                                                                                                                    |      2|
|1030  |    mac_muladd_8s_8s_14ns_14_1_1_U1149                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                                                                                             |     22|
|1031  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1288                                                                                                                    |     22|
|1032  |    mac_muladd_8s_8s_14ns_14_1_1_U1150                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                                                                                             |      1|
|1033  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1287                                                                                                                    |      1|
|1034  |    mac_muladd_8s_8s_14ns_14_1_1_U1151                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                                                                                             |     16|
|1035  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1286                                                                                                                    |     16|
|1036  |    mac_muladd_8s_8s_14ns_14_1_1_U1152                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                                                                                             |     22|
|1037  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1285                                                                                                                    |     22|
|1038  |    mac_muladd_8s_8s_14ns_14_1_1_U1154                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                                                                                             |     25|
|1039  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1284                                                                                                                    |     25|
|1040  |    mac_muladd_8s_8s_14ns_14_1_1_U1155                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                                                                                             |      2|
|1041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1283                                                                                                                    |      2|
|1042  |    mac_muladd_8s_8s_14ns_14_1_1_U1156                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                                                                                             |     16|
|1043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1282                                                                                                                    |     16|
|1044  |    mac_muladd_8s_8s_14ns_14_1_1_U1157                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                                                                                             |     40|
|1045  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1281                                                                                                                    |     40|
|1046  |    mac_muladd_8s_8s_14ns_14_1_1_U1158                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                                                                                             |     14|
|1047  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1280                                                                                                                    |     14|
|1048  |    mac_muladd_8s_8s_14ns_14_1_1_U1159                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                                                                                             |      7|
|1049  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1279                                                                                                                    |      7|
|1050  |    mac_muladd_8s_8s_14ns_14_1_1_U1160                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                                                                                             |      4|
|1051  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1278                                                                                                                    |      4|
|1052  |    mac_muladd_8s_8s_14ns_14_1_1_U1161                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                                                                                             |      2|
|1053  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1277                                                                                                                    |      2|
|1054  |    mac_muladd_8s_8s_14ns_14_1_1_U1162                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                                                                                             |     17|
|1055  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1276                                                                                                                    |     17|
|1056  |    mac_muladd_8s_8s_14ns_14_1_1_U1163                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                                                                                             |      3|
|1057  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1275                                                                                                                    |      3|
|1058  |    mac_muladd_8s_8s_14ns_14_1_1_U1164                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                                                                                             |     13|
|1059  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1274                                                                                                                    |     13|
|1060  |    mac_muladd_8s_8s_14ns_14_1_1_U1165                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                                                                                             |     11|
|1061  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1273                                                                                                                    |     11|
|1062  |    mac_muladd_8s_8s_14ns_14_1_1_U1166                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                                                                                             |     17|
|1063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1272                                                                                                                    |     17|
|1064  |    mac_muladd_8s_8s_14ns_14_1_1_U1167                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                                                                                             |     35|
|1065  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1271                                                                                                                    |     35|
|1066  |    mac_muladd_8s_8s_14ns_14_1_1_U1168                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                                                                                             |      9|
|1067  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1270                                                                                                                    |      9|
|1068  |    mac_muladd_8s_8s_14ns_14_1_1_U1169                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                                                                                             |      3|
|1069  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1269                                                                                                                    |      3|
|1070  |    mac_muladd_8s_8s_14ns_14_1_1_U1170                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                                                                                             |     17|
|1071  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1268                                                                                                                    |     17|
|1072  |    mac_muladd_8s_8s_14ns_14_1_1_U1171                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                                                                                             |     46|
|1073  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1267                                                                                                                    |     46|
|1074  |    mac_muladd_8s_8s_14ns_14_1_1_U1172                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                                                                                             |     15|
|1075  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1266                                                                                                                    |     15|
|1076  |    mac_muladd_8s_8s_14ns_14_1_1_U1173                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                                                                                             |      8|
|1077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1265                                                                                                                    |      8|
|1078  |    mac_muladd_8s_8s_14ns_14_1_1_U1174                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                                                                                             |      5|
|1079  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1264                                                                                                                    |      5|
|1080  |    mac_muladd_8s_8s_14ns_14_1_1_U1175                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                                                                                             |      3|
|1081  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1263                                                                                                                    |      3|
|1082  |    mac_muladd_8s_8s_14ns_14_1_1_U1176                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                                                                                             |     17|
|1083  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1262                                                                                                                    |     17|
|1084  |    mac_muladd_8s_8s_14ns_14_1_1_U1177                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                                                                                             |      1|
|1085  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1261                                                                                                                    |      1|
|1086  |    mac_muladd_8s_8s_14ns_14_1_1_U1178                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                                                                                             |     22|
|1087  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1260                                                                                                                    |     22|
|1088  |    mac_muladd_8s_8s_14ns_14_1_1_U1179                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                                                                                             |      9|
|1089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1259                                                                                                                    |      9|
|1090  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__9   |      8|
|1091  |    mac_muladd_8s_8s_14ns_14_1_1_U1180                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                                                                                             |     17|
|1092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1258                                                                                                                    |     17|
|1093  |    mac_muladd_8s_8s_14ns_14_1_1_U1181                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                                                                                             |     11|
|1094  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1257                                                                                                                    |     11|
|1095  |    mac_muladd_8s_8s_14ns_14_1_1_U1182                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                                                                                             |     39|
|1096  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1256                                                                                                                    |     39|
|1097  |    mac_muladd_8s_8s_14ns_14_1_1_U1184                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                                                                                             |      1|
|1098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1255                                                                                                                    |      1|
|1099  |    mac_muladd_8s_8s_14ns_14_1_1_U1185                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                                                                                             |     17|
|1100  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1254                                                                                                                    |     17|
|1101  |    mac_muladd_8s_8s_14ns_14_1_1_U1186                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                                                                                             |     17|
|1102  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1253                                                                                                                    |     17|
|1103  |    mac_muladd_8s_8s_14ns_14_1_1_U1187                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                                                                                             |     20|
|1104  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1252                                                                                                                    |     20|
|1105  |    mac_muladd_8s_8s_14ns_14_1_1_U1188                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                                                                                             |      2|
|1106  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1251                                                                                                                    |      2|
|1107  |    mac_muladd_8s_8s_14ns_14_1_1_U1189                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                                                                                             |      4|
|1108  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1250                                                                                                                    |      4|
|1109  |    mac_muladd_8s_8s_14ns_14_1_1_U1190                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                                                                                             |      1|
|1110  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1249                                                                                                                    |      1|
|1111  |    mac_muladd_8s_8s_14ns_14_1_1_U1191                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                                                                                             |     18|
|1112  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1248                                                                                                                    |     18|
|1113  |    mac_muladd_8s_8s_14ns_14_1_1_U1192                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                                                                                             |      2|
|1114  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1247                                                                                                                    |      2|
|1115  |    mac_muladd_8s_8s_14ns_14_1_1_U1193                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                                                                                             |     25|
|1116  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1246                                                                                                                    |     25|
|1117  |    mac_muladd_8s_8s_14ns_14_1_1_U1194                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                                                                                             |     17|
|1118  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1245                                                                                                                    |     17|
|1119  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__5   |      8|
|1120  |    mac_muladd_8s_8s_14ns_14_1_1_U1195                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                                                                                             |     18|
|1121  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1244                                                                                                                    |     18|
|1122  |    mac_muladd_8s_8s_14ns_14_1_1_U1196                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                                                                                             |     13|
|1123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1243                                                                                                                    |     13|
|1124  |    mac_muladd_8s_8s_14ns_14_1_1_U1197                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                                                                                             |     37|
|1125  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1242                                                                                                                    |     37|
|1126  |    mac_muladd_8s_8s_14ns_14_1_1_U1198                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                                                                                             |      2|
|1127  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1241                                                                                                                    |      2|
|1128  |    mac_muladd_8s_8s_14ns_14_1_1_U1199                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                                                                                             |     18|
|1129  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1240                                                                                                                    |     18|
|1130  |    mac_muladd_8s_8s_14ns_14_1_1_U1200                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                                                                                             |     21|
|1131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1239                                                                                                                    |     21|
|1132  |    mac_muladd_8s_8s_14ns_14_1_1_U1201                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                                                                                             |     21|
|1133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1238                                                                                                                    |     21|
|1134  |    mac_muladd_8s_8s_14ns_14_1_1_U1202                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                                                                                             |      3|
|1135  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1237                                                                                                                    |      3|
|1136  |    mac_muladd_8s_8s_14ns_14_1_1_U1203                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                                                                                             |      5|
|1137  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1236                                                                                                                    |      5|
|1138  |    mac_muladd_8s_8s_14ns_14_1_1_U1204                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                                                                                             |      2|
|1139  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1235                                                                                                                    |      2|
|1140  |    mac_muladd_8s_8s_14ns_14_1_1_U1205                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                                                                                             |     17|
|1141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1234                                                                                                                    |     17|
|1142  |    mac_muladd_8s_8s_14ns_14_1_1_U1206                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                                                                                             |      1|
|1143  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1233                                                                                                                    |      1|
|1144  |    mac_muladd_8s_8s_14ns_14_1_1_U1207                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                                                                                             |     22|
|1145  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1232                                                                                                                    |     22|
|1146  |    mac_muladd_8s_8s_14ns_14_1_1_U1208                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                                                                                             |      9|
|1147  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1231                                                                                                                    |      9|
|1148  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__10  |      8|
|1149  |    mac_muladd_8s_8s_14ns_14_1_1_U1209                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                                                                                             |     17|
|1150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1230                                                                                                                    |     17|
|1151  |    mac_muladd_8s_8s_14ns_14_1_1_U1210                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                                                                                             |     11|
|1152  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1229                                                                                                                    |     11|
|1153  |    mac_muladd_8s_8s_14ns_14_1_1_U1211                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                                                                                             |     39|
|1154  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1228                                                                                                                    |     39|
|1155  |    mac_muladd_8s_8s_14ns_14_1_1_U1212                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                                                                                             |      2|
|1156  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1227                                                                                                                    |      2|
|1157  |    mac_muladd_8s_8s_14ns_14_1_1_U1214                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                                                                                             |     18|
|1158  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1226                                                                                                                    |     18|
|1159  |    mac_muladd_8s_8s_14ns_14_1_1_U1215                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                                                                                             |     18|
|1160  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1225                                                                                                                    |     18|
|1161  |    mac_muladd_8s_8s_14ns_14_1_1_U1216                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                                                                                             |     20|
|1162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1224                                                                                                                    |     20|
|1163  |    mac_muladd_8s_8s_14ns_14_1_1_U1217                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                                                                                             |      2|
|1164  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1223                                                                                                                    |      2|
|1165  |    mac_muladd_8s_8s_14ns_14_1_1_U1218                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                                                                                             |      4|
|1166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1222                                                                                                                    |      4|
|1167  |    mac_muladd_8s_8s_14ns_14_1_1_U1219                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                                                                                             |      1|
|1168  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1221                                                                                                                    |      1|
|1169  |    mac_muladd_8s_8s_14ns_14_1_1_U1220                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                                                                                             |     18|
|1170  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1220                                                                                                                    |     18|
|1171  |    mac_muladd_8s_8s_14ns_14_1_1_U1221                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                                                                                             |      2|
|1172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1219                                                                                                                    |      2|
|1173  |    mac_muladd_8s_8s_14ns_14_1_1_U1222                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                                                                                             |     25|
|1174  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1218                                                                                                                    |     25|
|1175  |    mac_muladd_8s_8s_14ns_14_1_1_U1223                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                                                                                             |     17|
|1176  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1217                                                                                                                    |     17|
|1177  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__14  |      8|
|1178  |    mac_muladd_8s_8s_14ns_14_1_1_U1224                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                                                                                             |     18|
|1179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1216                                                                                                                    |     18|
|1180  |    mac_muladd_8s_8s_14ns_14_1_1_U1225                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                                                                                             |     13|
|1181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1215                                                                                                                    |     13|
|1182  |    mac_muladd_8s_8s_14ns_14_1_1_U1226                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                                                                                             |     37|
|1183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1214                                                                                                                    |     37|
|1184  |    mac_muladd_8s_8s_14ns_14_1_1_U1227                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                                                                                             |      1|
|1185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1213                                                                                                                    |      1|
|1186  |    mac_muladd_8s_8s_14ns_14_1_1_U1228                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                                                                                             |     17|
|1187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1212                                                                                                                    |     17|
|1188  |    mac_muladd_8s_8s_14ns_14_1_1_U1229                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                                                                                             |     20|
|1189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1211                                                                                                                    |     20|
|1190  |    mac_muladd_8s_8s_14ns_14_1_1_U1230                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                                                                                             |     21|
|1191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1210                                                                                                                    |     21|
|1192  |    mac_muladd_8s_8s_14ns_14_1_1_U1231                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                                                                                             |      3|
|1193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1209                                                                                                                    |      3|
|1194  |    mac_muladd_8s_8s_14ns_14_1_1_U1232                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                                                                                             |      5|
|1195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1208                                                                                                                    |      5|
|1196  |    mac_muladd_8s_8s_14ns_14_1_1_U1233                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                                                                                             |      2|
|1197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1207                                                                                                                    |      2|
|1198  |    mac_muladd_8s_8s_14ns_14_1_1_U1234                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                                                                                             |     25|
|1199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1206                                                                                                                    |     25|
|1200  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__4   |      8|
|1201  |    mac_muladd_8s_8s_14ns_14_1_1_U1235                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                                                                                             |      1|
|1202  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1205                                                                                                                    |      1|
|1203  |    mac_muladd_8s_8s_14ns_14_1_1_U1236                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                                                                                             |     25|
|1204  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1204                                                                                                                    |     25|
|1205  |    mac_muladd_8s_8s_14ns_14_1_1_U1237                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                                                                                             |      1|
|1206  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1203                                                                                                                    |      1|
|1207  |    mac_muladd_8s_8s_14ns_14_1_1_U1238                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                                                                                             |     16|
|1208  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1202                                                                                                                    |     16|
|1209  |    mac_muladd_8s_8s_14ns_14_1_1_U1239                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                                                                                             |     33|
|1210  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1201                                                                                                                    |     33|
|1211  |    mac_muladd_8s_8s_14ns_14_1_1_U1240                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                                                                                             |     58|
|1212  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1200                                                                                                                    |     58|
|1213  |    mac_muladd_8s_8s_14ns_14_1_1_U1241                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                                                                                             |      1|
|1214  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1199                                                                                                                    |      1|
|1215  |    mac_muladd_8s_8s_14ns_14_1_1_U1242                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                                                                                             |     17|
|1216  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1198                                                                                                                    |     17|
|1217  |    mac_muladd_8s_8s_14ns_14_1_1_U1244                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                                                                                             |     14|
|1218  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1197                                                                                                                    |     14|
|1219  |    mac_muladd_8s_8s_14ns_14_1_1_U1245                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                                                                                             |     14|
|1220  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1196                                                                                                                    |     14|
|1221  |    mac_muladd_8s_8s_14ns_14_1_1_U1246                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                                                                                             |      7|
|1222  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1195                                                                                                                    |      7|
|1223  |    mac_muladd_8s_8s_14ns_14_1_1_U1247                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                                                                                             |      4|
|1224  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1194                                                                                                                    |      4|
|1225  |    mac_muladd_8s_8s_14ns_14_1_1_U1248                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                                                                                             |      2|
|1226  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1193                                                                                                                    |      2|
|1227  |    mac_muladd_8s_8s_14ns_14_1_1_U1249                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_386                                                                                                                             |     16|
|1228  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1192                                                                                                                    |     16|
|1229  |    mac_muladd_8s_8s_14ns_14_1_1_U1250                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_387                                                                                                                             |      3|
|1230  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1191                                                                                                                    |      3|
|1231  |    mac_muladd_8s_8s_14ns_14_1_1_U1251                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_388                                                                                                                             |     26|
|1232  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1190                                                                                                                    |     26|
|1233  |    mac_muladd_8s_8s_14ns_14_1_1_U1252                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_389                                                                                                                             |     11|
|1234  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1189                                                                                                                    |     11|
|1235  |    mac_muladd_8s_8s_14ns_14_1_1_U1253                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_390                                                                                                                             |     17|
|1236  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1188                                                                                                                    |     17|
|1237  |    mac_muladd_8s_8s_14ns_14_1_1_U1254                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_391                                                                                                                             |     49|
|1238  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1187                                                                                                                    |     49|
|1239  |    mac_muladd_8s_8s_14ns_14_1_1_U1255                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_392                                                                                                                             |     22|
|1240  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1186                                                                                                                    |     22|
|1241  |    mac_muladd_8s_8s_14ns_14_1_1_U1256                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_393                                                                                                                             |      9|
|1242  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1185                                                                                                                    |      9|
|1243  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__12  |      8|
|1244  |    mac_muladd_8s_8s_14ns_14_1_1_U1257                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_394                                                                                                                             |     25|
|1245  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1184                                                                                                                    |     25|
|1246  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__3   |      8|
|1247  |    mac_muladd_8s_8s_14ns_14_1_1_U1258                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_395                                                                                                                             |     53|
|1248  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1183                                                                                                                    |     53|
|1249  |    mac_muladd_8s_8s_14ns_14_1_1_U1259                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_396                                                                                                                             |     15|
|1250  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1182                                                                                                                    |     15|
|1251  |    mac_muladd_8s_8s_14ns_14_1_1_U1260                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_397                                                                                                                             |      8|
|1252  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1181                                                                                                                    |      8|
|1253  |    mac_muladd_8s_8s_14ns_14_1_1_U1261                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_398                                                                                                                             |      5|
|1254  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1180                                                                                                                    |      5|
|1255  |    mac_muladd_8s_8s_14ns_14_1_1_U1262                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_399                                                                                                                             |      3|
|1256  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1179                                                                                                                    |      3|
|1257  |    mac_muladd_8s_8s_14ns_14_1_1_U1263                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_400                                                                                                                             |     17|
|1258  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1178                                                                                                                    |     17|
|1259  |    mac_muladd_8s_8s_14ns_14_1_1_U1264                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_401                                                                                                                             |      3|
|1260  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1177                                                                                                                    |      3|
|1261  |    mac_muladd_8s_8s_14ns_14_1_1_U1265                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_402                                                                                                                             |     13|
|1262  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1176                                                                                                                    |     13|
|1263  |    mac_muladd_8s_8s_14ns_14_1_1_U1266                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_403                                                                                                                             |      8|
|1264  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1175                                                                                                                    |      8|
|1265  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__6   |      8|
|1266  |    mac_muladd_8s_8s_14ns_14_1_1_U1267                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_404                                                                                                                             |     17|
|1267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1174                                                                                                                    |     17|
|1268  |    mac_muladd_8s_8s_14ns_14_1_1_U1268                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_405                                                                                                                             |     52|
|1269  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1173                                                                                                                    |     52|
|1270  |    mac_muladd_8s_8s_14ns_14_1_1_U1269                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_406                                                                                                                             |     28|
|1271  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1172                                                                                                                    |     28|
|1272  |    mac_muladd_8s_8s_14ns_14_1_1_U1270                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_407                                                                                                                             |      3|
|1273  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1171                                                                                                                    |      3|
|1274  |    mac_muladd_8s_8s_14ns_14_1_1_U1271                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_408                                                                                                                             |     17|
|1275  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1170                                                                                                                    |     17|
|1276  |    mac_muladd_8s_8s_14ns_14_1_1_U1272                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_409                                                                                                                             |     59|
|1277  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1169                                                                                                                    |     59|
|1278  |    mac_muladd_8s_8s_14ns_14_1_1_U1274                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_410                                                                                                                             |     15|
|1279  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1168                                                                                                                    |     15|
|1280  |    mac_muladd_8s_8s_14ns_14_1_1_U1275                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_411                                                                                                                             |      8|
|1281  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1167                                                                                                                    |      8|
|1282  |    mac_muladd_8s_8s_14ns_14_1_1_U1276                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_412                                                                                                                             |      5|
|1283  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1166                                                                                                                    |      5|
|1284  |    mac_muladd_8s_8s_14ns_14_1_1_U1277                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_413                                                                                                                             |      2|
|1285  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1165                                                                                                                    |      2|
|1286  |    mac_muladd_8s_8s_14ns_14_1_1_U1278                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_414                                                                                                                             |     16|
|1287  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1164                                                                                                                    |     16|
|1288  |    mac_muladd_8s_8s_14ns_14_1_1_U1279                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_415                                                                                                                             |      2|
|1289  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1163                                                                                                                    |      2|
|1290  |    mac_muladd_8s_8s_14ns_14_1_1_U1280                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_416                                                                                                                             |     10|
|1291  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1162                                                                                                                    |     10|
|1292  |    mac_muladd_8s_8s_14ns_14_1_1_U1281                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_417                                                                                                                             |     18|
|1293  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1161                                                                                                                    |     18|
|1294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__7   |      8|
|1295  |    mac_muladd_8s_8s_14ns_14_1_1_U1282                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_418                                                                                                                             |     17|
|1296  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1160                                                                                                                    |     17|
|1297  |    mac_muladd_8s_8s_14ns_14_1_1_U1283                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_419                                                                                                                             |     47|
|1298  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1159                                                                                                                    |     47|
|1299  |    mac_muladd_8s_8s_14ns_14_1_1_U1284                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_420                                                                                                                             |      8|
|1300  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1158                                                                                                                    |      8|
|1301  |    mac_muladd_8s_8s_14ns_14_1_1_U1285                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_421                                                                                                                             |     10|
|1302  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1157                                                                                                                    |     10|
|1303  |    mac_muladd_8s_8s_14ns_14_1_1_U1286                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_422                                                                                                                             |      8|
|1304  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1156                                                                                                                    |      8|
|1305  |    mac_muladd_8s_8s_14ns_14_1_1_U1287                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_423                                                                                                                             |     58|
|1306  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1155                                                                                                                    |     58|
|1307  |    mac_muladd_8s_8s_14ns_14_1_1_U1288                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_424                                                                                                                             |     14|
|1308  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1154                                                                                                                    |     14|
|1309  |    mac_muladd_8s_8s_14ns_14_1_1_U1289                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_425                                                                                                                             |      7|
|1310  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1153                                                                                                                    |      7|
|1311  |    mac_muladd_8s_8s_14ns_14_1_1_U1290                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_426                                                                                                                             |      4|
|1312  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1152                                                                                                                    |      4|
|1313  |    mac_muladd_8s_8s_14ns_14_1_1_U1291                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_427                                                                                                                             |      9|
|1314  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1151                                                                                                                    |      9|
|1315  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1    |      8|
|1316  |    mac_muladd_8s_8s_14ns_14_1_1_U1292                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_428                                                                                                                             |      9|
|1317  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1150                                                                                                                    |      9|
|1318  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__13  |      8|
|1319  |    mac_muladd_8s_8s_14ns_14_1_1_U1293                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_429                                                                                                                             |     18|
|1320  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1149                                                                                                                    |     18|
|1321  |    mac_muladd_8s_8s_14ns_14_1_1_U1294                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_430                                                                                                                             |     41|
|1322  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1148                                                                                                                    |     41|
|1323  |    mac_muladd_8s_8s_14ns_14_1_1_U1295                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_431                                                                                                                             |      2|
|1324  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1147                                                                                                                    |      2|
|1325  |    mac_muladd_8s_8s_14ns_14_1_1_U1296                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_432                                                                                                                             |     18|
|1326  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1146                                                                                                                    |     18|
|1327  |    mac_muladd_8s_8s_14ns_14_1_1_U1297                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_433                                                                                                                             |     13|
|1328  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1145                                                                                                                    |     13|
|1329  |    mac_muladd_8s_8s_14ns_14_1_1_U1298                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_434                                                                                                                             |     57|
|1330  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1144                                                                                                                    |     57|
|1331  |    mac_muladd_8s_8s_14ns_14_1_1_U1299                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_435                                                                                                                             |      2|
|1332  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1143                                                                                                                    |      2|
|1333  |    mac_muladd_8s_8s_14ns_14_1_1_U1300                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_436                                                                                                                             |     18|
|1334  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1142                                                                                                                    |     18|
|1335  |    mac_muladd_8s_8s_14ns_14_1_1_U1301                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_437                                                                                                                             |     28|
|1336  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1141                                                                                                                    |     28|
|1337  |    mac_muladd_8s_8s_14ns_14_1_1_U1302                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_438                                                                                                                             |     21|
|1338  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1140                                                                                                                    |     21|
|1339  |    mac_muladd_8s_8s_14ns_14_1_1_U1304                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_439                                                                                                                             |      3|
|1340  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1139                                                                                                                    |      3|
|1341  |    mac_muladd_8s_8s_14ns_14_1_1_U1305                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_440                                                                                                                             |      5|
|1342  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1138                                                                                                                    |      5|
|1343  |    mac_muladd_8s_8s_14ns_14_1_1_U1306                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_441                                                                                                                             |      2|
|1344  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1137                                                                                                                    |      2|
|1345  |    mac_muladd_8s_8s_14ns_14_1_1_U1307                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_442                                                                                                                             |     17|
|1346  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1136                                                                                                                    |     17|
|1347  |    mac_muladd_8s_8s_14ns_14_1_1_U1308                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_443                                                                                                                             |      1|
|1348  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1135                                                                                                                    |      1|
|1349  |    mac_muladd_8s_8s_14ns_14_1_1_U1309                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_444                                                                                                                             |     40|
|1350  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1134                                                                                                                    |     40|
|1351  |    mac_muladd_8s_8s_14ns_14_1_1_U1310                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_445                                                                                                                             |     10|
|1352  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1133                                                                                                                    |     10|
|1353  |    mac_muladd_8s_8s_14ns_14_1_1_U1311                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_446                                                                                                                             |     17|
|1354  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1132                                                                                                                    |     17|
|1355  |    mac_muladd_8s_8s_14ns_14_1_1_U1312                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_447                                                                                                                             |     11|
|1356  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1131                                                                                                                    |     11|
|1357  |    mac_muladd_8s_8s_14ns_14_1_1_U1313                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_448                                                                                                                             |     52|
|1358  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1130                                                                                                                    |     52|
|1359  |    mac_muladd_8s_8s_14ns_14_1_1_U1314                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_449                                                                                                                             |      1|
|1360  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1129                                                                                                                    |      1|
|1361  |    mac_muladd_8s_8s_14ns_14_1_1_U1315                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_450                                                                                                                             |     17|
|1362  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1128                                                                                                                    |     17|
|1363  |    mac_muladd_8s_8s_14ns_14_1_1_U1316                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_451                                                                                                                             |     21|
|1364  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1127                                                                                                                    |     21|
|1365  |    mac_muladd_8s_8s_14ns_14_1_1_U1317                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_452                                                                                                                             |     20|
|1366  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1126                                                                                                                    |     20|
|1367  |    mac_muladd_8s_8s_14ns_14_1_1_U1318                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_453                                                                                                                             |      2|
|1368  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1125                                                                                                                    |      2|
|1369  |    mac_muladd_8s_8s_14ns_14_1_1_U1319                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_454                                                                                                                             |      4|
|1370  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1124                                                                                                                    |      4|
|1371  |    mac_muladd_8s_8s_14ns_14_1_1_U1320                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_455                                                                                                                             |      1|
|1372  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1123                                                                                                                    |      1|
|1373  |    mac_muladd_8s_8s_14ns_14_1_1_U1321                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_456                                                                                                                             |     32|
|1374  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1122                                                                                                                    |     32|
|1375  |    mac_muladd_8s_8s_14ns_14_1_1_U1322                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_457                                                                                                                             |      3|
|1376  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1121                                                                                                                    |      3|
|1377  |    mac_muladd_8s_8s_14ns_14_1_1_U1323                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_458                                                                                                                             |     26|
|1378  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1120                                                                                                                    |     26|
|1379  |    mac_muladd_8s_8s_14ns_14_1_1_U1324                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_459                                                                                                                             |      3|
|1380  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1119                                                                                                                    |      3|
|1381  |    mac_muladd_8s_8s_14ns_14_1_1_U1325                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_460                                                                                                                             |     19|
|1382  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1118                                                                                                                    |     19|
|1383  |    mac_muladd_8s_8s_14ns_14_1_1_U1326                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_461                                                                                                                             |     13|
|1384  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1117                                                                                                                    |     13|
|1385  |    mac_muladd_8s_8s_14ns_14_1_1_U1327                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_462                                                                                                                             |     45|
|1386  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1116                                                                                                                    |     45|
|1387  |    mac_muladd_8s_8s_14ns_14_1_1_U1328                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_463                                                                                                                             |     26|
|1388  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1115                                                                                                                    |     26|
|1389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__1   |      8|
|1390  |    mac_muladd_8s_8s_14ns_14_1_1_U1329                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_464                                                                                                                             |     37|
|1391  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1114                                                                                                                    |     37|
|1392  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2   |      8|
|1393  |    mac_muladd_8s_8s_14ns_14_1_1_U1330                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_465                                                                                                                             |     28|
|1394  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1113                                                                                                                    |     28|
|1395  |    mac_muladd_8s_8s_14ns_14_1_1_U1331                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_466                                                                                                                             |     22|
|1396  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1112                                                                                                                    |     22|
|1397  |    mac_muladd_8s_8s_14ns_14_1_1_U1332                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_467                                                                                                                             |      4|
|1398  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1111                                                                                                                    |      4|
|1399  |    mac_muladd_8s_8s_14ns_14_1_1_U1334                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_468                                                                                                                             |      6|
|1400  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1110                                                                                                                    |      6|
|1401  |    mac_muladd_8s_8s_14ns_14_1_1_U1335                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_469                                                                                                                             |      3|
|1402  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1109                                                                                                                    |      3|
|1403  |    mac_muladd_8s_8s_14ns_14_1_1_U1336                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_470                                                                                                                             |     20|
|1404  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1108                                                                                                                    |     20|
|1405  |    mac_muladd_8s_8s_14ns_14_1_1_U1337                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_471                                                                                                                             |      4|
|1406  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1107                                                                                                                    |      4|
|1407  |    mac_muladd_8s_8s_14ns_14_1_1_U1338                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_472                                                                                                                             |     23|
|1408  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1106                                                                                                                    |     23|
|1409  |    mac_muladd_8s_8s_14ns_14_1_1_U1339                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_473                                                                                                                             |     13|
|1410  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1105                                                                                                                    |     13|
|1411  |    mac_muladd_8s_8s_14ns_14_1_1_U1340                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_474                                                                                                                             |     20|
|1412  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1104                                                                                                                    |     20|
|1413  |    mac_muladd_8s_8s_14ns_14_1_1_U1341                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_475                                                                                                                             |     11|
|1414  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1103                                                                                                                    |     11|
|1415  |    mac_muladd_8s_8s_14ns_14_1_1_U1342                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_476                                                                                                                             |     37|
|1416  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1102                                                                                                                    |     37|
|1417  |    mac_muladd_8s_8s_14ns_14_1_1_U1343                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_477                                                                                                                             |      2|
|1418  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1101                                                                                                                    |      2|
|1419  |    mac_muladd_8s_8s_14ns_14_1_1_U1344                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_478                                                                                                                             |     16|
|1420  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1100                                                                                                                    |     16|
|1421  |    mac_muladd_8s_8s_14ns_14_1_1_U1345                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_479                                                                                                                             |     21|
|1422  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1099                                                                                                                    |     21|
|1423  |    mac_muladd_8s_8s_14ns_14_1_1_U1346                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_480                                                                                                                             |     12|
|1424  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1098                                                                                                                    |     12|
|1425  |    mac_muladd_8s_8s_14ns_14_1_1_U1347                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_481                                                                                                                             |      1|
|1426  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1097                                                                                                                    |      1|
|1427  |    mac_muladd_8s_8s_14ns_14_1_1_U1348                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_482                                                                                                                             |     15|
|1428  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1096                                                                                                                    |     15|
|1429  |    mac_muladd_8s_8s_14ns_14_1_1_U1349                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_483                                                                                                                             |      4|
|1430  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1095                                                                                                                    |      4|
|1431  |    mac_muladd_8s_8s_14ns_14_1_1_U1350                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_484                                                                                                                             |     17|
|1432  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1094                                                                                                                    |     17|
|1433  |    mac_muladd_8s_8s_14ns_14_1_1_U1351                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_485                                                                                                                             |      3|
|1434  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1093                                                                                                                    |      3|
|1435  |    mac_muladd_8s_8s_14ns_14_1_1_U1352                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_486                                                                                                                             |     13|
|1436  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1092                                                                                                                    |     13|
|1437  |    mac_muladd_8s_8s_14ns_14_1_1_U1353                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_487                                                                                                                             |      2|
|1438  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1091                                                                                                                    |      2|
|1439  |    mac_muladd_8s_8s_14ns_14_1_1_U1354                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_488                                                                                                                             |     17|
|1440  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1090                                                                                                                    |     17|
|1441  |    mac_muladd_8s_8s_14ns_14_1_1_U1355                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_489                                                                                                                             |     39|
|1442  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1089                                                                                                                    |     39|
|1443  |    mac_muladd_8s_8s_14ns_14_1_1_U1356                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_490                                                                                                                             |     18|
|1444  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1088                                                                                                                    |     18|
|1445  |    mac_muladd_8s_8s_14ns_14_1_1_U1357                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_491                                                                                                                             |      3|
|1446  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1087                                                                                                                    |      3|
|1447  |    mac_muladd_8s_8s_14ns_14_1_1_U1358                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_492                                                                                                                             |     17|
|1448  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1086                                                                                                                    |     17|
|1449  |    mac_muladd_8s_8s_14ns_14_1_1_U1359                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_493                                                                                                                             |     40|
|1450  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1085                                                                                                                    |     40|
|1451  |    mac_muladd_8s_8s_14ns_14_1_1_U1360                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_494                                                                                                                             |     15|
|1452  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1084                                                                                                                    |     15|
|1453  |    mac_muladd_8s_8s_14ns_14_1_1_U1361                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_495                                                                                                                             |      8|
|1454  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1083                                                                                                                    |      8|
|1455  |    mac_muladd_8s_8s_14ns_14_1_1_U1362                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_496                                                                                                                             |      5|
|1456  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1082                                                                                                                    |      5|
|1457  |    mac_muladd_8s_8s_14ns_14_1_1_U1364                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_497                                                                                                                             |      3|
|1458  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1081                                                                                                                    |      3|
|1459  |    mac_muladd_8s_8s_14ns_14_1_1_U1365                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_498                                                                                                                             |     16|
|1460  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1080                                                                                                                    |     16|
|1461  |    mac_muladd_8s_8s_14ns_14_1_1_U1366                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_499                                                                                                                             |      2|
|1462  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1079                                                                                                                    |      2|
|1463  |    mac_muladd_8s_8s_14ns_14_1_1_U1367                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_500                                                                                                                             |      6|
|1464  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1078                                                                                                                    |      6|
|1465  |    mac_muladd_8s_8s_14ns_14_1_1_U1368                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_501                                                                                                                             |     10|
|1466  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1077                                                                                                                    |     10|
|1467  |    mac_muladd_8s_8s_14ns_14_1_1_U1369                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_502                                                                                                                             |     16|
|1468  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1076                                                                                                                    |     16|
|1469  |    mac_muladd_8s_8s_14ns_14_1_1_U1370                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_503                                                                                                                             |     36|
|1470  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1075                                                                                                                    |     36|
|1471  |    mac_muladd_8s_8s_14ns_14_1_1_U1371                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_504                                                                                                                             |     13|
|1472  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1074                                                                                                                    |     13|
|1473  |    mac_muladd_8s_8s_14ns_14_1_1_U1372                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_505                                                                                                                             |      2|
|1474  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1073                                                                                                                    |      2|
|1475  |    mac_muladd_8s_8s_14ns_14_1_1_U1373                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_506                                                                                                                             |     16|
|1476  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1072                                                                                                                    |     16|
|1477  |    mac_muladd_8s_8s_14ns_14_1_1_U1374                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_507                                                                                                                             |     37|
|1478  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1071                                                                                                                    |     37|
|1479  |    mac_muladd_8s_8s_14ns_14_1_1_U1375                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_508                                                                                                                             |     14|
|1480  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1070                                                                                                                    |     14|
|1481  |    mac_muladd_8s_8s_14ns_14_1_1_U1376                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_509                                                                                                                             |      7|
|1482  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1069                                                                                                                    |      7|
|1483  |    mac_muladd_8s_8s_14ns_14_1_1_U1377                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_510                                                                                                                             |      4|
|1484  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1068                                                                                                                    |      4|
|1485  |    mac_muladd_8s_8s_14ns_14_1_1_U1378                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_511                                                                                                                             |      2|
|1486  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1067                                                                                                                    |      2|
|1487  |    mac_muladd_8s_8s_14ns_14_1_1_U1379                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_512                                                                                                                             |     17|
|1488  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1066                                                                                                                    |     17|
|1489  |    mac_muladd_8s_8s_14ns_14_1_1_U1380                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_513                                                                                                                             |      3|
|1490  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1065                                                                                                                    |      3|
|1491  |    mac_muladd_8s_8s_14ns_14_1_1_U1381                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_514                                                                                                                             |     23|
|1492  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1064                                                                                                                    |     23|
|1493  |    mac_muladd_8s_8s_14ns_14_1_1_U1382                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_515                                                                                                                             |      1|
|1494  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1063                                                                                                                    |      1|
|1495  |    mac_muladd_8s_8s_14ns_14_1_1_U1383                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_516                                                                                                                             |     17|
|1496  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1062                                                                                                                    |     17|
|1497  |    mac_muladd_8s_8s_14ns_14_1_1_U1384                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_517                                                                                                                             |     24|
|1498  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1061                                                                                                                    |     24|
|1499  |    mac_muladd_8s_8s_14ns_14_1_1_U1385                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_518                                                                                                                             |     18|
|1500  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1060                                                                                                                    |     18|
|1501  |    mac_muladd_8s_8s_14ns_14_1_1_U1386                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_519                                                                                                                             |      2|
|1502  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1059                                                                                                                    |      2|
|1503  |    mac_muladd_8s_8s_14ns_14_1_1_U1387                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_520                                                                                                                             |     17|
|1504  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1058                                                                                                                    |     17|
|1505  |    mac_muladd_8s_8s_14ns_14_1_1_U1388                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_521                                                                                                                             |     45|
|1506  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1057                                                                                                                    |     45|
|1507  |    mac_muladd_8s_8s_14ns_14_1_1_U1389                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_522                                                                                                                             |     15|
|1508  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1056                                                                                                                    |     15|
|1509  |    mac_muladd_8s_8s_14ns_14_1_1_U1390                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_523                                                                                                                             |      8|
|1510  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1055                                                                                                                    |      8|
|1511  |    mac_muladd_8s_8s_14ns_14_1_1_U1391                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_524                                                                                                                             |      5|
|1512  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1054                                                                                                                    |      5|
|1513  |    mac_muladd_8s_8s_14ns_14_1_1_U1392                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_525                                                                                                                             |      3|
|1514  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1053                                                                                                                    |      3|
|1515  |    mac_muladd_8s_8s_14ns_14_1_1_U1394                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_526                                                                                                                             |     16|
|1516  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1052                                                                                                                    |     16|
|1517  |    mac_muladd_8s_8s_14ns_14_1_1_U1395                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_527                                                                                                                             |      2|
|1518  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1051                                                                                                                    |      2|
|1519  |    mac_muladd_8s_8s_14ns_14_1_1_U1396                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_528                                                                                                                             |     13|
|1520  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1050                                                                                                                    |     13|
|1521  |    mac_muladd_8s_8s_14ns_14_1_1_U1397                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_529                                                                                                                             |     21|
|1522  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1049                                                                                                                    |     21|
|1523  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__11  |      8|
|1524  |    mac_muladd_8s_8s_14ns_14_1_1_U1398                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_530                                                                                                                             |     16|
|1525  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1048                                                                                                                    |     16|
|1526  |    mac_muladd_8s_8s_14ns_14_1_1_U1399                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_531                                                                                                                             |     31|
|1527  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1047                                                                                                                    |     31|
|1528  |    mac_muladd_8s_8s_14ns_14_1_1_U1400                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_532                                                                                                                             |      6|
|1529  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1046                                                                                                                    |      6|
|1530  |    mac_muladd_8s_8s_14ns_14_1_1_U1401                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_533                                                                                                                             |     28|
|1531  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1045                                                                                                                    |     28|
|1532  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__8   |      8|
|1533  |    mac_muladd_8s_8s_14ns_14_1_1_U1402                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_534                                                                                                                             |      1|
|1534  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1044                                                                                                                    |      1|
|1535  |    mac_muladd_8s_8s_14ns_14_1_1_U1403                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_535                                                                                                                             |     42|
|1536  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1043                                                                                                                    |     42|
|1537  |    mac_muladd_8s_8s_14ns_14_1_1_U1404                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_536                                                                                                                             |     14|
|1538  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1042                                                                                                                    |     14|
|1539  |    mac_muladd_8s_8s_14ns_14_1_1_U1405                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_537                                                                                                                             |      7|
|1540  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1041                                                                                                                    |      7|
|1541  |    mac_muladd_8s_8s_14ns_14_1_1_U1406                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_538                                                                                                                             |      4|
|1542  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1040                                                                                                                    |      4|
|1543  |    mac_muladd_8s_8s_14ns_14_1_1_U1407                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_539                                                                                                                             |      6|
|1544  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1039                                                                                                                    |      6|
|1545  |    mac_muladd_8s_8s_14ns_14_1_1_U974                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_540                                                                                                                             |     17|
|1546  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1038                                                                                                                    |     17|
|1547  |    mac_muladd_8s_8s_14ns_14_1_1_U975                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_541                                                                                                                             |      1|
|1548  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1037                                                                                                                    |      1|
|1549  |    mac_muladd_8s_8s_14ns_14_1_1_U976                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_542                                                                                                                             |     13|
|1550  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1036                                                                                                                    |     13|
|1551  |    mac_muladd_8s_8s_14ns_14_1_1_U977                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_543                                                                                                                             |      9|
|1552  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1035                                                                                                                    |      9|
|1553  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel       |      8|
|1554  |    mac_muladd_8s_8s_14ns_14_1_1_U978                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_544                                                                                                                             |     17|
|1555  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1034                                                                                                                    |     17|
|1556  |    mac_muladd_8s_8s_14ns_14_1_1_U979                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_545                                                                                                                             |     26|
|1557  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1033                                                                                                                    |     26|
|1558  |    mac_muladd_8s_8s_14ns_14_1_1_U980                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_546                                                                                                                             |     12|
|1559  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1032                                                                                                                    |     12|
|1560  |    mac_muladd_8s_8s_14ns_14_1_1_U981                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_547                                                                                                                             |      1|
|1561  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1031                                                                                                                    |      1|
|1562  |    mac_muladd_8s_8s_14ns_14_1_1_U982                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_548                                                                                                                             |     17|
|1563  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1030                                                                                                                    |     17|
|1564  |    mac_muladd_8s_8s_14ns_14_1_1_U983                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_549                                                                                                                             |     44|
|1565  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1029                                                                                                                    |     44|
|1566  |    mac_muladd_8s_8s_14ns_14_1_1_U984                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_550                                                                                                                             |     20|
|1567  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1028                                                                                                                    |     20|
|1568  |    mac_muladd_8s_8s_14ns_14_1_1_U985                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_551                                                                                                                             |      2|
|1569  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1027                                                                                                                    |      2|
|1570  |    mac_muladd_8s_8s_14ns_14_1_1_U986                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_552                                                                                                                             |      4|
|1571  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1026                                                                                                                    |      4|
|1572  |    mac_muladd_8s_8s_14ns_14_1_1_U987                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_553                                                                                                                             |      1|
|1573  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1025                                                                                                                    |      1|
|1574  |    mac_muladd_8s_8s_14ns_14_1_1_U988                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_554                                                                                                                             |     18|
|1575  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1024                                                                                                                    |     18|
|1576  |    mac_muladd_8s_8s_14ns_14_1_1_U989                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_555                                                                                                                             |      2|
|1577  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1023                                                                                                                    |      2|
|1578  |    mac_muladd_8s_8s_14ns_14_1_1_U990                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_556                                                                                                                             |     14|
|1579  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1022                                                                                                                    |     14|
|1580  |    mac_muladd_8s_8s_14ns_14_1_1_U991                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_557                                                                                                                             |     17|
|1581  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1021                                                                                                                    |     17|
|1582  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p_funnel__2    |      8|
|1583  |    mac_muladd_8s_8s_14ns_14_1_1_U992                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_558                                                                                                                             |     18|
|1584  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1020                                                                                                                    |     18|
|1585  |    mac_muladd_8s_8s_14ns_14_1_1_U993                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_559                                                                                                                             |     27|
|1586  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1019                                                                                                                    |     27|
|1587  |    mac_muladd_8s_8s_14ns_14_1_1_U994                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_560                                                                                                                             |      7|
|1588  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1018                                                                                                                    |      7|
|1589  |    mac_muladd_8s_8s_14ns_14_1_1_U995                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_561                                                                                                                             |      2|
|1590  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1017                                                                                                                    |      2|
|1591  |    mac_muladd_8s_8s_14ns_14_1_1_U996                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_562                                                                                                                             |     18|
|1592  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1016                                                                                                                    |     18|
|1593  |    mac_muladd_8s_8s_14ns_14_1_1_U997                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_563                                                                                                                             |     50|
|1594  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1015                                                                                                                    |     50|
|1595  |    mac_muladd_8s_8s_14ns_14_1_1_U998                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_564                                                                                                                             |     21|
|1596  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_1014                                                                                                                    |     21|
|1597  |    mac_muladd_8s_8s_14ns_14_1_1_U999                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_565                                                                                                                             |      3|
|1598  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1                                                                                                                         |      3|
|1599  |    mul_8s_8ns_14_1_1_U538                                            |hls_dummy_mul_8s_8ns_14_1_1                                                                                                                                            |      2|
|1600  |    mul_8s_8ns_14_1_1_U569                                            |hls_dummy_mul_8s_8ns_14_1_1_566                                                                                                                                        |      2|
|1601  |    mul_8s_8ns_14_1_1_U600                                            |hls_dummy_mul_8s_8ns_14_1_1_567                                                                                                                                        |      2|
|1602  |    mul_8s_8ns_14_1_1_U631                                            |hls_dummy_mul_8s_8ns_14_1_1_568                                                                                                                                        |      2|
|1603  |    mul_8s_8ns_14_1_1_U662                                            |hls_dummy_mul_8s_8ns_14_1_1_569                                                                                                                                        |      2|
|1604  |    mul_8s_8ns_14_1_1_U693                                            |hls_dummy_mul_8s_8ns_14_1_1_570                                                                                                                                        |      2|
|1605  |    mul_8s_8ns_14_1_1_U724                                            |hls_dummy_mul_8s_8ns_14_1_1_571                                                                                                                                        |      2|
|1606  |    mul_8s_8ns_14_1_1_U755                                            |hls_dummy_mul_8s_8ns_14_1_1_572                                                                                                                                        |      2|
|1607  |    mul_8s_8ns_14_1_1_U786                                            |hls_dummy_mul_8s_8ns_14_1_1_573                                                                                                                                        |      2|
|1608  |    mul_8s_8ns_14_1_1_U817                                            |hls_dummy_mul_8s_8ns_14_1_1_574                                                                                                                                        |      2|
|1609  |    mul_8s_8ns_14_1_1_U848                                            |hls_dummy_mul_8s_8ns_14_1_1_575                                                                                                                                        |      2|
|1610  |    mul_8s_8ns_14_1_1_U879                                            |hls_dummy_mul_8s_8ns_14_1_1_576                                                                                                                                        |      2|
|1611  |    mul_8s_8ns_14_1_1_U910                                            |hls_dummy_mul_8s_8ns_14_1_1_577                                                                                                                                        |      2|
|1612  |    mul_8s_8ns_14_1_1_U941                                            |hls_dummy_mul_8s_8ns_14_1_1_578                                                                                                                                        |      2|
|1613  |    mul_8s_8ns_14_1_1_U972                                            |hls_dummy_mul_8s_8ns_14_1_1_579                                                                                                                                        |      2|
|1614  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1                                                                                                                                             |      1|
|1615  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_580                                                                                                                                         |     17|
|1616  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_581                                                                                                                                         |     17|
|1617  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_582                                                                                                                                         |     17|
|1618  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_583                                                                                                                                         |     17|
|1619  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_584                                                                                                                                         |     17|
|1620  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_585                                                                                                                                         |     17|
|1621  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_586                                                                                                                                         |     22|
|1622  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_587                                                                                                                                         |     22|
|1623  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_588                                                                                                                                         |     17|
|1624  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_589                                                                                                                                         |     22|
|1625  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_590                                                                                                                                         |     17|
|1626  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_591                                                                                                                                         |     17|
|1627  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_592                                                                                                                                         |     17|
|1628  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_593                                                                                                                                         |     17|
|1629  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_594                                                                                                                                         |     17|
|1630  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_595                                                                                                                                         |     17|
|1631  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_596                                                                                                                                         |     17|
|1632  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_597                                                                                                                                         |     17|
|1633  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_598                                                                                                                                         |     17|
|1634  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_599                                                                                                                                         |     17|
|1635  |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_600                                                                                                                                         |     22|
|1636  |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_601                                                                                                                                         |     22|
|1637  |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_602                                                                                                                                         |     17|
|1638  |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_603                                                                                                                                         |     22|
|1639  |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_604                                                                                                                                         |     17|
|1640  |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_605                                                                                                                                         |     17|
|1641  |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_606                                                                                                                                         |     17|
|1642  |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_607                                                                                                                                         |     17|
|1643  |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_608                                                                                                                                         |     17|
|1644  |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_609                                                                                                                                         |      1|
|1645  |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_610                                                                                                                                         |     17|
|1646  |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_611                                                                                                                                         |     17|
|1647  |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_612                                                                                                                                         |     17|
|1648  |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_613                                                                                                                                         |     17|
|1649  |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_614                                                                                                                                         |     17|
|1650  |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_615                                                                                                                                         |     22|
|1651  |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_616                                                                                                                                         |     22|
|1652  |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_617                                                                                                                                         |     17|
|1653  |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_618                                                                                                                                         |     22|
|1654  |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_619                                                                                                                                         |     17|
|1655  |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_620                                                                                                                                         |     17|
|1656  |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_621                                                                                                                                         |     17|
|1657  |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_622                                                                                                                                         |     17|
|1658  |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_623                                                                                                                                         |     17|
|1659  |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_624                                                                                                                                         |     17|
|1660  |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_625                                                                                                                                         |     17|
|1661  |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_626                                                                                                                                         |     17|
|1662  |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_627                                                                                                                                         |     17|
|1663  |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_628                                                                                                                                         |     17|
|1664  |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_629                                                                                                                                         |     22|
|1665  |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_630                                                                                                                                         |     22|
|1666  |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_631                                                                                                                                         |     17|
|1667  |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_632                                                                                                                                         |     22|
|1668  |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_633                                                                                                                                         |     17|
|1669  |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_634                                                                                                                                         |     17|
|1670  |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_635                                                                                                                                         |     17|
|1671  |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_636                                                                                                                                         |     17|
|1672  |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_637                                                                                                                                         |     17|
|1673  |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_638                                                                                                                                         |     16|
|1674  |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_639                                                                                                                                         |      1|
|1675  |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_640                                                                                                                                         |     17|
|1676  |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_641                                                                                                                                         |     17|
|1677  |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_642                                                                                                                                         |     17|
|1678  |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_643                                                                                                                                         |     17|
|1679  |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_644                                                                                                                                         |     22|
|1680  |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_645                                                                                                                                         |     22|
|1681  |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_646                                                                                                                                         |     17|
|1682  |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_647                                                                                                                                         |     22|
|1683  |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_648                                                                                                                                         |     17|
|1684  |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_649                                                                                                                                         |     17|
|1685  |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_650                                                                                                                                         |     17|
|1686  |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_651                                                                                                                                         |     17|
|1687  |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_652                                                                                                                                         |     17|
|1688  |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_653                                                                                                                                         |     16|
|1689  |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_654                                                                                                                                         |     17|
|1690  |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_655                                                                                                                                         |     17|
|1691  |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_656                                                                                                                                         |     17|
|1692  |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_657                                                                                                                                         |     17|
|1693  |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_658                                                                                                                                         |     22|
|1694  |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_659                                                                                                                                         |     22|
|1695  |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_660                                                                                                                                         |     17|
|1696  |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_661                                                                                                                                         |     22|
|1697  |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_662                                                                                                                                         |     17|
|1698  |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_663                                                                                                                                         |     17|
|1699  |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_664                                                                                                                                         |     17|
|1700  |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_665                                                                                                                                         |     17|
|1701  |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_666                                                                                                                                         |     17|
|1702  |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_667                                                                                                                                         |     16|
|1703  |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_668                                                                                                                                         |     16|
|1704  |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_669                                                                                                                                         |      1|
|1705  |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_670                                                                                                                                         |     17|
|1706  |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_671                                                                                                                                         |     17|
|1707  |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_672                                                                                                                                         |     17|
|1708  |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_673                                                                                                                                         |     22|
|1709  |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_674                                                                                                                                         |     22|
|1710  |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_675                                                                                                                                         |     17|
|1711  |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_676                                                                                                                                         |     22|
|1712  |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_677                                                                                                                                         |     17|
|1713  |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_678                                                                                                                                         |     17|
|1714  |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_679                                                                                                                                         |     17|
|1715  |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_680                                                                                                                                         |     17|
|1716  |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_681                                                                                                                                         |     17|
|1717  |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_682                                                                                                                                         |     16|
|1718  |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_683                                                                                                                                         |     16|
|1719  |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_684                                                                                                                                         |     17|
|1720  |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_685                                                                                                                                         |     17|
|1721  |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_686                                                                                                                                         |     17|
|1722  |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_687                                                                                                                                         |     22|
|1723  |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_688                                                                                                                                         |     22|
|1724  |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_689                                                                                                                                         |     17|
|1725  |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_690                                                                                                                                         |     22|
|1726  |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_691                                                                                                                                         |     17|
|1727  |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_692                                                                                                                                         |     17|
|1728  |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_693                                                                                                                                         |     17|
|1729  |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_694                                                                                                                                         |     17|
|1730  |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_695                                                                                                                                         |     17|
|1731  |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_696                                                                                                                                         |     16|
|1732  |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_697                                                                                                                                         |     16|
|1733  |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_698                                                                                                                                         |     16|
|1734  |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_699                                                                                                                                         |      1|
|1735  |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_700                                                                                                                                         |     17|
|1736  |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_701                                                                                                                                         |     17|
|1737  |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_702                                                                                                                                         |     22|
|1738  |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_703                                                                                                                                         |     22|
|1739  |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_704                                                                                                                                         |     17|
|1740  |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_705                                                                                                                                         |     22|
|1741  |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_706                                                                                                                                         |     17|
|1742  |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_707                                                                                                                                         |     17|
|1743  |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_708                                                                                                                                         |     17|
|1744  |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_709                                                                                                                                         |     17|
|1745  |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_710                                                                                                                                         |     17|
|1746  |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_711                                                                                                                                         |     16|
|1747  |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_712                                                                                                                                         |     16|
|1748  |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_713                                                                                                                                         |     16|
|1749  |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_714                                                                                                                                         |     17|
|1750  |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_715                                                                                                                                         |     17|
|1751  |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_716                                                                                                                                         |     22|
|1752  |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_717                                                                                                                                         |     22|
|1753  |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_718                                                                                                                                         |     17|
|1754  |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_719                                                                                                                                         |     22|
|1755  |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_720                                                                                                                                         |     17|
|1756  |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_721                                                                                                                                         |     17|
|1757  |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_722                                                                                                                                         |     17|
|1758  |    mul_8s_8s_14_1_1_U672                                             |hls_dummy_mul_8s_8s_14_1_1_723                                                                                                                                         |     17|
|1759  |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_724                                                                                                                                         |     17|
|1760  |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_725                                                                                                                                         |     16|
|1761  |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_726                                                                                                                                         |     16|
|1762  |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_727                                                                                                                                         |     16|
|1763  |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_728                                                                                                                                         |     16|
|1764  |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_729                                                                                                                                         |      1|
|1765  |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_730                                                                                                                                         |     17|
|1766  |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_731                                                                                                                                         |     22|
|1767  |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_732                                                                                                                                         |     22|
|1768  |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_733                                                                                                                                         |     17|
|1769  |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_734                                                                                                                                         |     22|
|1770  |    mul_8s_8s_14_1_1_U684                                             |hls_dummy_mul_8s_8s_14_1_1_735                                                                                                                                         |     17|
|1771  |    mul_8s_8s_14_1_1_U685                                             |hls_dummy_mul_8s_8s_14_1_1_736                                                                                                                                         |     17|
|1772  |    mul_8s_8s_14_1_1_U686                                             |hls_dummy_mul_8s_8s_14_1_1_737                                                                                                                                         |     17|
|1773  |    mul_8s_8s_14_1_1_U687                                             |hls_dummy_mul_8s_8s_14_1_1_738                                                                                                                                         |     17|
|1774  |    mul_8s_8s_14_1_1_U688                                             |hls_dummy_mul_8s_8s_14_1_1_739                                                                                                                                         |     17|
|1775  |    mul_8s_8s_14_1_1_U689                                             |hls_dummy_mul_8s_8s_14_1_1_740                                                                                                                                         |     16|
|1776  |    mul_8s_8s_14_1_1_U690                                             |hls_dummy_mul_8s_8s_14_1_1_741                                                                                                                                         |     16|
|1777  |    mul_8s_8s_14_1_1_U691                                             |hls_dummy_mul_8s_8s_14_1_1_742                                                                                                                                         |     17|
|1778  |    mul_8s_8s_14_1_1_U692                                             |hls_dummy_mul_8s_8s_14_1_1_743                                                                                                                                         |     16|
|1779  |    mul_8s_8s_14_1_1_U694                                             |hls_dummy_mul_8s_8s_14_1_1_744                                                                                                                                         |     17|
|1780  |    mul_8s_8s_14_1_1_U695                                             |hls_dummy_mul_8s_8s_14_1_1_745                                                                                                                                         |     22|
|1781  |    mul_8s_8s_14_1_1_U696                                             |hls_dummy_mul_8s_8s_14_1_1_746                                                                                                                                         |     22|
|1782  |    mul_8s_8s_14_1_1_U697                                             |hls_dummy_mul_8s_8s_14_1_1_747                                                                                                                                         |     17|
|1783  |    mul_8s_8s_14_1_1_U698                                             |hls_dummy_mul_8s_8s_14_1_1_748                                                                                                                                         |     22|
|1784  |    mul_8s_8s_14_1_1_U699                                             |hls_dummy_mul_8s_8s_14_1_1_749                                                                                                                                         |     17|
|1785  |    mul_8s_8s_14_1_1_U700                                             |hls_dummy_mul_8s_8s_14_1_1_750                                                                                                                                         |     17|
|1786  |    mul_8s_8s_14_1_1_U701                                             |hls_dummy_mul_8s_8s_14_1_1_751                                                                                                                                         |     17|
|1787  |    mul_8s_8s_14_1_1_U702                                             |hls_dummy_mul_8s_8s_14_1_1_752                                                                                                                                         |     17|
|1788  |    mul_8s_8s_14_1_1_U703                                             |hls_dummy_mul_8s_8s_14_1_1_753                                                                                                                                         |     17|
|1789  |    mul_8s_8s_14_1_1_U704                                             |hls_dummy_mul_8s_8s_14_1_1_754                                                                                                                                         |     16|
|1790  |    mul_8s_8s_14_1_1_U705                                             |hls_dummy_mul_8s_8s_14_1_1_755                                                                                                                                         |     16|
|1791  |    mul_8s_8s_14_1_1_U706                                             |hls_dummy_mul_8s_8s_14_1_1_756                                                                                                                                         |     16|
|1792  |    mul_8s_8s_14_1_1_U707                                             |hls_dummy_mul_8s_8s_14_1_1_757                                                                                                                                         |     16|
|1793  |    mul_8s_8s_14_1_1_U708                                             |hls_dummy_mul_8s_8s_14_1_1_758                                                                                                                                         |     16|
|1794  |    mul_8s_8s_14_1_1_U709                                             |hls_dummy_mul_8s_8s_14_1_1_759                                                                                                                                         |      1|
|1795  |    mul_8s_8s_14_1_1_U710                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                                                                                                         |     22|
|1796  |    mul_8s_8s_14_1_1_U711                                             |hls_dummy_mul_8s_8s_14_1_1_761                                                                                                                                         |     22|
|1797  |    mul_8s_8s_14_1_1_U712                                             |hls_dummy_mul_8s_8s_14_1_1_762                                                                                                                                         |     17|
|1798  |    mul_8s_8s_14_1_1_U713                                             |hls_dummy_mul_8s_8s_14_1_1_763                                                                                                                                         |     22|
|1799  |    mul_8s_8s_14_1_1_U714                                             |hls_dummy_mul_8s_8s_14_1_1_764                                                                                                                                         |     17|
|1800  |    mul_8s_8s_14_1_1_U715                                             |hls_dummy_mul_8s_8s_14_1_1_765                                                                                                                                         |     17|
|1801  |    mul_8s_8s_14_1_1_U716                                             |hls_dummy_mul_8s_8s_14_1_1_766                                                                                                                                         |     17|
|1802  |    mul_8s_8s_14_1_1_U717                                             |hls_dummy_mul_8s_8s_14_1_1_767                                                                                                                                         |     17|
|1803  |    mul_8s_8s_14_1_1_U718                                             |hls_dummy_mul_8s_8s_14_1_1_768                                                                                                                                         |     17|
|1804  |    mul_8s_8s_14_1_1_U719                                             |hls_dummy_mul_8s_8s_14_1_1_769                                                                                                                                         |     16|
|1805  |    mul_8s_8s_14_1_1_U720                                             |hls_dummy_mul_8s_8s_14_1_1_770                                                                                                                                         |     16|
|1806  |    mul_8s_8s_14_1_1_U721                                             |hls_dummy_mul_8s_8s_14_1_1_771                                                                                                                                         |     16|
|1807  |    mul_8s_8s_14_1_1_U722                                             |hls_dummy_mul_8s_8s_14_1_1_772                                                                                                                                         |     16|
|1808  |    mul_8s_8s_14_1_1_U723                                             |hls_dummy_mul_8s_8s_14_1_1_773                                                                                                                                         |     16|
|1809  |    mul_8s_8s_14_1_1_U725                                             |hls_dummy_mul_8s_8s_14_1_1_774                                                                                                                                         |     22|
|1810  |    mul_8s_8s_14_1_1_U726                                             |hls_dummy_mul_8s_8s_14_1_1_775                                                                                                                                         |     22|
|1811  |    mul_8s_8s_14_1_1_U727                                             |hls_dummy_mul_8s_8s_14_1_1_776                                                                                                                                         |     17|
|1812  |    mul_8s_8s_14_1_1_U728                                             |hls_dummy_mul_8s_8s_14_1_1_777                                                                                                                                         |     22|
|1813  |    mul_8s_8s_14_1_1_U729                                             |hls_dummy_mul_8s_8s_14_1_1_778                                                                                                                                         |     17|
|1814  |    mul_8s_8s_14_1_1_U730                                             |hls_dummy_mul_8s_8s_14_1_1_779                                                                                                                                         |     17|
|1815  |    mul_8s_8s_14_1_1_U731                                             |hls_dummy_mul_8s_8s_14_1_1_780                                                                                                                                         |     17|
|1816  |    mul_8s_8s_14_1_1_U732                                             |hls_dummy_mul_8s_8s_14_1_1_781                                                                                                                                         |     17|
|1817  |    mul_8s_8s_14_1_1_U733                                             |hls_dummy_mul_8s_8s_14_1_1_782                                                                                                                                         |     17|
|1818  |    mul_8s_8s_14_1_1_U734                                             |hls_dummy_mul_8s_8s_14_1_1_783                                                                                                                                         |     16|
|1819  |    mul_8s_8s_14_1_1_U735                                             |hls_dummy_mul_8s_8s_14_1_1_784                                                                                                                                         |     16|
|1820  |    mul_8s_8s_14_1_1_U736                                             |hls_dummy_mul_8s_8s_14_1_1_785                                                                                                                                         |     17|
|1821  |    mul_8s_8s_14_1_1_U737                                             |hls_dummy_mul_8s_8s_14_1_1_786                                                                                                                                         |     16|
|1822  |    mul_8s_8s_14_1_1_U738                                             |hls_dummy_mul_8s_8s_14_1_1_787                                                                                                                                         |     16|
|1823  |    mul_8s_8s_14_1_1_U739                                             |hls_dummy_mul_8s_8s_14_1_1_788                                                                                                                                         |     16|
|1824  |    mul_8s_8s_14_1_1_U740                                             |hls_dummy_mul_8s_8s_14_1_1_789                                                                                                                                         |      1|
|1825  |    mul_8s_8s_14_1_1_U741                                             |hls_dummy_mul_8s_8s_14_1_1_790                                                                                                                                         |     22|
|1826  |    mul_8s_8s_14_1_1_U742                                             |hls_dummy_mul_8s_8s_14_1_1_791                                                                                                                                         |     17|
|1827  |    mul_8s_8s_14_1_1_U743                                             |hls_dummy_mul_8s_8s_14_1_1_792                                                                                                                                         |     22|
|1828  |    mul_8s_8s_14_1_1_U744                                             |hls_dummy_mul_8s_8s_14_1_1_793                                                                                                                                         |     17|
|1829  |    mul_8s_8s_14_1_1_U745                                             |hls_dummy_mul_8s_8s_14_1_1_794                                                                                                                                         |     17|
|1830  |    mul_8s_8s_14_1_1_U746                                             |hls_dummy_mul_8s_8s_14_1_1_795                                                                                                                                         |     17|
|1831  |    mul_8s_8s_14_1_1_U747                                             |hls_dummy_mul_8s_8s_14_1_1_796                                                                                                                                         |     17|
|1832  |    mul_8s_8s_14_1_1_U748                                             |hls_dummy_mul_8s_8s_14_1_1_797                                                                                                                                         |     17|
|1833  |    mul_8s_8s_14_1_1_U749                                             |hls_dummy_mul_8s_8s_14_1_1_798                                                                                                                                         |     16|
|1834  |    mul_8s_8s_14_1_1_U750                                             |hls_dummy_mul_8s_8s_14_1_1_799                                                                                                                                         |     16|
|1835  |    mul_8s_8s_14_1_1_U751                                             |hls_dummy_mul_8s_8s_14_1_1_800                                                                                                                                         |     17|
|1836  |    mul_8s_8s_14_1_1_U752                                             |hls_dummy_mul_8s_8s_14_1_1_801                                                                                                                                         |     16|
|1837  |    mul_8s_8s_14_1_1_U753                                             |hls_dummy_mul_8s_8s_14_1_1_802                                                                                                                                         |     16|
|1838  |    mul_8s_8s_14_1_1_U754                                             |hls_dummy_mul_8s_8s_14_1_1_803                                                                                                                                         |     16|
|1839  |    mul_8s_8s_14_1_1_U756                                             |hls_dummy_mul_8s_8s_14_1_1_804                                                                                                                                         |     22|
|1840  |    mul_8s_8s_14_1_1_U757                                             |hls_dummy_mul_8s_8s_14_1_1_805                                                                                                                                         |     17|
|1841  |    mul_8s_8s_14_1_1_U758                                             |hls_dummy_mul_8s_8s_14_1_1_806                                                                                                                                         |     22|
|1842  |    mul_8s_8s_14_1_1_U759                                             |hls_dummy_mul_8s_8s_14_1_1_807                                                                                                                                         |     17|
|1843  |    mul_8s_8s_14_1_1_U760                                             |hls_dummy_mul_8s_8s_14_1_1_808                                                                                                                                         |     17|
|1844  |    mul_8s_8s_14_1_1_U761                                             |hls_dummy_mul_8s_8s_14_1_1_809                                                                                                                                         |     17|
|1845  |    mul_8s_8s_14_1_1_U762                                             |hls_dummy_mul_8s_8s_14_1_1_810                                                                                                                                         |     17|
|1846  |    mul_8s_8s_14_1_1_U763                                             |hls_dummy_mul_8s_8s_14_1_1_811                                                                                                                                         |     17|
|1847  |    mul_8s_8s_14_1_1_U764                                             |hls_dummy_mul_8s_8s_14_1_1_812                                                                                                                                         |     16|
|1848  |    mul_8s_8s_14_1_1_U765                                             |hls_dummy_mul_8s_8s_14_1_1_813                                                                                                                                         |     16|
|1849  |    mul_8s_8s_14_1_1_U766                                             |hls_dummy_mul_8s_8s_14_1_1_814                                                                                                                                         |     17|
|1850  |    mul_8s_8s_14_1_1_U767                                             |hls_dummy_mul_8s_8s_14_1_1_815                                                                                                                                         |     16|
|1851  |    mul_8s_8s_14_1_1_U768                                             |hls_dummy_mul_8s_8s_14_1_1_816                                                                                                                                         |     16|
|1852  |    mul_8s_8s_14_1_1_U769                                             |hls_dummy_mul_8s_8s_14_1_1_817                                                                                                                                         |     16|
|1853  |    mul_8s_8s_14_1_1_U770                                             |hls_dummy_mul_8s_8s_14_1_1_818                                                                                                                                         |     17|
|1854  |    mul_8s_8s_14_1_1_U771                                             |hls_dummy_mul_8s_8s_14_1_1_819                                                                                                                                         |      1|
|1855  |    mul_8s_8s_14_1_1_U772                                             |hls_dummy_mul_8s_8s_14_1_1_820                                                                                                                                         |     17|
|1856  |    mul_8s_8s_14_1_1_U773                                             |hls_dummy_mul_8s_8s_14_1_1_821                                                                                                                                         |     22|
|1857  |    mul_8s_8s_14_1_1_U774                                             |hls_dummy_mul_8s_8s_14_1_1_822                                                                                                                                         |     17|
|1858  |    mul_8s_8s_14_1_1_U775                                             |hls_dummy_mul_8s_8s_14_1_1_823                                                                                                                                         |     17|
|1859  |    mul_8s_8s_14_1_1_U776                                             |hls_dummy_mul_8s_8s_14_1_1_824                                                                                                                                         |     17|
|1860  |    mul_8s_8s_14_1_1_U777                                             |hls_dummy_mul_8s_8s_14_1_1_825                                                                                                                                         |     17|
|1861  |    mul_8s_8s_14_1_1_U778                                             |hls_dummy_mul_8s_8s_14_1_1_826                                                                                                                                         |     17|
|1862  |    mul_8s_8s_14_1_1_U779                                             |hls_dummy_mul_8s_8s_14_1_1_827                                                                                                                                         |     16|
|1863  |    mul_8s_8s_14_1_1_U780                                             |hls_dummy_mul_8s_8s_14_1_1_828                                                                                                                                         |     16|
|1864  |    mul_8s_8s_14_1_1_U781                                             |hls_dummy_mul_8s_8s_14_1_1_829                                                                                                                                         |     17|
|1865  |    mul_8s_8s_14_1_1_U782                                             |hls_dummy_mul_8s_8s_14_1_1_830                                                                                                                                         |     16|
|1866  |    mul_8s_8s_14_1_1_U783                                             |hls_dummy_mul_8s_8s_14_1_1_831                                                                                                                                         |     16|
|1867  |    mul_8s_8s_14_1_1_U784                                             |hls_dummy_mul_8s_8s_14_1_1_832                                                                                                                                         |     16|
|1868  |    mul_8s_8s_14_1_1_U785                                             |hls_dummy_mul_8s_8s_14_1_1_833                                                                                                                                         |     17|
|1869  |    mul_8s_8s_14_1_1_U787                                             |hls_dummy_mul_8s_8s_14_1_1_834                                                                                                                                         |     17|
|1870  |    mul_8s_8s_14_1_1_U788                                             |hls_dummy_mul_8s_8s_14_1_1_835                                                                                                                                         |     22|
|1871  |    mul_8s_8s_14_1_1_U789                                             |hls_dummy_mul_8s_8s_14_1_1_836                                                                                                                                         |     17|
|1872  |    mul_8s_8s_14_1_1_U790                                             |hls_dummy_mul_8s_8s_14_1_1_837                                                                                                                                         |     17|
|1873  |    mul_8s_8s_14_1_1_U791                                             |hls_dummy_mul_8s_8s_14_1_1_838                                                                                                                                         |     17|
|1874  |    mul_8s_8s_14_1_1_U792                                             |hls_dummy_mul_8s_8s_14_1_1_839                                                                                                                                         |     17|
|1875  |    mul_8s_8s_14_1_1_U793                                             |hls_dummy_mul_8s_8s_14_1_1_840                                                                                                                                         |     17|
|1876  |    mul_8s_8s_14_1_1_U794                                             |hls_dummy_mul_8s_8s_14_1_1_841                                                                                                                                         |     16|
|1877  |    mul_8s_8s_14_1_1_U795                                             |hls_dummy_mul_8s_8s_14_1_1_842                                                                                                                                         |     16|
|1878  |    mul_8s_8s_14_1_1_U796                                             |hls_dummy_mul_8s_8s_14_1_1_843                                                                                                                                         |     16|
|1879  |    mul_8s_8s_14_1_1_U797                                             |hls_dummy_mul_8s_8s_14_1_1_844                                                                                                                                         |     16|
|1880  |    mul_8s_8s_14_1_1_U798                                             |hls_dummy_mul_8s_8s_14_1_1_845                                                                                                                                         |     16|
|1881  |    mul_8s_8s_14_1_1_U799                                             |hls_dummy_mul_8s_8s_14_1_1_846                                                                                                                                         |     16|
|1882  |    mul_8s_8s_14_1_1_U800                                             |hls_dummy_mul_8s_8s_14_1_1_847                                                                                                                                         |     17|
|1883  |    mul_8s_8s_14_1_1_U801                                             |hls_dummy_mul_8s_8s_14_1_1_848                                                                                                                                         |     17|
|1884  |    mul_8s_8s_14_1_1_U802                                             |hls_dummy_mul_8s_8s_14_1_1_849                                                                                                                                         |      1|
|1885  |    mul_8s_8s_14_1_1_U803                                             |hls_dummy_mul_8s_8s_14_1_1_850                                                                                                                                         |     22|
|1886  |    mul_8s_8s_14_1_1_U804                                             |hls_dummy_mul_8s_8s_14_1_1_851                                                                                                                                         |     17|
|1887  |    mul_8s_8s_14_1_1_U805                                             |hls_dummy_mul_8s_8s_14_1_1_852                                                                                                                                         |     17|
|1888  |    mul_8s_8s_14_1_1_U806                                             |hls_dummy_mul_8s_8s_14_1_1_853                                                                                                                                         |     17|
|1889  |    mul_8s_8s_14_1_1_U807                                             |hls_dummy_mul_8s_8s_14_1_1_854                                                                                                                                         |     17|
|1890  |    mul_8s_8s_14_1_1_U808                                             |hls_dummy_mul_8s_8s_14_1_1_855                                                                                                                                         |     17|
|1891  |    mul_8s_8s_14_1_1_U809                                             |hls_dummy_mul_8s_8s_14_1_1_856                                                                                                                                         |     16|
|1892  |    mul_8s_8s_14_1_1_U810                                             |hls_dummy_mul_8s_8s_14_1_1_857                                                                                                                                         |     16|
|1893  |    mul_8s_8s_14_1_1_U811                                             |hls_dummy_mul_8s_8s_14_1_1_858                                                                                                                                         |     16|
|1894  |    mul_8s_8s_14_1_1_U812                                             |hls_dummy_mul_8s_8s_14_1_1_859                                                                                                                                         |     16|
|1895  |    mul_8s_8s_14_1_1_U813                                             |hls_dummy_mul_8s_8s_14_1_1_860                                                                                                                                         |     16|
|1896  |    mul_8s_8s_14_1_1_U814                                             |hls_dummy_mul_8s_8s_14_1_1_861                                                                                                                                         |     16|
|1897  |    mul_8s_8s_14_1_1_U815                                             |hls_dummy_mul_8s_8s_14_1_1_862                                                                                                                                         |     17|
|1898  |    mul_8s_8s_14_1_1_U816                                             |hls_dummy_mul_8s_8s_14_1_1_863                                                                                                                                         |     17|
|1899  |    mul_8s_8s_14_1_1_U818                                             |hls_dummy_mul_8s_8s_14_1_1_864                                                                                                                                         |     22|
|1900  |    mul_8s_8s_14_1_1_U819                                             |hls_dummy_mul_8s_8s_14_1_1_865                                                                                                                                         |     17|
|1901  |    mul_8s_8s_14_1_1_U820                                             |hls_dummy_mul_8s_8s_14_1_1_866                                                                                                                                         |     17|
|1902  |    mul_8s_8s_14_1_1_U821                                             |hls_dummy_mul_8s_8s_14_1_1_867                                                                                                                                         |     17|
|1903  |    mul_8s_8s_14_1_1_U822                                             |hls_dummy_mul_8s_8s_14_1_1_868                                                                                                                                         |     17|
|1904  |    mul_8s_8s_14_1_1_U823                                             |hls_dummy_mul_8s_8s_14_1_1_869                                                                                                                                         |     17|
|1905  |    mul_8s_8s_14_1_1_U824                                             |hls_dummy_mul_8s_8s_14_1_1_870                                                                                                                                         |     16|
|1906  |    mul_8s_8s_14_1_1_U825                                             |hls_dummy_mul_8s_8s_14_1_1_871                                                                                                                                         |     16|
|1907  |    mul_8s_8s_14_1_1_U826                                             |hls_dummy_mul_8s_8s_14_1_1_872                                                                                                                                         |     17|
|1908  |    mul_8s_8s_14_1_1_U827                                             |hls_dummy_mul_8s_8s_14_1_1_873                                                                                                                                         |     16|
|1909  |    mul_8s_8s_14_1_1_U828                                             |hls_dummy_mul_8s_8s_14_1_1_874                                                                                                                                         |     16|
|1910  |    mul_8s_8s_14_1_1_U829                                             |hls_dummy_mul_8s_8s_14_1_1_875                                                                                                                                         |     16|
|1911  |    mul_8s_8s_14_1_1_U830                                             |hls_dummy_mul_8s_8s_14_1_1_876                                                                                                                                         |     17|
|1912  |    mul_8s_8s_14_1_1_U831                                             |hls_dummy_mul_8s_8s_14_1_1_877                                                                                                                                         |     17|
|1913  |    mul_8s_8s_14_1_1_U832                                             |hls_dummy_mul_8s_8s_14_1_1_878                                                                                                                                         |     16|
|1914  |    mul_8s_8s_14_1_1_U833                                             |hls_dummy_mul_8s_8s_14_1_1_879                                                                                                                                         |      1|
|1915  |    mul_8s_8s_14_1_1_U834                                             |hls_dummy_mul_8s_8s_14_1_1_880                                                                                                                                         |     17|
|1916  |    mul_8s_8s_14_1_1_U835                                             |hls_dummy_mul_8s_8s_14_1_1_881                                                                                                                                         |     17|
|1917  |    mul_8s_8s_14_1_1_U836                                             |hls_dummy_mul_8s_8s_14_1_1_882                                                                                                                                         |     17|
|1918  |    mul_8s_8s_14_1_1_U837                                             |hls_dummy_mul_8s_8s_14_1_1_883                                                                                                                                         |     17|
|1919  |    mul_8s_8s_14_1_1_U838                                             |hls_dummy_mul_8s_8s_14_1_1_884                                                                                                                                         |     17|
|1920  |    mul_8s_8s_14_1_1_U839                                             |hls_dummy_mul_8s_8s_14_1_1_885                                                                                                                                         |     16|
|1921  |    mul_8s_8s_14_1_1_U840                                             |hls_dummy_mul_8s_8s_14_1_1_886                                                                                                                                         |     16|
|1922  |    mul_8s_8s_14_1_1_U841                                             |hls_dummy_mul_8s_8s_14_1_1_887                                                                                                                                         |     17|
|1923  |    mul_8s_8s_14_1_1_U842                                             |hls_dummy_mul_8s_8s_14_1_1_888                                                                                                                                         |     16|
|1924  |    mul_8s_8s_14_1_1_U843                                             |hls_dummy_mul_8s_8s_14_1_1_889                                                                                                                                         |     16|
|1925  |    mul_8s_8s_14_1_1_U844                                             |hls_dummy_mul_8s_8s_14_1_1_890                                                                                                                                         |     16|
|1926  |    mul_8s_8s_14_1_1_U845                                             |hls_dummy_mul_8s_8s_14_1_1_891                                                                                                                                         |     17|
|1927  |    mul_8s_8s_14_1_1_U846                                             |hls_dummy_mul_8s_8s_14_1_1_892                                                                                                                                         |     17|
|1928  |    mul_8s_8s_14_1_1_U847                                             |hls_dummy_mul_8s_8s_14_1_1_893                                                                                                                                         |     16|
|1929  |    mul_8s_8s_14_1_1_U849                                             |hls_dummy_mul_8s_8s_14_1_1_894                                                                                                                                         |     17|
|1930  |    mul_8s_8s_14_1_1_U850                                             |hls_dummy_mul_8s_8s_14_1_1_895                                                                                                                                         |     17|
|1931  |    mul_8s_8s_14_1_1_U851                                             |hls_dummy_mul_8s_8s_14_1_1_896                                                                                                                                         |     17|
|1932  |    mul_8s_8s_14_1_1_U852                                             |hls_dummy_mul_8s_8s_14_1_1_897                                                                                                                                         |     17|
|1933  |    mul_8s_8s_14_1_1_U853                                             |hls_dummy_mul_8s_8s_14_1_1_898                                                                                                                                         |     16|
|1934  |    mul_8s_8s_14_1_1_U854                                             |hls_dummy_mul_8s_8s_14_1_1_899                                                                                                                                         |     16|
|1935  |    mul_8s_8s_14_1_1_U855                                             |hls_dummy_mul_8s_8s_14_1_1_900                                                                                                                                         |     16|
|1936  |    mul_8s_8s_14_1_1_U856                                             |hls_dummy_mul_8s_8s_14_1_1_901                                                                                                                                         |     16|
|1937  |    mul_8s_8s_14_1_1_U857                                             |hls_dummy_mul_8s_8s_14_1_1_902                                                                                                                                         |     16|
|1938  |    mul_8s_8s_14_1_1_U858                                             |hls_dummy_mul_8s_8s_14_1_1_903                                                                                                                                         |     16|
|1939  |    mul_8s_8s_14_1_1_U859                                             |hls_dummy_mul_8s_8s_14_1_1_904                                                                                                                                         |     16|
|1940  |    mul_8s_8s_14_1_1_U860                                             |hls_dummy_mul_8s_8s_14_1_1_905                                                                                                                                         |     17|
|1941  |    mul_8s_8s_14_1_1_U861                                             |hls_dummy_mul_8s_8s_14_1_1_906                                                                                                                                         |     17|
|1942  |    mul_8s_8s_14_1_1_U862                                             |hls_dummy_mul_8s_8s_14_1_1_907                                                                                                                                         |     16|
|1943  |    mul_8s_8s_14_1_1_U863                                             |hls_dummy_mul_8s_8s_14_1_1_908                                                                                                                                         |     17|
|1944  |    mul_8s_8s_14_1_1_U864                                             |hls_dummy_mul_8s_8s_14_1_1_909                                                                                                                                         |      1|
|1945  |    mul_8s_8s_14_1_1_U865                                             |hls_dummy_mul_8s_8s_14_1_1_910                                                                                                                                         |     17|
|1946  |    mul_8s_8s_14_1_1_U866                                             |hls_dummy_mul_8s_8s_14_1_1_911                                                                                                                                         |     17|
|1947  |    mul_8s_8s_14_1_1_U867                                             |hls_dummy_mul_8s_8s_14_1_1_912                                                                                                                                         |     17|
|1948  |    mul_8s_8s_14_1_1_U868                                             |hls_dummy_mul_8s_8s_14_1_1_913                                                                                                                                         |     17|
|1949  |    mul_8s_8s_14_1_1_U869                                             |hls_dummy_mul_8s_8s_14_1_1_914                                                                                                                                         |     16|
|1950  |    mul_8s_8s_14_1_1_U870                                             |hls_dummy_mul_8s_8s_14_1_1_915                                                                                                                                         |     16|
|1951  |    mul_8s_8s_14_1_1_U871                                             |hls_dummy_mul_8s_8s_14_1_1_916                                                                                                                                         |     16|
|1952  |    mul_8s_8s_14_1_1_U872                                             |hls_dummy_mul_8s_8s_14_1_1_917                                                                                                                                         |     16|
|1953  |    mul_8s_8s_14_1_1_U873                                             |hls_dummy_mul_8s_8s_14_1_1_918                                                                                                                                         |     16|
|1954  |    mul_8s_8s_14_1_1_U874                                             |hls_dummy_mul_8s_8s_14_1_1_919                                                                                                                                         |     16|
|1955  |    mul_8s_8s_14_1_1_U875                                             |hls_dummy_mul_8s_8s_14_1_1_920                                                                                                                                         |     17|
|1956  |    mul_8s_8s_14_1_1_U876                                             |hls_dummy_mul_8s_8s_14_1_1_921                                                                                                                                         |     17|
|1957  |    mul_8s_8s_14_1_1_U877                                             |hls_dummy_mul_8s_8s_14_1_1_922                                                                                                                                         |     16|
|1958  |    mul_8s_8s_14_1_1_U878                                             |hls_dummy_mul_8s_8s_14_1_1_923                                                                                                                                         |     17|
|1959  |    mul_8s_8s_14_1_1_U880                                             |hls_dummy_mul_8s_8s_14_1_1_924                                                                                                                                         |     17|
|1960  |    mul_8s_8s_14_1_1_U881                                             |hls_dummy_mul_8s_8s_14_1_1_925                                                                                                                                         |     17|
|1961  |    mul_8s_8s_14_1_1_U882                                             |hls_dummy_mul_8s_8s_14_1_1_926                                                                                                                                         |     17|
|1962  |    mul_8s_8s_14_1_1_U883                                             |hls_dummy_mul_8s_8s_14_1_1_927                                                                                                                                         |     17|
|1963  |    mul_8s_8s_14_1_1_U884                                             |hls_dummy_mul_8s_8s_14_1_1_928                                                                                                                                         |     16|
|1964  |    mul_8s_8s_14_1_1_U885                                             |hls_dummy_mul_8s_8s_14_1_1_929                                                                                                                                         |     16|
|1965  |    mul_8s_8s_14_1_1_U886                                             |hls_dummy_mul_8s_8s_14_1_1_930                                                                                                                                         |     16|
|1966  |    mul_8s_8s_14_1_1_U887                                             |hls_dummy_mul_8s_8s_14_1_1_931                                                                                                                                         |     16|
|1967  |    mul_8s_8s_14_1_1_U888                                             |hls_dummy_mul_8s_8s_14_1_1_932                                                                                                                                         |     16|
|1968  |    mul_8s_8s_14_1_1_U889                                             |hls_dummy_mul_8s_8s_14_1_1_933                                                                                                                                         |     16|
|1969  |    mul_8s_8s_14_1_1_U890                                             |hls_dummy_mul_8s_8s_14_1_1_934                                                                                                                                         |     16|
|1970  |    mul_8s_8s_14_1_1_U891                                             |hls_dummy_mul_8s_8s_14_1_1_935                                                                                                                                         |     16|
|1971  |    mul_8s_8s_14_1_1_U892                                             |hls_dummy_mul_8s_8s_14_1_1_936                                                                                                                                         |     16|
|1972  |    mul_8s_8s_14_1_1_U893                                             |hls_dummy_mul_8s_8s_14_1_1_937                                                                                                                                         |     17|
|1973  |    mul_8s_8s_14_1_1_U894                                             |hls_dummy_mul_8s_8s_14_1_1_938                                                                                                                                         |     16|
|1974  |    mul_8s_8s_14_1_1_U895                                             |hls_dummy_mul_8s_8s_14_1_1_939                                                                                                                                         |      1|
|1975  |    mul_8s_8s_14_1_1_U896                                             |hls_dummy_mul_8s_8s_14_1_1_940                                                                                                                                         |     17|
|1976  |    mul_8s_8s_14_1_1_U897                                             |hls_dummy_mul_8s_8s_14_1_1_941                                                                                                                                         |     17|
|1977  |    mul_8s_8s_14_1_1_U898                                             |hls_dummy_mul_8s_8s_14_1_1_942                                                                                                                                         |     17|
|1978  |    mul_8s_8s_14_1_1_U899                                             |hls_dummy_mul_8s_8s_14_1_1_943                                                                                                                                         |     16|
|1979  |    mul_8s_8s_14_1_1_U900                                             |hls_dummy_mul_8s_8s_14_1_1_944                                                                                                                                         |     16|
|1980  |    mul_8s_8s_14_1_1_U901                                             |hls_dummy_mul_8s_8s_14_1_1_945                                                                                                                                         |     16|
|1981  |    mul_8s_8s_14_1_1_U902                                             |hls_dummy_mul_8s_8s_14_1_1_946                                                                                                                                         |     16|
|1982  |    mul_8s_8s_14_1_1_U903                                             |hls_dummy_mul_8s_8s_14_1_1_947                                                                                                                                         |     16|
|1983  |    mul_8s_8s_14_1_1_U904                                             |hls_dummy_mul_8s_8s_14_1_1_948                                                                                                                                         |     16|
|1984  |    mul_8s_8s_14_1_1_U905                                             |hls_dummy_mul_8s_8s_14_1_1_949                                                                                                                                         |     17|
|1985  |    mul_8s_8s_14_1_1_U906                                             |hls_dummy_mul_8s_8s_14_1_1_950                                                                                                                                         |     17|
|1986  |    mul_8s_8s_14_1_1_U907                                             |hls_dummy_mul_8s_8s_14_1_1_951                                                                                                                                         |     16|
|1987  |    mul_8s_8s_14_1_1_U908                                             |hls_dummy_mul_8s_8s_14_1_1_952                                                                                                                                         |     17|
|1988  |    mul_8s_8s_14_1_1_U909                                             |hls_dummy_mul_8s_8s_14_1_1_953                                                                                                                                         |     17|
|1989  |    mul_8s_8s_14_1_1_U911                                             |hls_dummy_mul_8s_8s_14_1_1_954                                                                                                                                         |     17|
|1990  |    mul_8s_8s_14_1_1_U912                                             |hls_dummy_mul_8s_8s_14_1_1_955                                                                                                                                         |     17|
|1991  |    mul_8s_8s_14_1_1_U913                                             |hls_dummy_mul_8s_8s_14_1_1_956                                                                                                                                         |     17|
|1992  |    mul_8s_8s_14_1_1_U914                                             |hls_dummy_mul_8s_8s_14_1_1_957                                                                                                                                         |     16|
|1993  |    mul_8s_8s_14_1_1_U915                                             |hls_dummy_mul_8s_8s_14_1_1_958                                                                                                                                         |     16|
|1994  |    mul_8s_8s_14_1_1_U916                                             |hls_dummy_mul_8s_8s_14_1_1_959                                                                                                                                         |     16|
|1995  |    mul_8s_8s_14_1_1_U917                                             |hls_dummy_mul_8s_8s_14_1_1_960                                                                                                                                         |     16|
|1996  |    mul_8s_8s_14_1_1_U918                                             |hls_dummy_mul_8s_8s_14_1_1_961                                                                                                                                         |     16|
|1997  |    mul_8s_8s_14_1_1_U919                                             |hls_dummy_mul_8s_8s_14_1_1_962                                                                                                                                         |     16|
|1998  |    mul_8s_8s_14_1_1_U920                                             |hls_dummy_mul_8s_8s_14_1_1_963                                                                                                                                         |     17|
|1999  |    mul_8s_8s_14_1_1_U921                                             |hls_dummy_mul_8s_8s_14_1_1_964                                                                                                                                         |     17|
|2000  |    mul_8s_8s_14_1_1_U922                                             |hls_dummy_mul_8s_8s_14_1_1_965                                                                                                                                         |     16|
|2001  |    mul_8s_8s_14_1_1_U923                                             |hls_dummy_mul_8s_8s_14_1_1_966                                                                                                                                         |     17|
|2002  |    mul_8s_8s_14_1_1_U924                                             |hls_dummy_mul_8s_8s_14_1_1_967                                                                                                                                         |     16|
|2003  |    mul_8s_8s_14_1_1_U925                                             |hls_dummy_mul_8s_8s_14_1_1_968                                                                                                                                         |     16|
|2004  |    mul_8s_8s_14_1_1_U926                                             |hls_dummy_mul_8s_8s_14_1_1_969                                                                                                                                         |      1|
|2005  |    mul_8s_8s_14_1_1_U927                                             |hls_dummy_mul_8s_8s_14_1_1_970                                                                                                                                         |     17|
|2006  |    mul_8s_8s_14_1_1_U928                                             |hls_dummy_mul_8s_8s_14_1_1_971                                                                                                                                         |     17|
|2007  |    mul_8s_8s_14_1_1_U929                                             |hls_dummy_mul_8s_8s_14_1_1_972                                                                                                                                         |     16|
|2008  |    mul_8s_8s_14_1_1_U930                                             |hls_dummy_mul_8s_8s_14_1_1_973                                                                                                                                         |     16|
|2009  |    mul_8s_8s_14_1_1_U931                                             |hls_dummy_mul_8s_8s_14_1_1_974                                                                                                                                         |     16|
|2010  |    mul_8s_8s_14_1_1_U932                                             |hls_dummy_mul_8s_8s_14_1_1_975                                                                                                                                         |     16|
|2011  |    mul_8s_8s_14_1_1_U933                                             |hls_dummy_mul_8s_8s_14_1_1_976                                                                                                                                         |     16|
|2012  |    mul_8s_8s_14_1_1_U934                                             |hls_dummy_mul_8s_8s_14_1_1_977                                                                                                                                         |     16|
|2013  |    mul_8s_8s_14_1_1_U935                                             |hls_dummy_mul_8s_8s_14_1_1_978                                                                                                                                         |     17|
|2014  |    mul_8s_8s_14_1_1_U936                                             |hls_dummy_mul_8s_8s_14_1_1_979                                                                                                                                         |     17|
|2015  |    mul_8s_8s_14_1_1_U937                                             |hls_dummy_mul_8s_8s_14_1_1_980                                                                                                                                         |     16|
|2016  |    mul_8s_8s_14_1_1_U938                                             |hls_dummy_mul_8s_8s_14_1_1_981                                                                                                                                         |     17|
|2017  |    mul_8s_8s_14_1_1_U939                                             |hls_dummy_mul_8s_8s_14_1_1_982                                                                                                                                         |     16|
|2018  |    mul_8s_8s_14_1_1_U940                                             |hls_dummy_mul_8s_8s_14_1_1_983                                                                                                                                         |     16|
|2019  |    mul_8s_8s_14_1_1_U942                                             |hls_dummy_mul_8s_8s_14_1_1_984                                                                                                                                         |     17|
|2020  |    mul_8s_8s_14_1_1_U943                                             |hls_dummy_mul_8s_8s_14_1_1_985                                                                                                                                         |     17|
|2021  |    mul_8s_8s_14_1_1_U944                                             |hls_dummy_mul_8s_8s_14_1_1_986                                                                                                                                         |     16|
|2022  |    mul_8s_8s_14_1_1_U945                                             |hls_dummy_mul_8s_8s_14_1_1_987                                                                                                                                         |     16|
|2023  |    mul_8s_8s_14_1_1_U946                                             |hls_dummy_mul_8s_8s_14_1_1_988                                                                                                                                         |     16|
|2024  |    mul_8s_8s_14_1_1_U947                                             |hls_dummy_mul_8s_8s_14_1_1_989                                                                                                                                         |     16|
|2025  |    mul_8s_8s_14_1_1_U948                                             |hls_dummy_mul_8s_8s_14_1_1_990                                                                                                                                         |     16|
|2026  |    mul_8s_8s_14_1_1_U949                                             |hls_dummy_mul_8s_8s_14_1_1_991                                                                                                                                         |     16|
|2027  |    mul_8s_8s_14_1_1_U950                                             |hls_dummy_mul_8s_8s_14_1_1_992                                                                                                                                         |     17|
|2028  |    mul_8s_8s_14_1_1_U951                                             |hls_dummy_mul_8s_8s_14_1_1_993                                                                                                                                         |     17|
|2029  |    mul_8s_8s_14_1_1_U952                                             |hls_dummy_mul_8s_8s_14_1_1_994                                                                                                                                         |     16|
|2030  |    mul_8s_8s_14_1_1_U953                                             |hls_dummy_mul_8s_8s_14_1_1_995                                                                                                                                         |     17|
|2031  |    mul_8s_8s_14_1_1_U954                                             |hls_dummy_mul_8s_8s_14_1_1_996                                                                                                                                         |     16|
|2032  |    mul_8s_8s_14_1_1_U955                                             |hls_dummy_mul_8s_8s_14_1_1_997                                                                                                                                         |     16|
|2033  |    mul_8s_8s_14_1_1_U956                                             |hls_dummy_mul_8s_8s_14_1_1_998                                                                                                                                         |     16|
|2034  |    mul_8s_8s_14_1_1_U957                                             |hls_dummy_mul_8s_8s_14_1_1_999                                                                                                                                         |      1|
|2035  |    mul_8s_8s_14_1_1_U958                                             |hls_dummy_mul_8s_8s_14_1_1_1000                                                                                                                                        |     17|
|2036  |    mul_8s_8s_14_1_1_U959                                             |hls_dummy_mul_8s_8s_14_1_1_1001                                                                                                                                        |     16|
|2037  |    mul_8s_8s_14_1_1_U960                                             |hls_dummy_mul_8s_8s_14_1_1_1002                                                                                                                                        |     16|
|2038  |    mul_8s_8s_14_1_1_U961                                             |hls_dummy_mul_8s_8s_14_1_1_1003                                                                                                                                        |     17|
|2039  |    mul_8s_8s_14_1_1_U962                                             |hls_dummy_mul_8s_8s_14_1_1_1004                                                                                                                                        |     17|
|2040  |    mul_8s_8s_14_1_1_U963                                             |hls_dummy_mul_8s_8s_14_1_1_1005                                                                                                                                        |     16|
|2041  |    mul_8s_8s_14_1_1_U964                                             |hls_dummy_mul_8s_8s_14_1_1_1006                                                                                                                                        |     16|
|2042  |    mul_8s_8s_14_1_1_U965                                             |hls_dummy_mul_8s_8s_14_1_1_1007                                                                                                                                        |     16|
|2043  |    mul_8s_8s_14_1_1_U966                                             |hls_dummy_mul_8s_8s_14_1_1_1008                                                                                                                                        |     17|
|2044  |    mul_8s_8s_14_1_1_U967                                             |hls_dummy_mul_8s_8s_14_1_1_1009                                                                                                                                        |     16|
|2045  |    mul_8s_8s_14_1_1_U968                                             |hls_dummy_mul_8s_8s_14_1_1_1010                                                                                                                                        |     17|
|2046  |    mul_8s_8s_14_1_1_U969                                             |hls_dummy_mul_8s_8s_14_1_1_1011                                                                                                                                        |     16|
|2047  |    mul_8s_8s_14_1_1_U970                                             |hls_dummy_mul_8s_8s_14_1_1_1012                                                                                                                                        |     16|
|2048  |    mul_8s_8s_14_1_1_U971                                             |hls_dummy_mul_8s_8s_14_1_1_1013                                                                                                                                        |     16|
|2049  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_2_3_s_w4_ROM_AUTcud                                                                             |  23632|
|2050  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                                                                                               |   3876|
+------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:27 ; elapsed = 00:03:55 . Memory (MB): peak = 4361.160 ; gain = 1928.234 ; free physical = 565241 ; free virtual = 773987
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 427 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:30 ; elapsed = 00:03:58 . Memory (MB): peak = 4365.070 ; gain = 1932.145 ; free physical = 579186 ; free virtual = 787932
Synthesis Optimization Complete : Time (s): cpu = 00:03:30 ; elapsed = 00:03:58 . Memory (MB): peak = 4365.070 ; gain = 1932.145 ; free physical = 579179 ; free virtual = 787896
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4406.863 ; gain = 0.000 ; free physical = 575574 ; free virtual = 784291
INFO: [Netlist 29-17] Analyzing 7448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4774.152 ; gain = 0.000 ; free physical = 580830 ; free virtual = 789547
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1240 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 435 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: de0c4d93
INFO: [Common 17-83] Releasing license: Synthesis
317 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:05 ; elapsed = 00:04:32 . Memory (MB): peak = 4774.152 ; gain = 2365.148 ; free physical = 580465 ; free virtual = 789182
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18601.841; main = 4067.167; forked = 15122.421
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23626.184; main = 4774.156; forked = 19265.020
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4838.184 ; gain = 64.031 ; free physical = 578626 ; free virtual = 787343

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15685e602

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 5166.574 ; gain = 328.391 ; free physical = 575408 ; free virtual = 784125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a7181a98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 573224 ; free virtual = 781941
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 101aef388

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 578438 ; free virtual = 787155
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 33f204df

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580430 ; free virtual = 789147
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16cf11adf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580434 ; free virtual = 789151
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16cf11adf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580424 ; free virtual = 789141
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16cf11adf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580424 ; free virtual = 789141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16cf11adf

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580416 ; free virtual = 789133

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16cf11adf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580416 ; free virtual = 789133

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580410 ; free virtual = 789127
Ending Netlist Obfuscation Task | Checksum: 16cf11adf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5320.527 ; gain = 0.000 ; free physical = 580404 ; free virtual = 789120
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 5320.527 ; gain = 546.375 ; free physical = 580404 ; free virtual = 789120
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 18:59:25 2025...
