
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Fri Oct 25 11:39:09 2013
# Target Board:  em.avnet.com ZedBoard Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT axi_i2s_adi_0_BCLK_O_pin = axi_i2s_adi_0_BCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_LRCLK_O_pin = axi_i2s_adi_0_LRCLK_O, DIR = O, SIGIS = CLK
 PORT axi_i2s_adi_0_SDATA_I_pin = axi_i2s_adi_0_SDATA_I, DIR = I
 PORT axi_i2s_adi_0_SDATA_O_pin = axi_i2s_adi_0_SDATA_O, DIR = O
 PORT axi_i2s_adi_0_MCLK_pin = clock_generator_0_CLKOUT0, DIR = O
 PORT int_1_pin = int_1, DIR = I, SIGIS = INTERRUPT
 PORT int_2_pin = int_2, DIR = I, SIGIS = INTERRUPT
 PORT int_3_pin = int_3, DIR = I, SIGIS = INTERRUPT
 PORT int_4_pin = int_4, DIR = I, SIGIS = INTERRUPT
 PORT util_i2c_mixer_0_downstream_scl_pin = util_i2c_mixer_0_downstream_scl, DIR = IO
 PORT util_i2c_mixer_0_downstream_sda_pin = util_i2c_mixer_0_downstream_sda, DIR = IO


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 31
 PARAMETER C_EN_QSPI = 0
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 0
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 0
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 0
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 100000000
 PARAMETER C_FCLK_CLK2_FREQ = 100000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_USE_DMA1 = 1
 PARAMETER C_USE_DMA2 = 1
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT DMA1_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA1_DATYPE = processing_system7_0_DMA1_DATYPE_0
 PORT DMA1_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DMA1_DRREADY = processing_system7_0_DMA1_DRREADY_0
 PORT DMA1_RSTN = processing_system7_0_DMA1_RSTN_0
 PORT DMA1_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA1_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA1_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA1_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA2_DATYPE = processing_system7_0_DMA2_DATYPE_0
 PORT DMA2_DAVALID = processing_system7_0_DMA2_DAVALID_0
 PORT DMA2_DRREADY = processing_system7_0_DMA2_DRREADY_0
 PORT DMA2_RSTN = processing_system7_0_DMA2_RSTN_0
 PORT DMA2_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA2_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
 PORT DMA2_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA2_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA2_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
 PORT IRQ_F2P = axi_iic_0_IIC2INTC_Irpt & int_1 & int_2 & int_3 & int_4
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 PARAMETER C_S_AXI_ACLK_FREQ_HZ = 100000000
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
 PORT Gpo = axi_iic_0_Gpo
 PORT Scl_T = axi_iic_0_Scl_T
 PORT Sda_T = axi_iic_0_Sda_T
 PORT Scl_O = axi_iic_0_Scl_O
 PORT Scl_I = util_i2c_mixer_0_upstream_scl_O
 PORT Sda_I = util_i2c_mixer_0_upstream_sda_O
 PORT Sda_O = axi_iic_0_Sda_O
END

BEGIN axi_i2s_adi
 PARAMETER INSTANCE = axi_i2s_adi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BCLK_POL = 0
 PARAMETER C_LRCLK_POL = 0
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x77600000
 PARAMETER C_HIGHADDR = 0x7760ffff
 BUS_INTERFACE S_AXI = axi_interconnect_1
 PORT BCLK_O = axi_i2s_adi_0_BCLK_O
 PORT LRCLK_O = axi_i2s_adi_0_LRCLK_O
 PORT SDATA_I = axi_i2s_adi_0_SDATA_I
 PORT SDATA_O = axi_i2s_adi_0_SDATA_O
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_RX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_TX_DATYPE = processing_system7_0_DMA1_DATYPE_0
 PORT DMA_REQ_TX_DRREADY = processing_system7_0_DMA1_DRREADY_0
 PORT DMA_REQ_TX_RSTN = processing_system7_0_DMA1_RSTN_0
 PORT DMA_REQ_TX_DRVALID = axi_i2s_adi_0_DMA_REQ_TX_DRVALID
 PORT DMA_REQ_TX_DRTYPE = axi_i2s_adi_0_DMA_REQ_TX_DRTYPE
 PORT DMA_REQ_TX_DRLAST = axi_i2s_adi_0_DMA_REQ_TX_DRLAST
 PORT DMA_REQ_TX_DAREADY = axi_i2s_adi_0_DMA_REQ_TX_DAREADY
 PORT DMA_REQ_RX_DATYPE = processing_system7_0_DMA2_DATYPE_0
 PORT DMA_REQ_RX_DAVALID = processing_system7_0_DMA2_DAVALID_0
 PORT DMA_REQ_RX_DRREADY = processing_system7_0_DMA2_DRREADY_0
 PORT DMA_REQ_RX_RSTN = processing_system7_0_DMA2_RSTN_0
 PORT DMA_REQ_RX_DRLAST = axi_i2s_adi_0_DMA_REQ_RX_DRLAST
 PORT DMA_REQ_RX_DRVALID = axi_i2s_adi_0_DMA_REQ_RX_DRVALID
 PORT DMA_REQ_RX_DRTYPE = axi_i2s_adi_0_DMA_REQ_RX_DRTYPE
 PORT DMA_REQ_RX_DAREADY = axi_i2s_adi_0_DMA_REQ_RX_DAREADY
 PORT DMA_REQ_TX_DAVALID = processing_system7_0_DMA1_DAVALID
 PORT DATA_CLK_I = clock_generator_0_CLKOUT0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PORT CLKIN = processing_system7_0_FCLK_CLK2
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
END

BEGIN util_i2c_mixer
 PARAMETER INSTANCE = util_i2c_mixer_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_WIDTH = 1
 PORT upstream_scl_T = axi_iic_0_Scl_T
 PORT upstream_sda_T = axi_iic_0_Sda_T
 PORT upstream_scl_I = axi_iic_0_Scl_O
 PORT upstream_sda_I = axi_iic_0_Sda_O
 PORT upstream_scl_O = util_i2c_mixer_0_upstream_scl_O
 PORT upstream_sda_O = util_i2c_mixer_0_upstream_sda_O
 PORT downstream_scl = util_i2c_mixer_0_downstream_scl
 PORT downstream_sda = util_i2c_mixer_0_downstream_sda
END

