// Seed: 3304564993
module module_0 (
    input uwire id_0,
    input wor   id_1
);
  assign module_1.id_0 = 0;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd20
) (
    input uwire id_0,
    input uwire _id_1
);
  logic [id_1 : id_1] id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    output uwire id_3,
    output tri0  id_4
);
endmodule
module module_3 (
    input supply0 id_0,
    output uwire id_1,
    input wand id_2,
    output tri1 id_3
);
  assign id_1 = -1;
  wire  id_5;
  logic id_6;
  notif1 primCall (id_1, id_6, id_5);
  assign id_5 = id_2;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
