var group___p_o_r_t___peripheral =
[
    [ "PORT - Register accessor macros", "group___p_o_r_t___register___accessor___macros.html", null ],
    [ "PORT Register Masks", "group___p_o_r_t___register___masks.html", null ],
    [ "PORT_MemMap", "struct_p_o_r_t___mem_map.html", [
      [ "DFCR", "struct_p_o_r_t___mem_map.html#a0d2552c73fb3c6ed5f336d7df1249151", null ],
      [ "DFER", "struct_p_o_r_t___mem_map.html#ad472de7afdaeef3985761041fe9023e2", null ],
      [ "DFWR", "struct_p_o_r_t___mem_map.html#a739d09875cabb44276b89977d36a19ed", null ],
      [ "GPCHR", "struct_p_o_r_t___mem_map.html#a84f8893cbefd6a3eff18b455f9069b29", null ],
      [ "GPCLR", "struct_p_o_r_t___mem_map.html#a837c289643f8cec958b1f01c086b558a", null ],
      [ "ISFR", "struct_p_o_r_t___mem_map.html#a53c86a08f430dc915a312efe74ba83e6", null ],
      [ "PCR", "struct_p_o_r_t___mem_map.html#a1c54a8f1741fade8daf28198fee43ddd", null ],
      [ "RESERVED_0", "struct_p_o_r_t___mem_map.html#ad85e48d2b0e879333bf0dcb5a0af21f5", null ],
      [ "RESERVED_1", "struct_p_o_r_t___mem_map.html#acf6fba14d96a0e52de37d90eb15c0324", null ]
    ] ],
    [ "PORT_BASE_PTRS", "group___p_o_r_t___peripheral.html#ga54ff5179f8acaef2e1683cedfc0ef453", null ],
    [ "PORTA_BASE_PTR", "group___p_o_r_t___peripheral.html#gaa18ec7594fe603225220ec6eda4a19ce", null ],
    [ "PORTB_BASE_PTR", "group___p_o_r_t___peripheral.html#ga585b4782d1ceb44492289af0019480f9", null ],
    [ "PORTC_BASE_PTR", "group___p_o_r_t___peripheral.html#ga03c740cdda17711afafc932723871474", null ],
    [ "PORTD_BASE_PTR", "group___p_o_r_t___peripheral.html#ga7f5a263751543810ebfdbde278383276", null ],
    [ "PORTE_BASE_PTR", "group___p_o_r_t___peripheral.html#gab166fe285bbb15b52de610f408fe25d3", null ],
    [ "PORTF_BASE_PTR", "group___p_o_r_t___peripheral.html#gadda5d5c0c6f7d718ac2ea336aea4f905", null ],
    [ "PORT_MemMapPtr", "group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c", null ]
];