// Seed: 1584988621
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wor   id_5
);
  assign id_1 = id_3;
  module_2 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_3,
      id_0,
      id_3
  );
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri1 id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_1,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  uwire id_0,
    output wire  id_1
    , id_7,
    input  wand  id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  assign {id_7, (id_0), 1, 1, 1'h0, this} = 1;
  assign id_1 = id_7;
  assign module_0.type_2 = 0;
endmodule
