#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010fa530 .scope module, "tb_RAT" "tb_RAT" 2 2;
 .timescale -9 -12;
v00000000011022d0_0 .var "clk", 0 0;
v0000000001102910_0 .var "raddrRATdest", 4 0;
v00000000011025f0_0 .var "raddrRATsr1", 4 0;
v0000000001101d30_0 .var "raddrRATsr2", 4 0;
v0000000001101e70_0 .net "rdataRATdest", 5 0, L_00000000010f8060;  1 drivers
v0000000001102410_0 .net "rdataRATsr1", 5 0, L_0000000001107250;  1 drivers
v0000000001102690_0 .net "rdataRATsr2", 5 0, L_00000000010fa6c0;  1 drivers
v0000000001102370_0 .var "rdata_test", 5 0;
v00000000011024b0_0 .var "reset", 0 0;
v000000000115ff20_0 .var "waddrRATdest", 4 0;
v000000000115f7a0_0 .var "wdataRATdest", 5 0;
v000000000115f480_0 .var "wenRATdest", 0 0;
S_0000000001106ec0 .scope module, "RAT" "RAT" 2 58, 3 1 0, S_00000000010fa530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raddrRATsr1";
    .port_info 3 /OUTPUT 6 "rdataRATsr1";
    .port_info 4 /INPUT 5 "raddrRATsr2";
    .port_info 5 /OUTPUT 6 "rdataRATsr2";
    .port_info 6 /INPUT 5 "raddrRATdest";
    .port_info 7 /OUTPUT 6 "rdataRATdest";
    .port_info 8 /INPUT 1 "wenRATdest";
    .port_info 9 /INPUT 5 "waddrRATdest";
    .port_info 10 /INPUT 6 "wdataRATdest";
L_0000000001107250 .functor BUFZ 6, L_000000000115f340, C4<000000>, C4<000000>, C4<000000>;
L_00000000010fa6c0 .functor BUFZ 6, L_000000000115fd40, C4<000000>, C4<000000>, C4<000000>;
L_00000000010f8060 .functor BUFZ 6, L_000000000115ea80, C4<000000>, C4<000000>, C4<000000>;
v0000000001107110 .array "SRAT", 31 0, 5 0;
v00000000011071b0_0 .net *"_s0", 5 0, L_000000000115f340;  1 drivers
v0000000001101a60_0 .net *"_s10", 6 0, L_000000000115e6c0;  1 drivers
L_0000000001160090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001101b00_0 .net *"_s13", 1 0, L_0000000001160090;  1 drivers
v0000000001101ba0_0 .net *"_s16", 5 0, L_000000000115ea80;  1 drivers
v0000000001101c40_0 .net *"_s18", 6 0, L_000000000115ec60;  1 drivers
v0000000001102730_0 .net *"_s2", 6 0, L_000000000115fc00;  1 drivers
L_00000000011600d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000011029b0_0 .net *"_s21", 1 0, L_00000000011600d8;  1 drivers
L_0000000001160048 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001102af0_0 .net *"_s5", 1 0, L_0000000001160048;  1 drivers
v0000000001102230_0 .net *"_s8", 5 0, L_000000000115fd40;  1 drivers
v0000000001101fb0_0 .net "clk", 0 0, v00000000011022d0_0;  1 drivers
v00000000011027d0_0 .var/i "i", 31 0;
v0000000001101dd0_0 .net "raddrRATdest", 4 0, v0000000001102910_0;  1 drivers
v0000000001102550_0 .net "raddrRATsr1", 4 0, v00000000011025f0_0;  1 drivers
v0000000001102050_0 .net "raddrRATsr2", 4 0, v0000000001101d30_0;  1 drivers
v0000000001102b90_0 .net "rdataRATdest", 5 0, L_00000000010f8060;  alias, 1 drivers
v0000000001102c30_0 .net "rdataRATsr1", 5 0, L_0000000001107250;  alias, 1 drivers
v0000000001102190_0 .net "rdataRATsr2", 5 0, L_00000000010fa6c0;  alias, 1 drivers
v0000000001101f10_0 .net "reset", 0 0, v00000000011024b0_0;  1 drivers
v0000000001102870_0 .net "waddrRATdest", 4 0, v000000000115ff20_0;  1 drivers
v00000000011020f0_0 .net "wdataRATdest", 5 0, v000000000115f7a0_0;  1 drivers
v0000000001102a50_0 .net "wenRATdest", 0 0, v000000000115f480_0;  1 drivers
E_0000000000979e40 .event posedge, v0000000001101fb0_0;
L_000000000115f340 .array/port v0000000001107110, L_000000000115fc00;
L_000000000115fc00 .concat [ 5 2 0 0], v00000000011025f0_0, L_0000000001160048;
L_000000000115fd40 .array/port v0000000001107110, L_000000000115e6c0;
L_000000000115e6c0 .concat [ 5 2 0 0], v0000000001101d30_0, L_0000000001160090;
L_000000000115ea80 .array/port v0000000001107110, L_000000000115ec60;
L_000000000115ec60 .concat [ 5 2 0 0], v0000000001102910_0, L_00000000011600d8;
    .scope S_0000000001106ec0;
T_0 ;
    %wait E_0000000000979e40;
    %load/vec4 v0000000001101f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011027d0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000011027d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v00000000011027d0_0;
    %pad/s 6;
    %ix/getv/s 3, v00000000011027d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001107110, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000011027d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000011027d0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001102a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000011020f0_0;
    %load/vec4 v0000000001102870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001107110, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010fa530;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000000011022d0_0;
    %inv;
    %store/vec4 v00000000011022d0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010fa530;
T_2 ;
    %wait E_0000000000979e40;
    %load/vec4 v0000000001101e70_0;
    %assign/vec4 v0000000001102370_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010fa530;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "../test/wave_RAT.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010fa530 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000000010fa530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011022d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011024b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011024b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011024b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000011025f0_0, 0, 5;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001101d30_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000001102910_0, 0, 5;
    %delay 10000, 0;
    %delay 1000, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000001102910_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000115f480_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000000000115ff20_0, 0, 5;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v000000000115f7a0_0, 0, 6;
    %delay 9000, 0;
    %delay 10000, 0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./tb_RAT.v";
    "../lab2_proc/RAT.v";
