module top_module(
    input a,
    input b,
    output out
);

    // The logic for the AND gate operation
    assign out = a & b;

endmodule
