<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p264" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_264{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_264{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_264{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_264{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_264{left:429px;bottom:998px;letter-spacing:-0.13px;}
#t6_264{left:523px;bottom:998px;letter-spacing:-0.12px;}
#t7_264{left:523px;bottom:976px;letter-spacing:-0.11px;}
#t8_264{left:81px;bottom:952px;letter-spacing:-0.14px;}
#t9_264{left:142px;bottom:952px;letter-spacing:-0.18px;}
#ta_264{left:189px;bottom:952px;letter-spacing:-0.14px;}
#tb_264{left:429px;bottom:952px;letter-spacing:-0.14px;}
#tc_264{left:523px;bottom:952px;letter-spacing:-0.12px;}
#td_264{left:523px;bottom:930px;letter-spacing:-0.13px;}
#te_264{left:523px;bottom:909px;letter-spacing:-0.12px;}
#tf_264{left:189px;bottom:885px;letter-spacing:-0.11px;}
#tg_264{left:429px;bottom:885px;letter-spacing:-0.14px;}
#th_264{left:523px;bottom:885px;letter-spacing:-0.12px;}
#ti_264{left:523px;bottom:863px;letter-spacing:-0.11px;}
#tj_264{left:189px;bottom:839px;letter-spacing:-0.14px;}
#tk_264{left:429px;bottom:839px;letter-spacing:-0.13px;}
#tl_264{left:523px;bottom:839px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tm_264{left:523px;bottom:817px;letter-spacing:-0.11px;}
#tn_264{left:189px;bottom:793px;letter-spacing:-0.14px;}
#to_264{left:429px;bottom:793px;letter-spacing:-0.14px;}
#tp_264{left:523px;bottom:793px;letter-spacing:-0.13px;}
#tq_264{left:189px;bottom:768px;letter-spacing:-0.17px;}
#tr_264{left:429px;bottom:768px;letter-spacing:-0.13px;}
#ts_264{left:523px;bottom:768px;letter-spacing:-0.12px;}
#tt_264{left:523px;bottom:747px;letter-spacing:-0.11px;}
#tu_264{left:791px;bottom:754px;}
#tv_264{left:523px;bottom:730px;letter-spacing:-0.12px;}
#tw_264{left:523px;bottom:713px;letter-spacing:-0.13px;}
#tx_264{left:523px;bottom:697px;letter-spacing:-0.14px;}
#ty_264{left:523px;bottom:675px;letter-spacing:-0.11px;}
#tz_264{left:523px;bottom:658px;letter-spacing:-0.1px;}
#t10_264{left:81px;bottom:634px;letter-spacing:-0.16px;}
#t11_264{left:138px;bottom:634px;letter-spacing:-0.16px;}
#t12_264{left:189px;bottom:634px;letter-spacing:-0.14px;}
#t13_264{left:429px;bottom:634px;letter-spacing:-0.13px;}
#t14_264{left:523px;bottom:634px;letter-spacing:-0.12px;}
#t15_264{left:705px;bottom:633px;}
#t16_264{left:709px;bottom:634px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_264{left:523px;bottom:617px;letter-spacing:-0.11px;}
#t18_264{left:680px;bottom:616px;}
#t19_264{left:684px;bottom:617px;letter-spacing:-0.12px;}
#t1a_264{left:523px;bottom:596px;letter-spacing:-0.11px;}
#t1b_264{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t1c_264{left:81px;bottom:609px;letter-spacing:-0.17px;}
#t1d_264{left:138px;bottom:609px;letter-spacing:-0.16px;}
#t1e_264{left:189px;bottom:609px;letter-spacing:-0.14px;}
#t1f_264{left:429px;bottom:609px;letter-spacing:-0.13px;}
#t1g_264{left:81px;bottom:585px;letter-spacing:-0.17px;}
#t1h_264{left:138px;bottom:585px;letter-spacing:-0.16px;}
#t1i_264{left:188px;bottom:585px;letter-spacing:-0.15px;}
#t1j_264{left:429px;bottom:585px;letter-spacing:-0.13px;}
#t1k_264{left:81px;bottom:561px;letter-spacing:-0.16px;}
#t1l_264{left:138px;bottom:561px;letter-spacing:-0.16px;}
#t1m_264{left:189px;bottom:561px;letter-spacing:-0.14px;}
#t1n_264{left:429px;bottom:561px;letter-spacing:-0.12px;}
#t1o_264{left:81px;bottom:536px;letter-spacing:-0.16px;}
#t1p_264{left:138px;bottom:536px;letter-spacing:-0.16px;}
#t1q_264{left:189px;bottom:536px;letter-spacing:-0.14px;}
#t1r_264{left:429px;bottom:536px;letter-spacing:-0.13px;}
#t1s_264{left:523px;bottom:536px;letter-spacing:-0.12px;}
#t1t_264{left:705px;bottom:535px;}
#t1u_264{left:709px;bottom:536px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_264{left:523px;bottom:519px;letter-spacing:-0.11px;}
#t1w_264{left:680px;bottom:519px;}
#t1x_264{left:684px;bottom:519px;letter-spacing:-0.12px;}
#t1y_264{left:523px;bottom:498px;letter-spacing:-0.11px;}
#t1z_264{left:523px;bottom:481px;letter-spacing:-0.12px;}
#t20_264{left:81px;bottom:512px;letter-spacing:-0.17px;}
#t21_264{left:138px;bottom:512px;letter-spacing:-0.16px;}
#t22_264{left:189px;bottom:512px;letter-spacing:-0.14px;}
#t23_264{left:429px;bottom:512px;letter-spacing:-0.13px;}
#t24_264{left:81px;bottom:487px;letter-spacing:-0.15px;}
#t25_264{left:138px;bottom:487px;letter-spacing:-0.17px;}
#t26_264{left:189px;bottom:487px;letter-spacing:-0.15px;}
#t27_264{left:429px;bottom:487px;letter-spacing:-0.13px;}
#t28_264{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t29_264{left:138px;bottom:463px;letter-spacing:-0.16px;}
#t2a_264{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t2b_264{left:429px;bottom:463px;letter-spacing:-0.12px;}
#t2c_264{left:81px;bottom:435px;letter-spacing:-0.16px;}
#t2d_264{left:138px;bottom:435px;letter-spacing:-0.16px;}
#t2e_264{left:189px;bottom:435px;letter-spacing:-0.14px;}
#t2f_264{left:429px;bottom:435px;letter-spacing:-0.13px;}
#t2g_264{left:523px;bottom:435px;letter-spacing:-0.12px;}
#t2h_264{left:705px;bottom:435px;}
#t2i_264{left:709px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_264{left:523px;bottom:419px;letter-spacing:-0.11px;}
#t2k_264{left:680px;bottom:418px;}
#t2l_264{left:684px;bottom:419px;letter-spacing:-0.12px;}
#t2m_264{left:523px;bottom:397px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t2n_264{left:81px;bottom:411px;letter-spacing:-0.17px;}
#t2o_264{left:138px;bottom:411px;letter-spacing:-0.16px;}
#t2p_264{left:189px;bottom:411px;letter-spacing:-0.14px;}
#t2q_264{left:429px;bottom:411px;letter-spacing:-0.13px;}
#t2r_264{left:81px;bottom:386px;letter-spacing:-0.16px;}
#t2s_264{left:138px;bottom:386px;letter-spacing:-0.17px;}
#t2t_264{left:189px;bottom:386px;letter-spacing:-0.15px;}
#t2u_264{left:429px;bottom:386px;letter-spacing:-0.13px;}
#t2v_264{left:81px;bottom:362px;letter-spacing:-0.16px;}
#t2w_264{left:138px;bottom:362px;letter-spacing:-0.16px;}
#t2x_264{left:189px;bottom:362px;letter-spacing:-0.14px;}
#t2y_264{left:429px;bottom:362px;letter-spacing:-0.12px;}
#t2z_264{left:81px;bottom:338px;letter-spacing:-0.16px;}
#t30_264{left:138px;bottom:338px;letter-spacing:-0.16px;}
#t31_264{left:189px;bottom:338px;letter-spacing:-0.14px;}
#t32_264{left:429px;bottom:338px;letter-spacing:-0.13px;}
#t33_264{left:523px;bottom:338px;letter-spacing:-0.12px;}
#t34_264{left:705px;bottom:337px;}
#t35_264{left:709px;bottom:338px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_264{left:523px;bottom:321px;letter-spacing:-0.11px;}
#t37_264{left:680px;bottom:320px;}
#t38_264{left:684px;bottom:321px;letter-spacing:-0.12px;}
#t39_264{left:523px;bottom:299px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t3a_264{left:81px;bottom:313px;letter-spacing:-0.17px;}
#t3b_264{left:138px;bottom:313px;letter-spacing:-0.16px;}
#t3c_264{left:189px;bottom:313px;letter-spacing:-0.14px;}
#t3d_264{left:429px;bottom:313px;letter-spacing:-0.13px;}
#t3e_264{left:81px;bottom:289px;letter-spacing:-0.17px;}
#t3f_264{left:138px;bottom:289px;letter-spacing:-0.16px;}
#t3g_264{left:188px;bottom:289px;letter-spacing:-0.15px;}
#t3h_264{left:429px;bottom:289px;letter-spacing:-0.13px;}
#t3i_264{left:81px;bottom:264px;letter-spacing:-0.16px;}
#t3j_264{left:138px;bottom:264px;letter-spacing:-0.16px;}
#t3k_264{left:189px;bottom:264px;letter-spacing:-0.14px;}
#t3l_264{left:429px;bottom:264px;letter-spacing:-0.12px;}
#t3m_264{left:81px;bottom:240px;letter-spacing:-0.16px;}
#t3n_264{left:138px;bottom:240px;letter-spacing:-0.16px;}
#t3o_264{left:189px;bottom:240px;letter-spacing:-0.14px;}
#t3p_264{left:429px;bottom:240px;letter-spacing:-0.13px;}
#t3q_264{left:523px;bottom:240px;letter-spacing:-0.12px;}
#t3r_264{left:705px;bottom:239px;}
#t3s_264{left:709px;bottom:240px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3t_264{left:523px;bottom:223px;letter-spacing:-0.11px;}
#t3u_264{left:680px;bottom:222px;}
#t3v_264{left:684px;bottom:223px;letter-spacing:-0.12px;}
#t3w_264{left:523px;bottom:202px;letter-spacing:-0.12px;}
#t3x_264{left:523px;bottom:185px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_264{left:81px;bottom:215px;letter-spacing:-0.17px;}
#t3z_264{left:138px;bottom:215px;letter-spacing:-0.16px;}
#t40_264{left:189px;bottom:215px;letter-spacing:-0.14px;}
#t41_264{left:429px;bottom:215px;letter-spacing:-0.13px;}
#t42_264{left:81px;bottom:191px;letter-spacing:-0.17px;}
#t43_264{left:138px;bottom:191px;letter-spacing:-0.16px;}
#t44_264{left:188px;bottom:191px;letter-spacing:-0.15px;}
#t45_264{left:429px;bottom:191px;letter-spacing:-0.13px;}
#t46_264{left:81px;bottom:166px;letter-spacing:-0.16px;}
#t47_264{left:138px;bottom:166px;letter-spacing:-0.16px;}
#t48_264{left:189px;bottom:166px;letter-spacing:-0.14px;}
#t49_264{left:429px;bottom:166px;letter-spacing:-0.12px;}
#t4a_264{left:175px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4b_264{left:261px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4c_264{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t4d_264{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t4e_264{left:222px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t4f_264{left:451px;bottom:1046px;letter-spacing:-0.16px;}
#t4g_264{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4h_264{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t4i_264{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_264{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_264{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_264{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_264{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_264{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s6_264{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_264{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts264" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg264Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg264" style="-webkit-user-select: none;"><object width="935" height="1210" data="264/264.svg" type="image/svg+xml" id="pdf264" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_264" class="t s1_264">2-248 </span><span id="t2_264" class="t s1_264">Vol. 4 </span>
<span id="t3_264" class="t s2_264">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_264" class="t s3_264">63:56 </span><span id="t5_264" class="t s3_264">Package </span><span id="t6_264" class="t s3_264">Maximum Ratio Limit for16C </span>
<span id="t7_264" class="t s3_264">Maximum turbo ratio limit of 16 core active. </span>
<span id="t8_264" class="t s3_264">1AFH </span><span id="t9_264" class="t s3_264">431 </span><span id="ta_264" class="t s3_264">MSR_TURBO_RATIO_LIMIT2 </span><span id="tb_264" class="t s3_264">Package </span><span id="tc_264" class="t s3_264">Maximum Ratio Limit of Turbo Mode </span>
<span id="td_264" class="t s3_264">R/O if MSR_PLATFORM_INFO.[28] = 0. </span>
<span id="te_264" class="t s3_264">R/W if MSR_PLATFORM_INFO.[28] = 1. </span>
<span id="tf_264" class="t s3_264">7:0 </span><span id="tg_264" class="t s3_264">Package </span><span id="th_264" class="t s3_264">Maximum Ratio Limit for 17C </span>
<span id="ti_264" class="t s3_264">Maximum turbo ratio limit of 17 core active. </span>
<span id="tj_264" class="t s3_264">15:8 </span><span id="tk_264" class="t s3_264">Package </span><span id="tl_264" class="t s3_264">Maximum Ratio Limit for 18C </span>
<span id="tm_264" class="t s3_264">Maximum turbo ratio limit of 18 core active. </span>
<span id="tn_264" class="t s3_264">62:16 </span><span id="to_264" class="t s3_264">Package </span><span id="tp_264" class="t s3_264">Reserved </span>
<span id="tq_264" class="t s3_264">63 </span><span id="tr_264" class="t s3_264">Package </span><span id="ts_264" class="t s3_264">Semaphore for Turbo Ratio Limit Configuration </span>
<span id="tt_264" class="t s3_264">If 1, the processor uses override configuration </span>
<span id="tu_264" class="t s4_264">1 </span>
<span id="tv_264" class="t s3_264">specified in MSR_TURBO_RATIO_LIMIT, </span>
<span id="tw_264" class="t s3_264">MSR_TURBO_RATIO_LIMIT1, and </span>
<span id="tx_264" class="t s3_264">MSR_TURBO_RATIO_LIMIT2. </span>
<span id="ty_264" class="t s3_264">If 0, the processor uses factory-set configuration </span>
<span id="tz_264" class="t s3_264">(Default). </span>
<span id="t10_264" class="t s3_264">414H </span><span id="t11_264" class="t s3_264">1044 </span><span id="t12_264" class="t s3_264">IA32_MC5_CTL </span><span id="t13_264" class="t s3_264">Package </span><span id="t14_264" class="t s3_264">See Section 16.3.2.1, “IA32_MC</span><span id="t15_264" class="t s5_264">i</span><span id="t16_264" class="t s3_264">_CTL MSRs,” through </span>
<span id="t17_264" class="t s3_264">Section 16.3.2.4, “IA32_MC</span><span id="t18_264" class="t s5_264">i</span><span id="t19_264" class="t s3_264">_MISC MSRs.” </span>
<span id="t1a_264" class="t s3_264">Bank MC5 reports MC errors from the Intel QPI 0 </span>
<span id="t1b_264" class="t s3_264">module. </span>
<span id="t1c_264" class="t s3_264">415H </span><span id="t1d_264" class="t s3_264">1045 </span><span id="t1e_264" class="t s3_264">IA32_MC5_STATUS </span><span id="t1f_264" class="t s3_264">Package </span>
<span id="t1g_264" class="t s3_264">416H </span><span id="t1h_264" class="t s3_264">1046 </span><span id="t1i_264" class="t s3_264">IA32_MC5_ADDR </span><span id="t1j_264" class="t s3_264">Package </span>
<span id="t1k_264" class="t s3_264">417H </span><span id="t1l_264" class="t s3_264">1047 </span><span id="t1m_264" class="t s3_264">IA32_MC5_MISC </span><span id="t1n_264" class="t s3_264">Package </span>
<span id="t1o_264" class="t s3_264">418H </span><span id="t1p_264" class="t s3_264">1048 </span><span id="t1q_264" class="t s3_264">IA32_MC6_CTL </span><span id="t1r_264" class="t s3_264">Package </span><span id="t1s_264" class="t s3_264">See Section 16.3.2.1, “IA32_MC</span><span id="t1t_264" class="t s5_264">i</span><span id="t1u_264" class="t s3_264">_CTL MSRs,” through </span>
<span id="t1v_264" class="t s3_264">Section 16.3.2.4, “IA32_MC</span><span id="t1w_264" class="t s5_264">i</span><span id="t1x_264" class="t s3_264">_MISC MSRs.” </span>
<span id="t1y_264" class="t s3_264">Bank MC6 reports MC errors from the integrated I/O </span>
<span id="t1z_264" class="t s3_264">module. </span>
<span id="t20_264" class="t s3_264">419H </span><span id="t21_264" class="t s3_264">1049 </span><span id="t22_264" class="t s3_264">IA32_MC6_STATUS </span><span id="t23_264" class="t s3_264">Package </span>
<span id="t24_264" class="t s3_264">41AH </span><span id="t25_264" class="t s3_264">1050 </span><span id="t26_264" class="t s3_264">IA32_MC6_ADDR </span><span id="t27_264" class="t s3_264">Package </span>
<span id="t28_264" class="t s3_264">41BH </span><span id="t29_264" class="t s3_264">1051 </span><span id="t2a_264" class="t s3_264">IA32_MC6_MISC </span><span id="t2b_264" class="t s3_264">Package </span>
<span id="t2c_264" class="t s3_264">41CH </span><span id="t2d_264" class="t s3_264">1052 </span><span id="t2e_264" class="t s3_264">IA32_MC7_CTL </span><span id="t2f_264" class="t s3_264">Package </span><span id="t2g_264" class="t s3_264">See Section 16.3.2.1, “IA32_MC</span><span id="t2h_264" class="t s5_264">i</span><span id="t2i_264" class="t s3_264">_CTL MSRs,” through </span>
<span id="t2j_264" class="t s3_264">Section 16.3.2.4, “IA32_MC</span><span id="t2k_264" class="t s5_264">i</span><span id="t2l_264" class="t s3_264">_MISC MSRs.” </span>
<span id="t2m_264" class="t s3_264">Bank MC7 reports MC errors from the home agent HA 0. </span>
<span id="t2n_264" class="t s3_264">41DH </span><span id="t2o_264" class="t s3_264">1053 </span><span id="t2p_264" class="t s3_264">IA32_MC7_STATUS </span><span id="t2q_264" class="t s3_264">Package </span>
<span id="t2r_264" class="t s3_264">41EH </span><span id="t2s_264" class="t s3_264">1054 </span><span id="t2t_264" class="t s3_264">IA32_MC7_ADDR </span><span id="t2u_264" class="t s3_264">Package </span>
<span id="t2v_264" class="t s3_264">41FH </span><span id="t2w_264" class="t s3_264">1055 </span><span id="t2x_264" class="t s3_264">IA32_MC7_MISC </span><span id="t2y_264" class="t s3_264">Package </span>
<span id="t2z_264" class="t s3_264">420H </span><span id="t30_264" class="t s3_264">1056 </span><span id="t31_264" class="t s3_264">IA32_MC8_CTL </span><span id="t32_264" class="t s3_264">Package </span><span id="t33_264" class="t s3_264">See Section 16.3.2.1, “IA32_MC</span><span id="t34_264" class="t s5_264">i</span><span id="t35_264" class="t s3_264">_CTL MSRs,” through </span>
<span id="t36_264" class="t s3_264">Section 16.3.2.4, “IA32_MC</span><span id="t37_264" class="t s5_264">i</span><span id="t38_264" class="t s3_264">_MISC MSRs.” </span>
<span id="t39_264" class="t s3_264">Bank MC8 reports MC errors from the home agent HA 1. </span>
<span id="t3a_264" class="t s3_264">421H </span><span id="t3b_264" class="t s3_264">1057 </span><span id="t3c_264" class="t s3_264">IA32_MC8_STATUS </span><span id="t3d_264" class="t s3_264">Package </span>
<span id="t3e_264" class="t s3_264">422H </span><span id="t3f_264" class="t s3_264">1058 </span><span id="t3g_264" class="t s3_264">IA32_MC8_ADDR </span><span id="t3h_264" class="t s3_264">Package </span>
<span id="t3i_264" class="t s3_264">423H </span><span id="t3j_264" class="t s3_264">1059 </span><span id="t3k_264" class="t s3_264">IA32_MC8_MISC </span><span id="t3l_264" class="t s3_264">Package </span>
<span id="t3m_264" class="t s3_264">424H </span><span id="t3n_264" class="t s3_264">1060 </span><span id="t3o_264" class="t s3_264">IA32_MC9_CTL </span><span id="t3p_264" class="t s3_264">Package </span><span id="t3q_264" class="t s3_264">See Section 16.3.2.1, “IA32_MC</span><span id="t3r_264" class="t s5_264">i</span><span id="t3s_264" class="t s3_264">_CTL MSRs,” through </span>
<span id="t3t_264" class="t s3_264">Section 16.3.2.4, “IA32_MC</span><span id="t3u_264" class="t s5_264">i</span><span id="t3v_264" class="t s3_264">_MISC MSRs.” </span>
<span id="t3w_264" class="t s3_264">Banks MC9 through MC 16 report MC errors from each </span>
<span id="t3x_264" class="t s3_264">channel of the integrated memory controllers. </span>
<span id="t3y_264" class="t s3_264">425H </span><span id="t3z_264" class="t s3_264">1061 </span><span id="t40_264" class="t s3_264">IA32_MC9_STATUS </span><span id="t41_264" class="t s3_264">Package </span>
<span id="t42_264" class="t s3_264">426H </span><span id="t43_264" class="t s3_264">1062 </span><span id="t44_264" class="t s3_264">IA32_MC9_ADDR </span><span id="t45_264" class="t s3_264">Package </span>
<span id="t46_264" class="t s3_264">427H </span><span id="t47_264" class="t s3_264">1063 </span><span id="t48_264" class="t s3_264">IA32_MC9_MISC </span><span id="t49_264" class="t s3_264">Package </span>
<span id="t4a_264" class="t s6_264">Table 2-32. </span><span id="t4b_264" class="t s6_264">Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family </span>
<span id="t4c_264" class="t s7_264">Register </span>
<span id="t4d_264" class="t s7_264">Address </span><span id="t4e_264" class="t s7_264">Register Name / Bit Fields </span><span id="t4f_264" class="t s7_264">Scope </span><span id="t4g_264" class="t s7_264">Bit Description </span>
<span id="t4h_264" class="t s7_264">Hex </span><span id="t4i_264" class="t s7_264">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
