#! /Users/nick/.bin/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1554-ge3a959196)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x12462d210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12462ced0 .scope module, "cpu_tb" "cpu_tb" 3 4;
 .timescale -9 -12;
v0x124647f00_0 .net "DataAdr", 31 0, v0x12463e7b0_0;  1 drivers
v0x124647fb0_0 .net "MemWrite", 0 0, L_0x124649de0;  1 drivers
v0x124648050_0 .net "WriteData", 31 0, L_0x12464b2b0;  1 drivers
v0x1246480e0_0 .var "clk", 0 0;
v0x124648170_0 .var "reset", 0 0;
v0x124648340_0 .net "viewInstr", 31 0, L_0x12464d9d0;  1 drivers
v0x1246483d0_0 .net "viewPC", 31 0, L_0x12464d820;  1 drivers
v0x124648460_0 .net "viewReadData", 31 0, L_0x124647520;  1 drivers
E_0x124616d30 .event negedge, v0x12463ab50_0;
S_0x124629510 .scope module, "dut" "top" 3 11, 4 1 0, S_0x12462ced0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "viewPC";
    .port_info 6 /OUTPUT 32 "viewInstr";
    .port_info 7 /OUTPUT 32 "viewReadData";
L_0x12464d820 .functor BUFZ 32, v0x124641c80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12464d9d0 .functor BUFZ 32, L_0x12464d540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124647520 .functor BUFZ 32, L_0x12464d770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124647690_0 .net "DataAdr", 31 0, v0x12463e7b0_0;  alias, 1 drivers
v0x124647720_0 .net "Instr", 31 0, L_0x12464d540;  1 drivers
v0x1246477b0_0 .net "MemWrite", 0 0, L_0x124649de0;  alias, 1 drivers
v0x1246478e0_0 .net "PC", 31 0, v0x124641c80_0;  1 drivers
v0x124647970_0 .net "ReadData", 31 0, L_0x12464d770;  1 drivers
v0x124647a90_0 .net "WriteData", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x124647b20_0 .net "clk", 0 0, v0x1246480e0_0;  1 drivers
v0x124647bb0_0 .net "reset", 0 0, v0x124648170_0;  1 drivers
v0x124647c40_0 .net "viewInstr", 31 0, L_0x12464d9d0;  alias, 1 drivers
v0x124647d50_0 .net "viewPC", 31 0, L_0x12464d820;  alias, 1 drivers
v0x124647de0_0 .net "viewReadData", 31 0, L_0x124647520;  alias, 1 drivers
S_0x12462c3c0 .scope module, "arm" "arm" 4 11, 5 1 0, S_0x124629510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x124645b50_0 .net "ALUControl", 1 0, v0x12463c540_0;  1 drivers
v0x124645be0_0 .net "ALUFlags", 3 0, L_0x12464d2e0;  1 drivers
v0x124645d00_0 .net "ALUResult", 31 0, v0x12463e7b0_0;  alias, 1 drivers
v0x124645d90_0 .net "ALUSrc", 0 0, L_0x1246486b0;  1 drivers
v0x124645ea0_0 .net "ImmSrc", 1 0, L_0x124648610;  1 drivers
v0x124645fb0_0 .net "Instr", 31 0, L_0x12464d540;  alias, 1 drivers
v0x124646040_0 .net "MemWrite", 0 0, L_0x124649de0;  alias, 1 drivers
v0x1246460d0_0 .net "MemtoReg", 0 0, L_0x124648750;  1 drivers
v0x1246461e0_0 .net "PC", 31 0, v0x124641c80_0;  alias, 1 drivers
v0x1246462f0_0 .net "PCSrc", 0 0, L_0x124649ef0;  1 drivers
v0x124646400_0 .net "ReadData", 31 0, L_0x12464d770;  alias, 1 drivers
v0x124646490_0 .net "RegSrc", 1 0, L_0x1246484f0;  1 drivers
v0x124646520_0 .net "RegWrite", 0 0, L_0x124649cf0;  1 drivers
v0x124646630_0 .net "WriteData", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x1246466c0_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x124646750_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
L_0x12464a100 .part L_0x12464d540, 12, 20;
S_0x124626880 .scope module, "c" "controller" 5 13, 6 2 0, S_0x12462c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x12463d460_0 .net "ALUControl", 1 0, v0x12463c540_0;  alias, 1 drivers
v0x12463d4f0_0 .net "ALUFlags", 3 0, L_0x12464d2e0;  alias, 1 drivers
v0x12463d580_0 .net "ALUSrc", 0 0, L_0x1246486b0;  alias, 1 drivers
v0x12463d610_0 .net "FlagW", 1 0, v0x12463c7e0_0;  1 drivers
v0x12463d6a0_0 .net "ImmSrc", 1 0, L_0x124648610;  alias, 1 drivers
v0x12463d770_0 .net "Instr", 31 12, L_0x12464a100;  1 drivers
v0x12463d800_0 .net "MemW", 0 0, L_0x124648910;  1 drivers
v0x12463d8d0_0 .net "MemWrite", 0 0, L_0x124649de0;  alias, 1 drivers
v0x12463d960_0 .net "MemtoReg", 0 0, L_0x124648750;  alias, 1 drivers
v0x12463da70_0 .net "PCS", 0 0, L_0x124648ea0;  1 drivers
v0x12463db00_0 .net "PCSrc", 0 0, L_0x124649ef0;  alias, 1 drivers
v0x12463db90_0 .net "RegSrc", 1 0, L_0x1246484f0;  alias, 1 drivers
v0x12463dc40_0 .net "RegW", 0 0, L_0x124648870;  1 drivers
v0x12463dd10_0 .net "RegWrite", 0 0, L_0x124649cf0;  alias, 1 drivers
v0x12463dda0_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x12463de30_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
L_0x124648f50 .part L_0x12464a100, 14, 2;
L_0x124649010 .part L_0x12464a100, 8, 6;
L_0x124649110 .part L_0x12464a100, 0, 4;
L_0x124649fe0 .part L_0x12464a100, 16, 4;
S_0x12461a380 .scope module, "cl" "condlogic" 6 19, 7 1 0, S_0x124626880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x124649c40 .functor AND 2, v0x12463c7e0_0, L_0x124649b60, C4<11>, C4<11>;
L_0x124649cf0 .functor AND 1, L_0x124648870, v0x12463a220_0, C4<1>, C4<1>;
L_0x124649de0 .functor AND 1, L_0x124648910, v0x12463a220_0, C4<1>, C4<1>;
L_0x124649ef0 .functor AND 1, L_0x124648ea0, v0x12463a220_0, C4<1>, C4<1>;
v0x12463b640_0 .net "ALUFlags", 3 0, L_0x12464d2e0;  alias, 1 drivers
v0x12463b700_0 .net "Cond", 3 0, L_0x124649fe0;  1 drivers
v0x12463b7a0_0 .net "CondEx", 0 0, v0x12463a220_0;  1 drivers
v0x12463b870_0 .net "FlagW", 1 0, v0x12463c7e0_0;  alias, 1 drivers
v0x12463b900_0 .net "FlagWrite", 1 0, L_0x124649c40;  1 drivers
v0x12463b9d0_0 .net "Flags", 3 0, L_0x124649530;  1 drivers
v0x12463ba70_0 .net "MemW", 0 0, L_0x124648910;  alias, 1 drivers
v0x12463bb00_0 .net "MemWrite", 0 0, L_0x124649de0;  alias, 1 drivers
v0x12463bba0_0 .net "PCS", 0 0, L_0x124648ea0;  alias, 1 drivers
v0x12463bcc0_0 .net "PCSrc", 0 0, L_0x124649ef0;  alias, 1 drivers
v0x12463bd60_0 .net "RegW", 0 0, L_0x124648870;  alias, 1 drivers
v0x12463be00_0 .net "RegWrite", 0 0, L_0x124649cf0;  alias, 1 drivers
v0x12463bea0_0 .net *"_ivl_13", 1 0, L_0x124649b60;  1 drivers
v0x12463bf50_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x12463bfe0_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
L_0x1246491f0 .part L_0x124649c40, 1, 1;
L_0x1246492b0 .part L_0x12464d2e0, 2, 2;
L_0x124649370 .part L_0x124649c40, 0, 1;
L_0x124649470 .part L_0x12464d2e0, 0, 2;
L_0x124649530 .concat8 [ 2 2 0 0], v0x12463ad60_0, v0x12463b450_0;
L_0x124649b60 .concat [ 1 1 0 0], v0x12463a220_0, v0x12463a220_0;
S_0x12462da40 .scope module, "cc" "condcheck" 7 19, 7 26 0, S_0x12461a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x124649a00 .functor BUFZ 4, L_0x124649530, C4<0000>, C4<0000>, C4<0000>;
L_0x124649a70 .functor XNOR 1, L_0x124649660, L_0x1246498e0, C4<0>, C4<0>;
v0x124610d30_0 .net "Cond", 3 0, L_0x124649fe0;  alias, 1 drivers
v0x12463a220_0 .var "CondEx", 0 0;
v0x12463a2c0_0 .net "Flags", 3 0, L_0x124649530;  alias, 1 drivers
v0x12463a380_0 .net *"_ivl_6", 3 0, L_0x124649a00;  1 drivers
v0x12463a430_0 .net "carry", 0 0, L_0x124649820;  1 drivers
v0x12463a510_0 .net "ge", 0 0, L_0x124649a70;  1 drivers
v0x12463a5b0_0 .net "neg", 0 0, L_0x124649660;  1 drivers
v0x12463a650_0 .net "overflow", 0 0, L_0x1246498e0;  1 drivers
v0x12463a6f0_0 .net "zero", 0 0, L_0x124649720;  1 drivers
E_0x12461a100/0 .event anyedge, v0x124610d30_0, v0x12463a6f0_0, v0x12463a430_0, v0x12463a5b0_0;
E_0x12461a100/1 .event anyedge, v0x12463a650_0, v0x12463a510_0;
E_0x12461a100 .event/or E_0x12461a100/0, E_0x12461a100/1;
L_0x124649660 .part L_0x124649a00, 3, 1;
L_0x124649720 .part L_0x124649a00, 2, 1;
L_0x124649820 .part L_0x124649a00, 1, 1;
L_0x1246498e0 .part L_0x124649a00, 0, 1;
S_0x12463a840 .scope module, "flagreg0" "flopenr" 7 15, 8 1 0, S_0x12461a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x12463aa00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x12463ab50_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x12463ac00_0 .net "d", 1 0, L_0x124649470;  1 drivers
v0x12463acb0_0 .net "en", 0 0, L_0x124649370;  1 drivers
v0x12463ad60_0 .var "q", 1 0;
v0x12463ae10_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
E_0x12463ab00 .event posedge, v0x12463ae10_0, v0x12463ab50_0;
S_0x12463af70 .scope module, "flagreg1" "flopenr" 7 13, 8 1 0, S_0x12461a380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x12463b130 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
v0x12463b260_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x12463b310_0 .net "d", 1 0, L_0x1246492b0;  1 drivers
v0x12463b3a0_0 .net "en", 0 0, L_0x1246491f0;  1 drivers
v0x12463b450_0 .var "q", 1 0;
v0x12463b500_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
S_0x12463c1a0 .scope module, "dec" "decoder" 6 16, 9 1 0, S_0x124626880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x124648db0 .functor AND 1, L_0x124648c80, L_0x124648870, C4<1>, C4<1>;
L_0x124648ea0 .functor OR 1, L_0x124648db0, L_0x1246489b0, C4<0>, C4<0>;
v0x12463c540_0 .var "ALUControl", 1 0;
v0x12463c5f0_0 .net "ALUOp", 0 0, L_0x124648a50;  1 drivers
v0x12463c690_0 .net "ALUSrc", 0 0, L_0x1246486b0;  alias, 1 drivers
v0x12463c740_0 .net "Branch", 0 0, L_0x1246489b0;  1 drivers
v0x12463c7e0_0 .var "FlagW", 1 0;
v0x12463c8c0_0 .net "Funct", 5 0, L_0x124649010;  1 drivers
v0x12463c960_0 .net "ImmSrc", 1 0, L_0x124648610;  alias, 1 drivers
v0x12463ca10_0 .net "MemW", 0 0, L_0x124648910;  alias, 1 drivers
v0x12463cac0_0 .net "MemtoReg", 0 0, L_0x124648750;  alias, 1 drivers
v0x12463cbd0_0 .net "Op", 1 0, L_0x124648f50;  1 drivers
v0x12463cc80_0 .net "PCS", 0 0, L_0x124648ea0;  alias, 1 drivers
v0x12463cd30_0 .net "Rd", 3 0, L_0x124649110;  1 drivers
v0x12463cdc0_0 .net "RegSrc", 1 0, L_0x1246484f0;  alias, 1 drivers
v0x12463ce50_0 .net "RegW", 0 0, L_0x124648870;  alias, 1 drivers
v0x12463cf00_0 .net *"_ivl_10", 9 0, v0x12463d290_0;  1 drivers
L_0x118040010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12463cf90_0 .net/2u *"_ivl_11", 3 0, L_0x118040010;  1 drivers
v0x12463d040_0 .net *"_ivl_13", 0 0, L_0x124648c80;  1 drivers
v0x12463d1e0_0 .net *"_ivl_15", 0 0, L_0x124648db0;  1 drivers
v0x12463d290_0 .var "controls", 9 0;
E_0x12463c480 .event anyedge, v0x12463c5f0_0, v0x12463c8c0_0, v0x12463c8c0_0;
E_0x12463c4e0 .event anyedge, v0x12463cbd0_0, v0x12463c8c0_0, v0x12463c8c0_0;
L_0x1246484f0 .part v0x12463d290_0, 8, 2;
L_0x124648610 .part v0x12463d290_0, 6, 2;
L_0x1246486b0 .part v0x12463d290_0, 5, 1;
L_0x124648750 .part v0x12463d290_0, 4, 1;
L_0x124648870 .part v0x12463d290_0, 3, 1;
L_0x124648910 .part v0x12463d290_0, 2, 1;
L_0x1246489b0 .part v0x12463d290_0, 1, 1;
L_0x124648a50 .part v0x12463d290_0, 0, 1;
L_0x124648c80 .cmp/eq 4, L_0x124649110, L_0x118040010;
S_0x12463dfa0 .scope module, "dp" "datapath" 5 17, 10 2 0, S_0x12462c3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x1246448c0_0 .net "ALUControl", 1 0, v0x12463c540_0;  alias, 1 drivers
v0x124644970_0 .net "ALUFlags", 3 0, L_0x12464d2e0;  alias, 1 drivers
v0x124644a10_0 .net "ALUResult", 31 0, v0x12463e7b0_0;  alias, 1 drivers
v0x124644ae0_0 .net "ALUSrc", 0 0, L_0x1246486b0;  alias, 1 drivers
v0x124644b70_0 .net "ExtImm", 31 0, v0x1246404d0_0;  1 drivers
v0x124644c80_0 .net "ImmSrc", 1 0, L_0x124648610;  alias, 1 drivers
v0x124644d10_0 .net "Instr", 31 0, L_0x12464d540;  alias, 1 drivers
v0x124644da0_0 .net "MemtoReg", 0 0, L_0x124648750;  alias, 1 drivers
v0x124644e30_0 .net "PC", 31 0, v0x124641c80_0;  alias, 1 drivers
v0x124644f40_0 .net "PCNext", 31 0, L_0x12464a220;  1 drivers
v0x124645010_0 .net "PCPlus4", 31 0, L_0x12464a3c0;  1 drivers
v0x1246450a0_0 .net "PCPlus8", 31 0, L_0x12464a4c0;  1 drivers
v0x124645170_0 .net "PCSrc", 0 0, L_0x124649ef0;  alias, 1 drivers
v0x124645200_0 .net "RA1", 3 0, L_0x12464a560;  1 drivers
v0x1246452d0_0 .net "RA2", 3 0, L_0x12464a7c0;  1 drivers
v0x1246453a0_0 .net "ReadData", 31 0, L_0x12464d770;  alias, 1 drivers
v0x124645430_0 .net "RegSrc", 1 0, L_0x1246484f0;  alias, 1 drivers
v0x124645600_0 .net "RegWrite", 0 0, L_0x124649cf0;  alias, 1 drivers
v0x124645690_0 .net "Result", 31 0, L_0x12464b570;  1 drivers
v0x124645720_0 .net "SrcA", 31 0, L_0x12464ae30;  1 drivers
v0x1246457b0_0 .net "SrcB", 31 0, L_0x12464b6b0;  1 drivers
v0x124645840_0 .net "WriteData", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x124645910_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x1246459a0_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
L_0x12464a600 .part L_0x12464d540, 16, 4;
L_0x12464a6e0 .part L_0x1246484f0, 0, 1;
L_0x12464a860 .part L_0x12464d540, 0, 4;
L_0x12464a900 .part L_0x12464d540, 12, 4;
L_0x12464a9e0 .part L_0x1246484f0, 1, 1;
L_0x12464b3d0 .part L_0x12464d540, 12, 4;
L_0x12464b610 .part L_0x12464d540, 0, 24;
S_0x12463e360 .scope module, "alu" "alu" 10 36, 11 3 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_0x124641a40 .functor NOT 32, L_0x12464b6b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12464c440 .functor NOT 1, L_0x12464c340, C4<0>, C4<0>, C4<0>;
L_0x12464c6a0 .functor XOR 1, L_0x12464c4b0, L_0x12464c550, C4<0>, C4<0>;
L_0x12464c750 .functor AND 1, L_0x12464c440, L_0x12464c6a0, C4<1>, C4<1>;
L_0x12464c630 .functor XOR 1, L_0x12464c840, L_0x12464c9e0, C4<0>, C4<0>;
L_0x12464cbe0 .functor XOR 1, L_0x12464c630, L_0x12464cb40, C4<0>, C4<0>;
L_0x12464ccf0 .functor NOT 1, L_0x12464cbe0, C4<0>, C4<0>, C4<0>;
L_0x12464cde0 .functor AND 1, L_0x12464c750, L_0x12464ccf0, C4<1>, C4<1>;
v0x12463e5e0_0 .net "ALUControl", 1 0, v0x12463c540_0;  alias, 1 drivers
v0x12463e6d0_0 .net "ALUFlags", 3 0, L_0x12464d2e0;  alias, 1 drivers
v0x12463e7b0_0 .var "ALUResult", 31 0;
v0x12463e840_0 .net "C", 0 0, L_0x12464ba50;  1 drivers
v0x12463e8d0_0 .net "N", 0 0, L_0x12464ced0;  1 drivers
v0x12463e9b0_0 .net "SrcA", 31 0, L_0x12464ae30;  alias, 1 drivers
v0x12463ea60_0 .net "SrcB", 31 0, L_0x12464b6b0;  alias, 1 drivers
v0x12463eb10_0 .net "V", 0 0, L_0x12464cde0;  1 drivers
v0x12463ebb0_0 .net "Z", 0 0, L_0x12464d1a0;  1 drivers
v0x12463ecc0_0 .net *"_ivl_1", 0 0, L_0x12464b850;  1 drivers
L_0x118040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12463ed60_0 .net *"_ivl_12", 0 0, L_0x118040250;  1 drivers
v0x12463ee10_0 .net *"_ivl_13", 32 0, L_0x12464be10;  1 drivers
L_0x118040298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12463eec0_0 .net *"_ivl_16", 0 0, L_0x118040298;  1 drivers
v0x12463ef70_0 .net *"_ivl_17", 32 0, L_0x12464bef0;  1 drivers
v0x12463f020_0 .net *"_ivl_2", 31 0, L_0x124641a40;  1 drivers
v0x12463f0d0_0 .net *"_ivl_20", 0 0, L_0x12464c030;  1 drivers
v0x12463f180_0 .net *"_ivl_21", 32 0, L_0x12464c0d0;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12463f310_0 .net *"_ivl_24", 31 0, L_0x1180402e0;  1 drivers
v0x12463f3a0_0 .net *"_ivl_25", 32 0, L_0x12464c200;  1 drivers
v0x12463f450_0 .net *"_ivl_28", 0 0, L_0x12464c340;  1 drivers
v0x12463f500_0 .net *"_ivl_29", 0 0, L_0x12464c440;  1 drivers
v0x12463f5b0_0 .net *"_ivl_32", 0 0, L_0x12464c4b0;  1 drivers
v0x12463f660_0 .net *"_ivl_34", 0 0, L_0x12464c550;  1 drivers
v0x12463f710_0 .net *"_ivl_35", 0 0, L_0x12464c6a0;  1 drivers
v0x12463f7c0_0 .net *"_ivl_37", 0 0, L_0x12464c750;  1 drivers
v0x12463f870_0 .net *"_ivl_40", 0 0, L_0x12464c840;  1 drivers
v0x12463f920_0 .net *"_ivl_42", 0 0, L_0x12464c9e0;  1 drivers
v0x12463f9d0_0 .net *"_ivl_43", 0 0, L_0x12464c630;  1 drivers
v0x12463fa80_0 .net *"_ivl_46", 0 0, L_0x12464cb40;  1 drivers
v0x12463fb30_0 .net *"_ivl_47", 0 0, L_0x12464cbe0;  1 drivers
v0x12463fbe0_0 .net *"_ivl_49", 0 0, L_0x12464ccf0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12463fc90_0 .net/2u *"_ivl_55", 31 0, L_0x118040328;  1 drivers
v0x12463fd40_0 .net *"_ivl_57", 0 0, L_0x12464d100;  1 drivers
L_0x118040370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12463f220_0 .net/2u *"_ivl_59", 0 0, L_0x118040370;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12463ffd0_0 .net/2u *"_ivl_61", 0 0, L_0x1180403b8;  1 drivers
v0x124640060_0 .net *"_ivl_9", 32 0, L_0x12464bbf0;  1 drivers
v0x1246400f0_0 .net "condinvb", 31 0, L_0x12464b970;  1 drivers
v0x1246401a0_0 .net "sum", 31 0, L_0x12464baf0;  1 drivers
E_0x12463e580 .event anyedge, v0x12463c540_0, v0x1246401a0_0, v0x12463e9b0_0, v0x12463ea60_0;
L_0x12464b850 .part v0x12463c540_0, 0, 1;
L_0x12464b970 .functor MUXZ 32, L_0x12464b6b0, L_0x124641a40, L_0x12464b850, C4<>;
L_0x12464ba50 .part L_0x12464c200, 32, 1;
L_0x12464baf0 .part L_0x12464c200, 0, 32;
L_0x12464bbf0 .concat [ 32 1 0 0], L_0x12464ae30, L_0x118040250;
L_0x12464be10 .concat [ 32 1 0 0], L_0x12464b970, L_0x118040298;
L_0x12464bef0 .arith/sum 33, L_0x12464bbf0, L_0x12464be10;
L_0x12464c030 .part v0x12463c540_0, 0, 1;
L_0x12464c0d0 .concat [ 1 32 0 0], L_0x12464c030, L_0x1180402e0;
L_0x12464c200 .arith/sum 33, L_0x12464bef0, L_0x12464c0d0;
L_0x12464c340 .part v0x12463c540_0, 1, 1;
L_0x12464c4b0 .part L_0x12464ae30, 31, 1;
L_0x12464c550 .part L_0x12464baf0, 31, 1;
L_0x12464c840 .part v0x12463c540_0, 0, 1;
L_0x12464c9e0 .part L_0x12464ae30, 31, 1;
L_0x12464cb40 .part L_0x12464b6b0, 31, 1;
L_0x12464ced0 .part v0x12463e7b0_0, 31, 1;
L_0x12464d100 .cmp/eq 32, v0x12463e7b0_0, L_0x118040328;
L_0x12464d1a0 .functor MUXZ 1, L_0x1180403b8, L_0x118040370, L_0x12464d100, C4<>;
L_0x12464d2e0 .concat [ 1 1 1 1], L_0x12464d1a0, L_0x12464ba50, L_0x12464d1a0, L_0x12464ced0;
S_0x1246402d0 .scope module, "ext" "extend" 10 32, 12 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x1246404d0_0 .var "ExtImm", 31 0;
v0x124640590_0 .net "ImmSrc", 1 0, L_0x124648610;  alias, 1 drivers
v0x124640670_0 .net "Instr", 23 0, L_0x12464b610;  1 drivers
E_0x124640490/0 .event anyedge, v0x12463c960_0, v0x124640670_0, v0x124640670_0, v0x124640670_0;
E_0x124640490/1 .event anyedge, v0x124640670_0;
E_0x124640490 .event/or E_0x124640490/0, E_0x124640490/1;
S_0x124640760 .scope module, "pcadd1" "adder" 10 22, 13 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x124640920 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x124640ab0_0 .net "a", 31 0, v0x124641c80_0;  alias, 1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x124640b60_0 .net "b", 31 0, L_0x118040058;  1 drivers
v0x124640c00_0 .net "y", 31 0, L_0x12464a3c0;  alias, 1 drivers
L_0x12464a3c0 .arith/sum 32, v0x124641c80_0, L_0x118040058;
S_0x124640ca0 .scope module, "pcadd2" "adder" 10 23, 13 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x124640e60 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x124640fd0_0 .net "a", 31 0, L_0x12464a3c0;  alias, 1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1246410a0_0 .net "b", 31 0, L_0x1180400a0;  1 drivers
v0x124641130_0 .net "y", 31 0, L_0x12464a4c0;  alias, 1 drivers
L_0x12464a4c0 .arith/sum 32, L_0x12464a3c0, L_0x1180400a0;
S_0x1246411d0 .scope module, "pcmux" "mux2" 10 20, 14 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x1246413d0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x124641530_0 .net "d0", 31 0, L_0x12464a3c0;  alias, 1 drivers
v0x124641620_0 .net "d1", 31 0, L_0x12464b570;  alias, 1 drivers
v0x1246416b0_0 .net "s", 0 0, L_0x124649ef0;  alias, 1 drivers
v0x124641740_0 .net "y", 31 0, L_0x12464a220;  alias, 1 drivers
L_0x12464a220 .functor MUXZ 32, L_0x12464a3c0, L_0x12464b570, L_0x124649ef0, C4<>;
S_0x124641800 .scope module, "pcreg" "flopr" 10 21, 15 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1246419c0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x124641b40_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x124641be0_0 .net "d", 31 0, L_0x12464a220;  alias, 1 drivers
v0x124641c80_0 .var "q", 31 0;
v0x124641d30_0 .net "reset", 0 0, v0x124648170_0;  alias, 1 drivers
S_0x124641e80 .scope module, "ra1mux" "mux2" 10 26, 14 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x12463c070 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0x124642180_0 .net "d0", 3 0, L_0x12464a600;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124642240_0 .net "d1", 3 0, L_0x1180400e8;  1 drivers
v0x1246422e0_0 .net "s", 0 0, L_0x12464a6e0;  1 drivers
v0x124642370_0 .net "y", 3 0, L_0x12464a560;  alias, 1 drivers
L_0x12464a560 .functor MUXZ 4, L_0x12464a600, L_0x1180400e8, L_0x12464a6e0, C4<>;
S_0x124642430 .scope module, "ra2mux" "mux2" 10 27, 14 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x1246425f0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000100>;
v0x124642770_0 .net "d0", 3 0, L_0x12464a860;  1 drivers
v0x124642830_0 .net "d1", 3 0, L_0x12464a900;  1 drivers
v0x1246428d0_0 .net "s", 0 0, L_0x12464a9e0;  1 drivers
v0x124642960_0 .net "y", 3 0, L_0x12464a7c0;  alias, 1 drivers
L_0x12464a7c0 .functor MUXZ 4, L_0x12464a860, L_0x12464a900, L_0x12464a9e0, C4<>;
S_0x124642a20 .scope module, "resmux" "mux2" 10 31, 14 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x124641390 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x124642da0_0 .net "d0", 31 0, v0x12463e7b0_0;  alias, 1 drivers
v0x124642e70_0 .net "d1", 31 0, L_0x12464d770;  alias, 1 drivers
v0x124642f00_0 .net "s", 0 0, L_0x124648750;  alias, 1 drivers
v0x124642f90_0 .net "y", 31 0, L_0x12464b570;  alias, 1 drivers
L_0x12464b570 .functor MUXZ 32, v0x12463e7b0_0, L_0x12464d770, L_0x124648750, C4<>;
S_0x124643060 .scope module, "rf" "regfile" 10 28, 16 2 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x118040130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1246433b0_0 .net/2u *"_ivl_0", 3 0, L_0x118040130;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x124643470_0 .net/2u *"_ivl_12", 3 0, L_0x1180401c0;  1 drivers
v0x124643510_0 .net *"_ivl_14", 0 0, L_0x12464afd0;  1 drivers
v0x1246435c0_0 .net *"_ivl_16", 31 0, L_0x12464b0f0;  1 drivers
v0x124643660_0 .net *"_ivl_18", 5 0, L_0x12464b190;  1 drivers
v0x124643750_0 .net *"_ivl_2", 0 0, L_0x12464ab30;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1246437f0_0 .net *"_ivl_21", 1 0, L_0x118040208;  1 drivers
v0x1246438a0_0 .net *"_ivl_4", 31 0, L_0x12464ac50;  1 drivers
v0x124643950_0 .net *"_ivl_6", 5 0, L_0x12464acf0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x124643a60_0 .net *"_ivl_9", 1 0, L_0x118040178;  1 drivers
v0x124643b10_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x124643ba0_0 .net "r15", 31 0, L_0x12464a4c0;  alias, 1 drivers
v0x124643c60_0 .net "ra1", 3 0, L_0x12464a560;  alias, 1 drivers
v0x124643cf0_0 .net "ra2", 3 0, L_0x12464a7c0;  alias, 1 drivers
v0x124643d80_0 .net "rd1", 31 0, L_0x12464ae30;  alias, 1 drivers
v0x124643e30_0 .net "rd2", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x124643ed0 .array "rf", 0 14, 31 0;
v0x124644070_0 .net "wa3", 3 0, L_0x12464b3d0;  1 drivers
v0x124644120_0 .net "wd3", 31 0, L_0x12464b570;  alias, 1 drivers
v0x124644200_0 .net "we3", 0 0, L_0x124649cf0;  alias, 1 drivers
E_0x124643350 .event posedge, v0x12463ab50_0;
L_0x12464ab30 .cmp/eq 4, L_0x12464a560, L_0x118040130;
L_0x12464ac50 .array/port v0x124643ed0, L_0x12464acf0;
L_0x12464acf0 .concat [ 4 2 0 0], L_0x12464a560, L_0x118040178;
L_0x12464ae30 .functor MUXZ 32, L_0x12464ac50, L_0x12464a4c0, L_0x12464ab30, C4<>;
L_0x12464afd0 .cmp/eq 4, L_0x12464a7c0, L_0x1180401c0;
L_0x12464b0f0 .array/port v0x124643ed0, L_0x12464b190;
L_0x12464b190 .concat [ 4 2 0 0], L_0x12464a7c0, L_0x118040208;
L_0x12464b2b0 .functor MUXZ 32, L_0x12464b0f0, L_0x12464a4c0, L_0x12464afd0, C4<>;
S_0x124644310 .scope module, "srcbmux" "mux2" 10 35, 14 1 0, S_0x12463dfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x124644480 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x124644600_0 .net "d0", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x1246446d0_0 .net "d1", 31 0, v0x1246404d0_0;  alias, 1 drivers
v0x124644760_0 .net "s", 0 0, L_0x1246486b0;  alias, 1 drivers
v0x1246447f0_0 .net "y", 31 0, L_0x12464b6b0;  alias, 1 drivers
L_0x12464b6b0 .functor MUXZ 32, L_0x12464b2b0, v0x1246404d0_0, L_0x1246486b0, C4<>;
S_0x1246467e0 .scope module, "dmem" "dmem" 4 14, 17 3 0, S_0x124629510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x12464d770 .functor BUFZ 32, L_0x12464d5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124646a20 .array "RAM", 0 63, 31 0;
v0x124646ab0_0 .net *"_ivl_0", 31 0, L_0x12464d5f0;  1 drivers
v0x124646b40_0 .net *"_ivl_3", 29 0, L_0x12464d690;  1 drivers
v0x124646be0_0 .net "a", 31 0, v0x12463e7b0_0;  alias, 1 drivers
v0x124646d00_0 .net "clk", 0 0, v0x1246480e0_0;  alias, 1 drivers
v0x124646e90_0 .net "rd", 31 0, L_0x12464d770;  alias, 1 drivers
v0x124646f20_0 .net "wd", 31 0, L_0x12464b2b0;  alias, 1 drivers
v0x124646fb0_0 .net "we", 0 0, L_0x124649de0;  alias, 1 drivers
L_0x12464d5f0 .array/port v0x124646a20, L_0x12464d690;
L_0x12464d690 .part v0x12463e7b0_0, 2, 30;
S_0x1246470c0 .scope module, "imem" "imem" 4 13, 18 3 0, S_0x124629510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x12464d540 .functor BUFZ 32, L_0x12464d3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124647280 .array "RAM", 0 63, 31 0;
v0x124647310_0 .net *"_ivl_0", 31 0, L_0x12464d3c0;  1 drivers
v0x1246473c0_0 .net *"_ivl_3", 29 0, L_0x12464d460;  1 drivers
v0x124647480_0 .net "a", 31 0, v0x124641c80_0;  alias, 1 drivers
v0x1246475a0_0 .net "rd", 31 0, L_0x12464d540;  alias, 1 drivers
L_0x12464d3c0 .array/port v0x124647280, L_0x12464d460;
L_0x12464d460 .part v0x124641c80_0, 2, 30;
    .scope S_0x12463c1a0;
T_0 ;
Ewait_0 .event/or E_0x12463c4e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12463cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x12463c8c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x12463c8c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x12463d290_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12463c1a0;
T_1 ;
Ewait_1 .event/or E_0x12463c480, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12463c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12463c8c0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x12463c8c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12463c7e0_0, 4, 1;
    %load/vec4 v0x12463c8c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x12463c540_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12463c540_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12463c7e0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12463c540_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12463c7e0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12463af70;
T_2 ;
    %wait E_0x12463ab00;
    %load/vec4 v0x12463b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12463b450_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12463b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12463b310_0;
    %assign/vec4 v0x12463b450_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12463a840;
T_3 ;
    %wait E_0x12463ab00;
    %load/vec4 v0x12463ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12463ad60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12463acb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12463ac00_0;
    %assign/vec4 v0x12463ad60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12462da40;
T_4 ;
Ewait_2 .event/or E_0x12461a100, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x124610d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x12463a6f0_0;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x12463a6f0_0;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x12463a430_0;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x12463a430_0;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x12463a5b0_0;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x12463a5b0_0;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x12463a650_0;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x12463a650_0;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x12463a430_0;
    %load/vec4 v0x12463a6f0_0;
    %inv;
    %and;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x12463a430_0;
    %load/vec4 v0x12463a6f0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x12463a510_0;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x12463a510_0;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x12463a6f0_0;
    %inv;
    %load/vec4 v0x12463a510_0;
    %and;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x12463a6f0_0;
    %inv;
    %load/vec4 v0x12463a510_0;
    %and;
    %inv;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12463a220_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x124641800;
T_5 ;
    %wait E_0x12463ab00;
    %load/vec4 v0x124641d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124641c80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x124641be0_0;
    %assign/vec4 v0x124641c80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124643060;
T_6 ;
    %wait E_0x124643350;
    %load/vec4 v0x124644200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x124644120_0;
    %load/vec4 v0x124644070_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124643ed0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1246402d0;
T_7 ;
Ewait_3 .event/or E_0x124640490, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x124640590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x1246404d0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x124640670_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1246404d0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x124640670_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1246404d0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x124640670_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x124640670_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1246404d0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12463e360;
T_8 ;
Ewait_4 .event/or E_0x12463e580, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x12463e5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x1246401a0_0;
    %store/vec4 v0x12463e7b0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x12463e9b0_0;
    %load/vec4 v0x12463ea60_0;
    %and;
    %store/vec4 v0x12463e7b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12463e9b0_0;
    %load/vec4 v0x12463ea60_0;
    %or;
    %store/vec4 v0x12463e7b0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1246470c0;
T_9 ;
    %pushi/vec4 3763273743, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3818917889, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3818922239, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3800051946, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3800248324, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3852419104, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3850645504, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3763548162, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 167772163, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3800248321, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3850645504, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3763548162, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 452984825, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3850383360, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %pushi/vec4 3942645751, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x124647280, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x1246467e0;
T_10 ;
    %wait E_0x124643350;
    %load/vec4 v0x124646fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x124646f20_0;
    %load/vec4 v0x124646be0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124646a20, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12462ced0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1246480e0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1246480e0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12462ced0;
T_12 ;
    %vpi_call/w 3 22 "$dumpfile", "cpu_tb.fst" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, v0x124648050_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124648170_0, 0, 1;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124648170_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x12462ced0;
T_13 ;
    %wait E_0x124616d30;
    %vpi_call/w 3 33 "$display", "cycle MemWrite=%b WriteData=%b ReadData=%b DataAdr=%b PC=%h Inst=%b ALUFlags=%b", v0x124647fb0_0, v0x124648050_0, v0x124648460_0, v0x124647f00_0, v0x1246483d0_0, v0x124648340_0, v0x124645be0_0 {0 0 0};
    %load/vec4 v0x124647fb0_0;
    %load/vec4 v0x124648340_0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x124647f00_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x124648050_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 36 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x124648340_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_13.4, 6;
    %vpi_call/w 3 42 "$display", "Simulation ended" {0 0 0};
    %vpi_call/w 3 43 "$finish" {0 0 0};
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "isim/cpu_tb.sv";
    "rtl/top.sv";
    "rtl/arm.sv";
    "rtl/controller.sv";
    "rtl/condlogic.sv";
    "rtl/flopenr.sv";
    "rtl/decoder.sv";
    "rtl/datapath.sv";
    "rtl/alu.sv";
    "rtl/extend.sv";
    "rtl/adder.sv";
    "rtl/mux2.sv";
    "rtl/flopr.sv";
    "rtl/regfile.sv";
    "rtl/dmem.sv";
    "rtl/imem.sv";
