{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731596312311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731596312312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:58:32 2024 " "Processing started: Thu Nov 14 14:58:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731596312312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596312312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596312312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731596312807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731596312807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/odd_parity_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/odd_parity_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 odd_parity_checker-structural " "Found design unit 1: odd_parity_checker-structural" {  } { { "flags/odd_parity_checker.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/flags/odd_parity_checker.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325877 ""} { "Info" "ISGN_ENTITY_NAME" "1 odd_parity_checker " "Found entity 1: odd_parity_checker" {  } { { "flags/odd_parity_checker.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/flags/odd_parity_checker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/nand_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/nand_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_gate-structural " "Found design unit 1: nand_gate-structural" {  } { { "logic_module/nand_gate.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/nand_gate.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325879 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_gate " "Found entity 1: nand_gate" {  } { { "logic_module/nand_gate.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/nand_gate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/mux_4inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/mux_4inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4inputs-structural " "Found design unit 1: mux_4inputs-structural" {  } { { "logic_module/mux_4inputs.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/mux_4inputs.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325881 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4inputs " "Found entity 1: mux_4inputs" {  } { { "logic_module/mux_4inputs.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/mux_4inputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/logical_shift_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/logical_shift_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_shift_right-structural " "Found design unit 1: logical_shift_right-structural" {  } { { "logic_module/logical_shift_right.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logical_shift_right.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325884 ""} { "Info" "ISGN_ENTITY_NAME" "1 logical_shift_right " "Found entity 1: logical_shift_right" {  } { { "logic_module/logical_shift_right.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logical_shift_right.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/logical_shift_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/logical_shift_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_shift_left-structural " "Found design unit 1: logical_shift_left-structural" {  } { { "logic_module/logical_shift_left.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logical_shift_left.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325887 ""} { "Info" "ISGN_ENTITY_NAME" "1 logical_shift_left " "Found entity 1: logical_shift_left" {  } { { "logic_module/logical_shift_left.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logical_shift_left.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/logic_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/logic_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_module-behavioral " "Found design unit 1: logic_module-behavioral" {  } { { "logic_module/logic_module.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325890 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "logic_module/logic_module.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module/arithmetic_shift_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_module/arithmetic_shift_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_shift_right-structural " "Found design unit 1: arithmetic_shift_right-structural" {  } { { "logic_module/arithmetic_shift_right.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/arithmetic_shift_right.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325893 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_shift_right " "Found entity 1: arithmetic_shift_right" {  } { { "logic_module/arithmetic_shift_right.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/arithmetic_shift_right.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/inner_arithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/inner_arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inner_arithmetic-behavioral " "Found design unit 1: inner_arithmetic-behavioral" {  } { { "arithmetic_unit/inner_arithmetic.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/inner_arithmetic.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325897 ""} { "Info" "ISGN_ENTITY_NAME" "1 inner_arithmetic " "Found entity 1: inner_arithmetic" {  } { { "arithmetic_unit/inner_arithmetic.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/inner_arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "arithmetic_unit/half_adder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/half_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325899 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "arithmetic_unit/half_adder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioral " "Found design unit 1: full_adder-behavioral" {  } { { "arithmetic_unit/full_adder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/full_adder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325902 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "arithmetic_unit/full_adder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flags-behavioral " "Found design unit 1: flags-behavioral" {  } { { "arithmetic_unit/flags.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/flags.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325905 ""} { "Info" "ISGN_ENTITY_NAME" "1 flags " "Found entity 1: flags" {  } { { "arithmetic_unit/flags.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/flags.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/arithmeticunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/arithmeticunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmeticunit-behavioral " "Found design unit 1: arithmeticunit-behavioral" {  } { { "arithmetic_unit/arithmeticunit.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/arithmeticunit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325908 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmeticunit " "Found entity 1: arithmeticunit" {  } { { "arithmetic_unit/arithmeticunit.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/arithmeticunit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_unit/adder_subtractor_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_unit/adder_subtractor_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor_4bits-behavioral " "Found design unit 1: adder_subtractor_4bits-behavioral" {  } { { "arithmetic_unit/adder_subtractor_4bits.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/adder_subtractor_4bits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325911 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_4bits " "Found entity 1: adder_subtractor_4bits" {  } { { "arithmetic_unit/adder_subtractor_4bits.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/adder_subtractor_4bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2inputs-structural " "Found design unit 1: mux_2inputs-structural" {  } { { "mux_2inputs.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/mux_2inputs.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325913 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Found entity 1: mux_2inputs" {  } { { "mux_2inputs.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/mux_2inputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structural " "Found design unit 1: decoder-structural" {  } { { "decoder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/decoder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325915 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "alu.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325917 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flags_main-behavioral " "Found design unit 1: flags_main-behavioral" {  } { { "flags/flags.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/flags/flags.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325921 ""} { "Info" "ISGN_ENTITY_NAME" "1 flags_main " "Found entity 1: flags_main" {  } { { "flags/flags.vhd" "" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/flags/flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731596325921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596325921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731596325964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:instance_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:instance_decoder\"" {  } { { "alu.vhd" "instance_decoder" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:instance_yor " "Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:instance_yor\"" {  } { { "alu.vhd" "instance_yor" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmeticunit arithmeticunit:instance_arithmetic_unit " "Elaborating entity \"arithmeticunit\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\"" {  } { { "alu.vhd" "instance_arithmetic_unit" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inner_arithmetic arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic " "Elaborating entity \"inner_arithmetic\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\"" {  } { { "arithmetic_unit/arithmeticunit.vhd" "instance_inner_arithmetic" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/arithmeticunit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_4bits arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits " "Elaborating entity \"adder_subtractor_4bits\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits\"" {  } { { "arithmetic_unit/inner_arithmetic.vhd" "instance_adder_subtractor_4bits" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/inner_arithmetic.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits\|full_adder:instance_full_adder_1 " "Elaborating entity \"full_adder\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits\|full_adder:instance_full_adder_1\"" {  } { { "arithmetic_unit/adder_subtractor_4bits.vhd" "instance_full_adder_1" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/adder_subtractor_4bits.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits\|full_adder:instance_full_adder_1\|half_adder:instance_half_adder_1 " "Elaborating entity \"half_adder\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\|inner_arithmetic:instance_inner_arithmetic\|adder_subtractor_4bits:instance_adder_subtractor_4bits\|full_adder:instance_full_adder_1\|half_adder:instance_half_adder_1\"" {  } { { "arithmetic_unit/full_adder.vhd" "instance_half_adder_1" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/full_adder.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596325990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags arithmeticunit:instance_arithmetic_unit\|flags:instance_flags " "Elaborating entity \"flags\" for hierarchy \"arithmeticunit:instance_arithmetic_unit\|flags:instance_flags\"" {  } { { "arithmetic_unit/arithmeticunit.vhd" "instance_flags" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/arithmetic_unit/arithmeticunit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module logic_module:instance_logic_module " "Elaborating entity \"logic_module\" for hierarchy \"logic_module:instance_logic_module\"" {  } { { "alu.vhd" "instance_logic_module" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_shift_right logic_module:instance_logic_module\|logical_shift_right:instance_logical_shift_right " "Elaborating entity \"logical_shift_right\" for hierarchy \"logic_module:instance_logic_module\|logical_shift_right:instance_logical_shift_right\"" {  } { { "logic_module/logic_module.vhd" "instance_logical_shift_right" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_shift_right logic_module:instance_logic_module\|arithmetic_shift_right:instance_arithmetic_shift_right " "Elaborating entity \"arithmetic_shift_right\" for hierarchy \"logic_module:instance_logic_module\|arithmetic_shift_right:instance_arithmetic_shift_right\"" {  } { { "logic_module/logic_module.vhd" "instance_arithmetic_shift_right" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_shift_left logic_module:instance_logic_module\|logical_shift_left:instance_logical_shift_left " "Elaborating entity \"logical_shift_left\" for hierarchy \"logic_module:instance_logic_module\|logical_shift_left:instance_logical_shift_left\"" {  } { { "logic_module/logic_module.vhd" "instance_logical_shift_left" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_gate logic_module:instance_logic_module\|nand_gate:instance_logical_nand_gate " "Elaborating entity \"nand_gate\" for hierarchy \"logic_module:instance_logic_module\|nand_gate:instance_logical_nand_gate\"" {  } { { "logic_module/logic_module.vhd" "instance_logical_nand_gate" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4inputs logic_module:instance_logic_module\|mux_4inputs:instance_mux_4inputs " "Elaborating entity \"mux_4inputs\" for hierarchy \"logic_module:instance_logic_module\|mux_4inputs:instance_mux_4inputs\"" {  } { { "logic_module/logic_module.vhd" "instance_mux_4inputs" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/logic_module/logic_module.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_main flags_main:instance_flags " "Elaborating entity \"flags_main\" for hierarchy \"flags_main:instance_flags\"" {  } { { "alu.vhd" "instance_flags" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/alu.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odd_parity_checker flags_main:instance_flags\|odd_parity_checker:instance_odd_parity_checker " "Elaborating entity \"odd_parity_checker\" for hierarchy \"flags_main:instance_flags\|odd_parity_checker:instance_odd_parity_checker\"" {  } { { "flags/flags.vhd" "instance_odd_parity_checker" { Text "C:/dev/Quartus/SEM1.LSD.AV2.ARITHMETIC-LOGIC-UNIT/flags/flags.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596326016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731596326674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731596327205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731596327205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731596327253 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731596327253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731596327253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731596327253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731596327303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:58:47 2024 " "Processing ended: Thu Nov 14 14:58:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731596327303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731596327303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731596327303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731596327303 ""}
