

================================================================
== Synthesis Summary Report of 'div'
================================================================
+ General Information: 
    * Date:           Thu Nov  7 18:08:52 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Divider_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |           |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ div   |     -|  1.00|       21|  210.000|         -|       22|     -|        no|     -|   -|  86 (~0%)|  116 (~0%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 32       |
| ap_return |         | 32       |
| b         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | int      |
| b        | in        | int      |
| return   | out       | float    |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+------+--------+---------+
| Name                               | DSP | Pragma | Variable | Op   | Impl   | Latency |
+------------------------------------+-----+--------+----------+------+--------+---------+
| + div                              | 0   |        |          |      |        |         |
|   fdiv_32ns_32ns_32_16_no_dsp_1_U1 | -   |        | div_1    | fdiv | fabric | 15      |
+------------------------------------+-----+--------+----------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

