# Single-Cycle-RISC-V-CPU
* using verilog
