<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="H:/fpga_book/src/23.synchronizers/synth/edge_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="edge_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="7" />
   <wvobject fp_name="/edge_tb/uut/clk2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk2</obj_property>
      <obj_property name="ObjectShortName">clk2</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/data_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_in</obj_property>
      <obj_property name="ObjectShortName">data_in</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/data_in_q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_in_q</obj_property>
      <obj_property name="ObjectShortName">data_in_q</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/data_out_q" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_out_q</obj_property>
      <obj_property name="ObjectShortName">data_out_q</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/data_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_out</obj_property>
      <obj_property name="ObjectShortName">data_out</obj_property>
   </wvobject>
   <wvobject fp_name="/edge_tb/uut/reset_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset_in</obj_property>
      <obj_property name="ObjectShortName">reset_in</obj_property>
   </wvobject>
</wave_config>
