{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 22:52:58 2015 " "Info: Processing started: Sun Nov 22 22:52:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off JK_FF -c JK_FF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off JK_FF -c JK_FF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q~reg0latch " "Warning: Node \"Q~reg0latch\" is a latch" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register Q~reg0_emulated Q~reg0_emulated 450.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 450.05 MHz between source register \"Q~reg0_emulated\" and destination register \"Q~reg0_emulated\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.922 ns + Longest register register " "Info: + Longest register to register delay is 0.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0_emulated 1 REG LCFF_X30_Y35_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 2 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { Q~reg0_emulated Q~reg0head_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 0.838 ns Q~reg0data_lut 3 COMB LCCOMB_X30_Y35_N2 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 0.838 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Q~reg0head_lut Q~reg0data_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.922 ns Q~reg0_emulated 4 REG LCFF_X30_Y35_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 0.922 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.384 ns ( 41.65 % ) " "Info: Total cell delay = 0.384 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.538 ns ( 58.35 % ) " "Info: Total interconnect delay = 0.538 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { Q~reg0_emulated Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.295ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.318 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.537 ns) 2.318 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N3 1 " "Info: 2: + IC(0.931 ns) + CELL(0.537 ns) = 2.318 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.84 % ) " "Info: Total cell delay = 1.387 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.931 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.318 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.537 ns) 2.318 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N3 1 " "Info: 2: + IC(0.931 ns) + CELL(0.537 ns) = 2.318 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.84 % ) " "Info: Total cell delay = 1.387 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.931 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { Q~reg0_emulated Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.922 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.295ns 0.243ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { Q~reg0_emulated {} } {  } {  } "" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q~reg0_emulated K clk 3.787 ns register " "Info: tsu for register \"Q~reg0_emulated\" (data pin = \"K\", clock pin = \"clk\") is 3.787 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.141 ns + Longest pin register " "Info: + Longest pin to register delay is 6.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns K 1 PIN PIN_C12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'K'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { K } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.797 ns) + CELL(0.420 ns) 6.057 ns Q~reg0data_lut 2 COMB LCCOMB_X30_Y35_N2 1 " "Info: 2: + IC(4.797 ns) + CELL(0.420 ns) = 6.057 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { K Q~reg0data_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.141 ns Q~reg0_emulated 3 REG LCFF_X30_Y35_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.141 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 21.89 % ) " "Info: Total cell delay = 1.344 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.797 ns ( 78.11 % ) " "Info: Total interconnect delay = 4.797 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { K Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { K {} K~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.797ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.318 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.537 ns) 2.318 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N3 1 " "Info: 2: + IC(0.931 ns) + CELL(0.537 ns) = 2.318 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.84 % ) " "Info: Total cell delay = 1.387 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.931 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { K Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { K {} K~combout {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 4.797ns 0.000ns } { 0.000ns 0.840ns 0.420ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q Q~reg0_emulated 6.376 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\" through register \"Q~reg0_emulated\" is 6.376 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.318 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.537 ns) 2.318 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N3 1 " "Info: 2: + IC(0.931 ns) + CELL(0.537 ns) = 2.318 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.84 % ) " "Info: Total cell delay = 1.387 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.931 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.808 ns + Longest register pin " "Info: + Longest register to pin delay is 3.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q~reg0_emulated 1 REG LCFF_X30_Y35_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.150 ns) 0.445 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 2 " "Info: 2: + IC(0.295 ns) + CELL(0.150 ns) = 0.445 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { Q~reg0_emulated Q~reg0head_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(2.788 ns) 3.808 ns Q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.575 ns) + CELL(2.788 ns) = 3.808 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.938 ns ( 77.15 % ) " "Info: Total cell delay = 2.938 ns ( 77.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.870 ns ( 22.85 % ) " "Info: Total interconnect delay = 0.870 ns ( 22.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.295ns 0.575ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { Q~reg0_emulated Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { Q~reg0_emulated {} Q~reg0head_lut {} Q {} } { 0.000ns 0.295ns 0.575ns } { 0.000ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "pre Q 5.491 ns Longest " "Info: Longest tpd from source pin \"pre\" to destination pin \"Q\" is 5.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns pre 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'pre'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { pre } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.275 ns) 2.128 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 2 " "Info: 2: + IC(0.874 ns) + CELL(0.275 ns) = 2.128 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { pre Q~reg0head_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(2.788 ns) 5.491 ns Q 3 PIN PIN_B12 0 " "Info: 3: + IC(0.575 ns) + CELL(2.788 ns) = 5.491 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.363 ns" { Q~reg0head_lut Q } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.042 ns ( 73.61 % ) " "Info: Total cell delay = 4.042 ns ( 73.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.449 ns ( 26.39 % ) " "Info: Total interconnect delay = 1.449 ns ( 26.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.491 ns" { pre Q~reg0head_lut Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.491 ns" { pre {} pre~combout {} Q~reg0head_lut {} Q {} } { 0.000ns 0.000ns 0.874ns 0.575ns } { 0.000ns 0.979ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q~reg0_emulated clr clk 0.086 ns register " "Info: th for register \"Q~reg0_emulated\" (data pin = \"clr\", clock pin = \"clk\") is 0.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.318 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns clk 1 CLK PIN_B11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.537 ns) 2.318 ns Q~reg0_emulated 2 REG LCFF_X30_Y35_N3 1 " "Info: 2: + IC(0.931 ns) + CELL(0.537 ns) = 2.318 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.387 ns ( 59.84 % ) " "Info: Total cell delay = 1.387 ns ( 59.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 40.16 % ) " "Info: Total interconnect delay = 0.931 ns ( 40.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clr 1 PIN PIN_D13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'clr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.378 ns) 2.021 ns Q~reg0head_lut 2 COMB LCCOMB_X30_Y35_N0 2 " "Info: 2: + IC(0.664 ns) + CELL(0.378 ns) = 2.021 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 2; COMB Node = 'Q~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { clr Q~reg0head_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 2.414 ns Q~reg0data_lut 3 COMB LCCOMB_X30_Y35_N2 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.414 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'Q~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Q~reg0head_lut Q~reg0data_lut } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.498 ns Q~reg0_emulated 4 REG LCFF_X30_Y35_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.498 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 1; REG Node = 'Q~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/Quartus_Tests/askisi_3/JK_FF/JK_FF.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 63.69 % ) " "Info: Total cell delay = 1.591 ns ( 63.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.907 ns ( 36.31 % ) " "Info: Total interconnect delay = 0.907 ns ( 36.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clr Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clr {} clr~combout {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.664ns 0.243ns 0.000ns } { 0.000ns 0.979ns 0.378ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { clk Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { clk {} clk~combout {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.850ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clr Q~reg0head_lut Q~reg0data_lut Q~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clr {} clr~combout {} Q~reg0head_lut {} Q~reg0data_lut {} Q~reg0_emulated {} } { 0.000ns 0.000ns 0.664ns 0.243ns 0.000ns } { 0.000ns 0.979ns 0.378ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 22:53:23 2015 " "Info: Processing ended: Sun Nov 22 22:53:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
