Shashikanth Bobba , Jie Zhang , Antonio Pullini , David Atienza , Giovanni De Micheli, Design of compact imperfection-immune CNFET layouts for standard-cell-based logic synthesis, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
P. J. Burke, An RF circuit model for carbon nanotubes, IEEE Transactions on Nanotechnology, v.2 n.1, p.55-58, March 2003[doi>10.1109/TNANO.2003.808503]
Michael Butts , Andrée DeHon , Seth Copen Goldstein, Molecular electronics: devices, systems and tools for gigagate, gigabit chips, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.433-440, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774636]
Cheung, C. L., Kurtz, A., and Hongkun Park, A. C. M. L. 2002. Diamter-Controlled synthesis of carbon nanotubes. J. Phys. Chem. B106, 2429--2433.
Collins, P. G., Arnold, M. S., and Avouris, P. 2001. Engineering carbon nanotubes and nanotube circuits using electrical breakdown. Sci. 292, 5517, 706--709.
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field-effect transistors. Nano Lett. 3, 2, 149--152.
Jie Deng , Albert Lin , Gordon C. Wan , H.-S. Philip Wong, Carbon nanotube transistor compact model for circuit design and performance optimization, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.2, p.1-20, April 2008[doi>10.1145/1350763.1350767]
Deng, J. and Wong, H.-S. 2007a. Modeling and analysis of planar-gate electrostatic capacitance of 1D fet with multiple cylindrical conducting channels. IEEE Trans. Electron. Dev. 54, 9, 2377--2385.
Deng, J. and Wong, H.-S. 2007b. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application, Part I: Model of the instrinsic channel region. IEEE Trans. Electron. Dev. 54, 12, 3186--3194.
Deng, J. and Wong, H.-S. 2007c. A compact spice model for carbon-nanotube field-effect transistors including nonidealities and its application, Part II: Full device model and circuit performance benchmarking. IEEE Trans. Electron. Dev. 54, 12, 3195--3205.
Dwyer, C., Cheung, M., and Sorin, D. J. 2004. Semi-Empirical spice models for carbon nanotube FET logic. In Proceedings of the International Conference on Nanotechnology. 386--388.
Electric VLSI System. 2012. http://www.staticfreesoft.com
Javey, A., Guo, J., Farmer, F. B., Wang, Q., Wang, D., Gordon,R. G., Lundstrom, M., and Dai, H. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-K gate dielectrics. Nano Lett. 4, 3, 447--450.
Kang, S. J., Kocabas, C., Ozel, T., Shim, M., Pimparkar, N., Alam, M. A., Rotkin, S. V., and Rogers, J. A. 2007. High-Performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. Nature Nanotechnol. 2, 4, 230--236.
Kocabas, C., Kang, S. J., Ozel, T., Shim, M., and Rogers, J. A. 2007. Improved synthesis of aligned arrays of single-walled carbon nanotubes and their implementation in thin film type transistors. J. Phys. Chem. 111, 48, 17879--17886.
Lee, C. K., Kim, S. J., Shin, S. J., Choi, J. B., and Takahashi, Y. 2008. Single-Electron-Based flexible multivalued logic gates. Appl. Phys. Lett. 92, 9, 093101-3.
Lemme, M. C., Echtermeye, T. J., Baus, M., and Kurz, H. 2007. A grapheme field-effect device. IEEE Trans. Electron. Dev. 28, 4, 282--284.
Liang, G., Neophytou, N., Nikonov, D. E., and Lundstrom, M. S. 2007. Performance projections for ballistic grapheme nanoribbon field-effect transistors. IEEE Trans. Electron. Dev. 54, 4, 677--682.
A. Lin , N. Patil , Koungmin Ryu , A. Badmaev , L. G. De Arco , Chongwu Zhou , S. Mitra , H. -S.P. Wong, Threshold Voltage and On–Off Ratio Tuning for Multiple-Tube Carbon Nanotube FETs, IEEE Transactions on Nanotechnology, v.8 n.1, p.4-9, January 2009[doi>10.1109/TNANO.2008.2004706]
Mitra, S., Patil, N., and Zhang, J. 2008. Imperfection-Immune carbon nanotube VLSI logic circuits. In Proceedings of the Foundations of NANO Conference.
Orlov, A., Imre, A., Ji, L., Csaba, G., Porod, w., and Bernstein, G. H. 2008. Magnetic quantum-dot cellular automata: Recent developments and prospects. J. Nanoelec. Optoelec. 3, 1, 55--68.
Nishant Patil , Jie Deng , H.-S. P. Wong , Subhasish Mitra, Automated design of misaligned-carbon-nanotube-immune circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278716]
A. Raychowdhury , S. Mukhopadhyay , K. Roy, A circuit-compatible model of ballistic carbon nanotube field-effect transistors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.10, p.1411-1420, November 2006[doi>10.1109/TCAD.2004.835135]
Shang, L., Ming, L., and Wang, W. 2007. Diameter-Dependant thermal conductance models of carbon nanotubes. In Proceedings of the 7<sup>th</sup> IEEE Conference on Nanotechnology (NANO'07). 206--210.
N. Srivastava , K. Banerjee, Performance analysis of carbon nanotube interconnects for VLSI applications, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.383-390, November 06-10, 2005, San Jose, CA
Svensson, J., Tarakanov, Y., Lee, D. S., Kinaret, J. M., Park, Y. W., and Campbell, E. E. B. 2008. A carbon nanotube gated carbon nanotube transistor with 5 ps gate delay. Nanotechnol. 19, 32, 1--7.
Wei, B., Vatjai, R., and Ajayan, P. 2001. Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. 79, 8, 1172--1174.
Wong, H.-S. P., Appenzeller, J., Derycke, V., Martel, R., Wind, S., and Avouris, P. 2003. Carbon nanotube field-effect transistors: Fabrication, device physics, and circuit implementations. In Proceedings of the International Conference on Solid-State Circuits. 370--371.
Xiang, J., Lu, W., Hu, Y., Wu, Y., Yan, H., and Lieber, C. M. 2006. Ge/Si nanowire heterostructures as high-performance field-effect transistors. Nature 441, 7092, 489--493.
Jie Zhang , Nishant Patil , Arash Hazeghi , Subhasish Mitra, Carbon nanotube circuits in the presence of carbon nanotube density variations, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629933]
Jie Zhang , Nishant P. Patil , Subhasish Mitra, Design guidelines for metallic-carbon-nanotube-tolerant digital logic circuits, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403619]
Zhang, Q., Zhao, W., and Seabaugh, A. 2006a. Low-Subthreshold-Swing tunnel transistors. IEEE Trans. Electron. Dev. 27, 4, 297--300.
Wei Zhang , Niraj K. Jha , Li Shang, NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147091]
Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]
