<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>Kinetis SDK v.1.1 API Reference Manual: DSPI HAL driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis SDK v.1.1 API Reference Manual
   &#160;<span id="projectnumber">Rev. 0</span>
   </div>
   <div id="projectbrief">Freescale Semiconductor, Inc.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dspi__hal.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">DSPI HAL driver<div class="ingroups"><a class="el" href="group__dspi.html">Serial Peripheral Interface (DSPI)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes the programming interface of the DSPI HAL driver. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:fsl__dspi__hal_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fsl__dspi__hal_8h.html">fsl_dspi_hal.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structdspi__data__format__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a></td></tr>
<tr class="memdesc:structdspi__data__format__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data format settings configuration structure.  <a href="group__dspi__hal.html#structdspi__data__format__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__data__format__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__slave__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__slave__config__t">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:structdspi__slave__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for slave mode.  <a href="group__dspi__hal.html#structdspi__slave__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__slave__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__baud__rate__divisors__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a></td></tr>
<tr class="memdesc:structdspi__baud__rate__divisors__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI baud rate divisors settings configuration structure.  <a href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__baud__rate__divisors__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__command__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a></td></tr>
<tr class="memdesc:structdspi__command__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI command and data configuration structure.  <a href="group__dspi__hal.html#structdspi__command__config__t">More...</a><br/></td></tr>
<tr class="separator:structdspi__command__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a> { <br/>
&#160;&#160;<b>kStatus_DSPI_Success</b> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca9e7142dae4811be5426a39b6ddb40c31">kStatus_DSPI_SlaveTxUnderrun</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caba716de1ad68e6351cd2d26d0985b2e6">kStatus_DSPI_SlaveRxOverrun</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca2509eed6de02d7a5c463d3c7b8b68eef">kStatus_DSPI_Timeout</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cacec0b51b1aaabedb0343cdbb07754d01">kStatus_DSPI_NoTransferInProgress</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca41231c8e5ed53006eaa1a49ed5a5a904">kStatus_DSPI_InvalidBitCount</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca6c53f1865e5e78c67f06ff1238b27fdc">kStatus_DSPI_InvalidInstanceNumber</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caf9d86eb05e2c36c02d48a0a7d7211f54">kStatus_DSPI_InvalidParameter</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca7ed3bba3d9e8ca3004a606ba549f2207">kStatus_DSPI_NonInit</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caceee7c3c74451633151cf7525bc25c43">kStatus_DSPI_Initialized</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774ca4e0cc112020f92b3d0d6650969750f11">kStatus_DSPI_DMAChannelInvalid</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774caaae2ba17a6a622142816b0ffec7b9f7a">kStatus_DSPI_Error</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga34b3b8e88f67e380c7e5f50e2422774cadee62efed1219cb7f4d77f050a7cbc2d">kStatus_DSPI_EdmaStcdUnaligned32Error</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error codes for the DSPI driver.  <a href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">More...</a><br/></td></tr>
<tr class="separator:ga34b3b8e88f67e380c7e5f50e2422774c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f974015f32db057dafada8b95641aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggad7f974015f32db057dafada8b95641aaabf70091c32d55b88b5cdf4993fd252b6">kDspiMaster</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggad7f974015f32db057dafada8b95641aaaff050dc09b18c67f40105d176c787e0a">kDspiSlave</a> = 0
<br/>
 }</td></tr>
<tr class="memdesc:gad7f974015f32db057dafada8b95641aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave configuration.  <a href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">More...</a><br/></td></tr>
<tr class="separator:gad7f974015f32db057dafada8b95641aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e0a9074742794ef89f597d220296651"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1e0a9074742794ef89f597d220296651afffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1e0a9074742794ef89f597d220296651a415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga1e0a9074742794ef89f597d220296651"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">More...</a><br/></td></tr>
<tr class="separator:ga1e0a9074742794ef89f597d220296651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4269ec144334dd60666a92e6fd2c1476"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4269ec144334dd60666a92e6fd2c1476ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4269ec144334dd60666a92e6fd2c1476a4f1c4fe8e246d3a87f60c99d214d8921">kDspiClockPhase_SecondEdge</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga4269ec144334dd60666a92e6fd2c1476"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">More...</a><br/></td></tr>
<tr class="separator:ga4269ec144334dd60666a92e6fd2c1476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06fad8ae17b680f6dddfd798c9d3b30daed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06fad8ae17b680f6dddfd798c9d3b30da582f124b275827ec23b5e4a1a70b25a7">kDspiLsbFirst</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">More...</a><br/></td></tr>
<tr class="separator:ga06fad8ae17b680f6dddfd798c9d3b30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa46f7fb3102bd17be1feeec4ef83f9573">kDspiCtar1</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">More...</a><br/></td></tr>
<tr class="separator:ga992d5562af4cf4c45371feb8c5c1a1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab466e73cb54b2c023459d43918c4197d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab466e73cb54b2c023459d43918c4197dac82558209fcd03cfcff410f43ccd13df">kDspiPcs_ActiveHigh</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab466e73cb54b2c023459d43918c4197daf89a174f7da2c2d1dd94eaee5f451ac7">kDspiPcs_ActiveLow</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:gab466e73cb54b2c023459d43918c4197d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) Polarity configuration.  <a href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">More...</a><br/></td></tr>
<tr class="separator:gab466e73cb54b2c023459d43918c4197d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1abf98b398d467bec5ce1332e7769b9c97">kDspiPcs0</a> = 1 &lt;&lt; 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a> = 1 &lt;&lt; 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aa57c28d2307f3a08d2ca37fede94704b">kDspiPcs2</a> = 1 &lt;&lt; 2, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a009e764ff551a29673559bdf51e68b37">kDspiPcs3</a> = 1 &lt;&lt; 3, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a68dbb918dfd1398b2b161142e99a2b76">kDspiPcs4</a> = 1 &lt;&lt; 4, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1a4fa2a14f449a06e76693a89b6861157c">kDspiPcs5</a> = 1 &lt;&lt; 5
<br/>
 }</td></tr>
<tr class="memdesc:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure)  <a href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">More...</a><br/></td></tr>
<tr class="separator:ga3d9d9a8fe16a51e6c697a547ab65bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae783895e2917abe07adbe27a253510a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a6031fe2cc4a3f05a525ed515736fe8fc">kDspiSckToSin_0Clock</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a369e0c0de897725cc26ecbe774c52cea">kDspiSckToSin_1Clock</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggae783895e2917abe07adbe27a253510a2a22ba66b2d6cfc7ab9e75415894aa457d">kDspiSckToSin_2Clock</a> = 2
<br/>
 }</td></tr>
<tr class="memdesc:gae783895e2917abe07adbe27a253510a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format.  <a href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">More...</a><br/></td></tr>
<tr class="separator:gae783895e2917abe07adbe27a253510a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga317e18cc3009527f76f2a2e2fd969073"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga317e18cc3009527f76f2a2e2fd969073a1bc4ddf8090ce2f77222df8b019b77de">kDspiTxFifo</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga317e18cc3009527f76f2a2e2fd969073a17a12e128e1f01f8024a4de10e7e09d5">kDspiRxFifo</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga317e18cc3009527f76f2a2e2fd969073"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO selects.  <a href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">More...</a><br/></td></tr>
<tr class="separator:ga317e18cc3009527f76f2a2e2fd969073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c93ad318e54430c1230fc1dfff06894"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a> = 1
<br/>
 }</td></tr>
<tr class="memdesc:ga3c93ad318e54430c1230fc1dfff06894"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration.  <a href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">More...</a><br/></td></tr>
<tr class="separator:ga3c93ad318e54430c1230fc1dfff06894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eede4254ab5c5dcc6455290794df4bb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a> = BP_SPI_RSER_TCF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba76ae26ce982dc760f34d43ef77aff4df">kDspiTxAndRxStatus</a> = BP_SPI_SR_TXRXS, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbae26e3bb587466c7075af063a5a342b68">kDspiEndOfQueue</a> = BP_SPI_RSER_EOQF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba9e1094f02be24573437b71f3c64a78cd">kDspiTxFifoUnderflow</a> = BP_SPI_RSER_TFUF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbac47470dc6b1cd08d73107f4aedb1ffb0">kDspiTxFifoFillRequest</a> = BP_SPI_RSER_TFFF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bbadd17f34827e8e5921d4c121569534239">kDspiRxFifoOverflow</a> = BP_SPI_RSER_RFOF_RE, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba573f7989c51c8a6fe6a48dd6388b32d1">kDspiRxFifoDrainRequest</a> = BP_SPI_RSER_RFDF_RE
<br/>
 }</td></tr>
<tr class="memdesc:ga4eede4254ab5c5dcc6455290794df4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags and interrupt request enable.  <a href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">More...</a><br/></td></tr>
<tr class="separator:ga4eede4254ab5c5dcc6455290794df4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab262d5ca72da94b034fe18d7d84ffa96"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96ac6931fb9e3b476e6fd89401b83ac3067">kDspiRxFifoPointer</a> = BP_SPI_SR_POPNXTPTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a> = BP_SPI_SR_RXCTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96ae0c9617e48e3fb684e9358ada3925af3">kDspiTxFifoPointer</a> = BP_SPI_SR_TXNXTPTR, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96a4f5aa8b944ed48d343f58caf405d4b2c">kDspiTxFifoCounter</a> = BP_SPI_SR_TXCTR
<br/>
 }</td></tr>
<tr class="memdesc:gab262d5ca72da94b034fe18d7d84ffa96"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO counter or pointer defines based on bit positions.  <a href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">More...</a><br/></td></tr>
<tr class="separator:gab262d5ca72da94b034fe18d7d84ffa96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> { <br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64eda1b1297e9388df6c83b58ca3bbb3cb267">kDspiPcsToSck</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64edae7abf34372d1fd3044103519f52865c8">kDspiLastSckToPcs</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga1ca2fbee37b3cb046c075a7e765d64eda0993c646e3ceed8b6a36ae347592813f">kDspiAfterTransfer</a> = 3
<br/>
 }</td></tr>
<tr class="memdesc:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">More...</a><br/></td></tr>
<tr class="separator:ga1ca2fbee37b3cb046c075a7e765d64ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga993b705647483cd93defcf07c2e1f4a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga993b705647483cd93defcf07c2e1f4a6"></a>
static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudratePrescaler</b> [] = { 2, 3, 5, 7 }</td></tr>
<tr class="separator:ga993b705647483cd93defcf07c2e1f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudrateScaler</b> []</td></tr>
<tr class="separator:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ae314d9f533abf022e5c62e9d19e33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87ae314d9f533abf022e5c62e9d19e33"></a>
static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_delayPrescaler</b> [] = { 1, 3, 5, 7 }</td></tr>
<tr class="separator:ga87ae314d9f533abf022e5c62e9d19e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa48ccaa29382bbed121b1940ad6df2"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_delayScaler</b> []</td></tr>
<tr class="separator:ga8aa48ccaa29382bbed121b1940ad6df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd24631b7048622d7cfb8583755a506"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bd24631b7048622d7cfb8583755a506"></a>
const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>spi_base_addr</b> []</td></tr>
<tr class="separator:ga6bd24631b7048622d7cfb8583755a506"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration</h2></td></tr>
<tr class="memitem:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">DSPI_HAL_Init</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restores the DSPI to reset the configuration.  <a href="#gacd6eeaedf410e9e1f41b5b33649e2f53">More...</a><br/></td></tr>
<tr class="separator:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga584b151f7cac3dff32ad3ea2443f64c5">DSPI_HAL_Enable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the DSPI peripheral and sets the MCR MDIS to 0.  <a href="#ga584b151f7cac3dff32ad3ea2443f64c5">More...</a><br/></td></tr>
<tr class="separator:ga584b151f7cac3dff32ad3ea2443f64c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7415446346130ae59e919c892e938d7e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7415446346130ae59e919c892e938d7e">DSPI_HAL_Disable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga7415446346130ae59e919c892e938d7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the DSPI peripheral, sets MCR MDIS to 1.  <a href="#ga7415446346130ae59e919c892e938d7e">More...</a><br/></td></tr>
<tr class="separator:ga7415446346130ae59e919c892e938d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">DSPI_HAL_SetBaudRate</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)</td></tr>
<tr class="memdesc:ga3884240ccf644a9e72baa9bddaf879a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DSPI baud rate in bits per second.  <a href="#ga3884240ccf644a9e72baa9bddaf879a9">More...</a><br/></td></tr>
<tr class="separator:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dd7a2c010f8075d8781a5f11840687"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">DSPI_HAL_SetBaudDivisors</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a> *divisors)</td></tr>
<tr class="memdesc:ga50dd7a2c010f8075d8781a5f11840687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the baud rate divisors manually.  <a href="#ga50dd7a2c010f8075d8781a5f11840687">More...</a><br/></td></tr>
<tr class="separator:ga50dd7a2c010f8075d8781a5f11840687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaccbf146a1f41b2f98a6a6b6bf6a92f5f">DSPI_HAL_SetMasterSlaveMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a> mode)</td></tr>
<tr class="memdesc:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI for master or slave.  <a href="#gaccbf146a1f41b2f98a6a6b6bf6a92f5f">More...</a><br/></td></tr>
<tr class="separator:gaccbf146a1f41b2f98a6a6b6bf6a92f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c73312d54d89851f107da174bbcf00"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33c73312d54d89851f107da174bbcf00">DSPI_HAL_IsMaster</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga33c73312d54d89851f107da174bbcf00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the DSPI module is in master mode.  <a href="#ga33c73312d54d89851f107da174bbcf00">More...</a><br/></td></tr>
<tr class="separator:ga33c73312d54d89851f107da174bbcf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e28abe7e0835cbcf45d7d1619933974"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5e28abe7e0835cbcf45d7d1619933974">DSPI_HAL_SetContinuousSckCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga5e28abe7e0835cbcf45d7d1619933974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI for the continuous SCK operation.  <a href="#ga5e28abe7e0835cbcf45d7d1619933974">More...</a><br/></td></tr>
<tr class="separator:ga5e28abe7e0835cbcf45d7d1619933974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea455e047a2083e5d4ed49bbafadb89"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gafea455e047a2083e5d4ed49bbafadb89">DSPI_HAL_SetModifiedTimingFormatCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:gafea455e047a2083e5d4ed49bbafadb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI to enable modified timing format.  <a href="#gafea455e047a2083e5d4ed49bbafadb89">More...</a><br/></td></tr>
<tr class="separator:gafea455e047a2083e5d4ed49bbafadb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33aaa13008b3e4f27998d38fa23ce6f1">DSPI_HAL_SetRxFifoOverwriteCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI received FIFO overflow overwrite enable.  <a href="#ga33aaa13008b3e4f27998d38fa23ce6f1">More...</a><br/></td></tr>
<tr class="separator:ga33aaa13008b3e4f27998d38fa23ce6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">DSPI_HAL_SetPcsPolarityMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> pcs, <a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> activeLowOrHigh)</td></tr>
<tr class="memdesc:ga6204761965cfc6d7ad5fe88ff4529162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI peripheral chip select polarity.  <a href="#ga6204761965cfc6d7ad5fe88ff4529162">More...</a><br/></td></tr>
<tr class="separator:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">DSPI_HAL_SetFifoCmd</a> (uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)</td></tr>
<tr class="memdesc:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables (or disables) the DSPI FIFOs.  <a href="#ga83363cb5c1c771b1dadfbb4e6a5b84f9">More...</a><br/></td></tr>
<tr class="separator:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">DSPI_HAL_SetFlushFifoCmd</a> (uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)</td></tr>
<tr class="memdesc:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes the DSPI FIFOs.  <a href="#ga4cc1d890bdeca0e0dd2b289d124e78b5">More...</a><br/></td></tr>
<tr class="separator:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca76efc7cba29e69b79f18033b4126d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacca76efc7cba29e69b79f18033b4126d">DSPI_HAL_SetDatainSamplepointMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> samplePnt)</td></tr>
<tr class="memdesc:gacca76efc7cba29e69b79f18033b4126d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the time when the DSPI master samples SIN in the Modified Transfer Format.  <a href="#gacca76efc7cba29e69b79f18033b4126d">More...</a><br/></td></tr>
<tr class="separator:gacca76efc7cba29e69b79f18033b4126d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1253aa52573b11b7711884d82404c9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1e1253aa52573b11b7711884d82404c9">DSPI_HAL_StartTransfer</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga1e1253aa52573b11b7711884d82404c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts the DSPI transfers, clears HALT bit in MCR.  <a href="#ga1e1253aa52573b11b7711884d82404c9">More...</a><br/></td></tr>
<tr class="separator:ga1e1253aa52573b11b7711884d82404c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab7ee51278faa1f58253a2e4c57d40fb3">DSPI_HAL_StopTransfer</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops (halts) DSPI transfers, sets HALT bit in MCR.  <a href="#gab7ee51278faa1f58253a2e4c57d40fb3">More...</a><br/></td></tr>
<tr class="separator:gab7ee51278faa1f58253a2e4c57d40fb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349aed7131a754766b0375ba2028daf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> *config)</td></tr>
<tr class="memdesc:ga349aed7131a754766b0375ba2028daf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the data format for a particular CTAR.  <a href="#ga349aed7131a754766b0375ba2028daf9">More...</a><br/></td></tr>
<tr class="separator:ga349aed7131a754766b0375ba2028daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">DSPI_HAL_SetDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, uint32_t prescaler, uint32_t scaler, <a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> whichDelay)</td></tr>
<tr class="memdesc:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures the delay prescaler and scaler for a particular CTAR.  <a href="#ga777d6d624b0d638b3ec3e4532e26e2ad">More...</a><br/></td></tr>
<tr class="separator:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">DSPI_HAL_CalculateDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a> whichDelay, uint32_t sourceClockInHz, uint32_t delayInNanoSec)</td></tr>
<tr class="memdesc:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.  <a href="#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">More...</a><br/></td></tr>
<tr class="separator:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3a946e271bf2f6bcbed00ccb2bd51143">DSPI_HAL_GetMasterPushrRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI master PUSHR data register address for DMA operation.  <a href="#ga3a946e271bf2f6bcbed00ccb2bd51143">More...</a><br/></td></tr>
<tr class="separator:ga3a946e271bf2f6bcbed00ccb2bd51143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a357a35083644c47d120e045411875"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga68a357a35083644c47d120e045411875">DSPI_HAL_GetSlavePushrRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga68a357a35083644c47d120e045411875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI slave PUSHR data register address for DMA operation.  <a href="#ga68a357a35083644c47d120e045411875">More...</a><br/></td></tr>
<tr class="separator:ga68a357a35083644c47d120e045411875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaa9b29a554501b3d5a3b28079b4b84de7">DSPI_HAL_GetPoprRegAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI POPR data register address for DMA operation.  <a href="#gaa9b29a554501b3d5a3b28079b4b84de7">More...</a><br/></td></tr>
<tr class="separator:gaa9b29a554501b3d5a3b28079b4b84de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Low power</h2></td></tr>
<tr class="memitem:gabc432d90aa9f7fc642b996d536236d39"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gabc432d90aa9f7fc642b996d536236d39">DSPI_HAL_SetDozemodeCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:gabc432d90aa9f7fc642b996d536236d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI operation during doze mode.  <a href="#gabc432d90aa9f7fc642b996d536236d39">More...</a><br/></td></tr>
<tr class="separator:gabc432d90aa9f7fc642b996d536236d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupts</h2></td></tr>
<tr class="memitem:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga39e1c8668d664e897a0eba1efa99a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Tx FIFO fill request to generate DMA or interrupt requests.  <a href="#ga39e1c8668d664e897a0eba1efa99a79b">More...</a><br/></td></tr>
<tr class="separator:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Rx FIFO Drain request to generate DMA or interrupt requests.  <a href="#ga3ae755726cfcdb0e1b1dd97124ddf70c">More...</a><br/></td></tr>
<tr class="separator:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33301419ad92394cc238fc4ae5c020b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc, bool enable)</td></tr>
<tr class="memdesc:ga33301419ad92394cc238fc4ae5c020b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI interrupts.  <a href="#ga33301419ad92394cc238fc4ae5c020b9">More...</a><br/></td></tr>
<tr class="separator:ga33301419ad92394cc238fc4ae5c020b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6269adfc55b9491fadc421f9379b09d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae6269adfc55b9491fadc421f9379b09d">DSPI_HAL_GetIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc)</td></tr>
<tr class="memdesc:gae6269adfc55b9491fadc421f9379b09d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets DSPI interrupt configuration, returns if interrupt request is enabled or disabled.  <a href="#gae6269adfc55b9491fadc421f9379b09d">More...</a><br/></td></tr>
<tr class="separator:gae6269adfc55b9491fadc421f9379b09d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status</h2></td></tr>
<tr class="memitem:ga8c42322c55e7d9d318b581fc981c89c6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8c42322c55e7d9d318b581fc981c89c6">DSPI_HAL_GetStatusFlag</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:ga8c42322c55e7d9d318b581fc981c89c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI status flag state.  <a href="#ga8c42322c55e7d9d318b581fc981c89c6">More...</a><br/></td></tr>
<tr class="separator:ga8c42322c55e7d9d318b581fc981c89c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9d325c7fe89f3400c7046e17b87d40"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaae9d325c7fe89f3400c7046e17b87d40">DSPI_HAL_ClearStatusFlag</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:gaae9d325c7fe89f3400c7046e17b87d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DSPI status flag.  <a href="#gaae9d325c7fe89f3400c7046e17b87d40">More...</a><br/></td></tr>
<tr class="separator:gaae9d325c7fe89f3400c7046e17b87d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga43e7e74f0bd1578ae29db9dd5ca11089">DSPI_HAL_GetFifoCountOrPtr</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a> desiredParameter)</td></tr>
<tr class="memdesc:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DSPI FIFO counter or pointer.  <a href="#ga43e7e74f0bd1578ae29db9dd5ca11089">More...</a><br/></td></tr>
<tr class="separator:ga43e7e74f0bd1578ae29db9dd5ca11089"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data transfer</h2></td></tr>
<tr class="memitem:ga770e395a5fd02dacb50302d3f02ff19f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga770e395a5fd02dacb50302d3f02ff19f">DSPI_HAL_ReadData</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga770e395a5fd02dacb50302d3f02ff19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads data from the data buffer.  <a href="#ga770e395a5fd02dacb50302d3f02ff19f">More...</a><br/></td></tr>
<tr class="separator:ga770e395a5fd02dacb50302d3f02ff19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed35722a337d7b03bed85a1875ff7f90"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaed35722a337d7b03bed85a1875ff7f90">DSPI_HAL_WriteDataSlavemode</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gaed35722a337d7b03bed85a1875ff7f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, slave mode.  <a href="#gaed35722a337d7b03bed85a1875ff7f90">More...</a><br/></td></tr>
<tr class="separator:gaed35722a337d7b03bed85a1875ff7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59fd8cb39b575f28e4e245e45b4881d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab59fd8cb39b575f28e4e245e45b4881d">DSPI_HAL_WriteDataSlavemodeBlocking</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gab59fd8cb39b575f28e4e245e45b4881d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, slave mode and waits till data was transmitted and return .  <a href="#gab59fd8cb39b575f28e4e245e45b4881d">More...</a><br/></td></tr>
<tr class="separator:gab59fd8cb39b575f28e4e245e45b4881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c96db580d27200d4afc44383f52d73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:gab0c96db580d27200d4afc44383f52d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode.  <a href="#gab0c96db580d27200d4afc44383f52d73">More...</a><br/></td></tr>
<tr class="separator:gab0c96db580d27200d4afc44383f52d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode and waits till complete to return.  <a href="#ga59b29aae7daf75de09c4a8e6b637bd7c">More...</a><br/></td></tr>
<tr class="separator:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf2bccb53a90191f3b2a683e15bb2be7d">DSPI_HAL_WriteCmdDataMastermode</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer, master mode.  <a href="#gaf2bccb53a90191f3b2a683e15bb2be7d">More...</a><br/></td></tr>
<tr class="separator:gaf2bccb53a90191f3b2a683e15bb2be7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga798ae83d7a4866fcd1b0bf9f87b82f98">DSPI_HAL_WriteCmdDataMastermodeBlocking</a> (uint32_t baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a 32-bit data word (16-bit command appended with 16-bit data) into the data buffer, master mode and waits till complete to return.  <a href="#ga798ae83d7a4866fcd1b0bf9f87b82f98">More...</a><br/></td></tr>
<tr class="separator:ga798ae83d7a4866fcd1b0bf9f87b82f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd40267bbafecca951fb100861caf18"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4cd40267bbafecca951fb100861caf18">DSPI_HAL_GetTransferCount</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga4cd40267bbafecca951fb100861caf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the transfer count.  <a href="#ga4cd40267bbafecca951fb100861caf18">More...</a><br/></td></tr>
<tr class="separator:ga4cd40267bbafecca951fb100861caf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952a0fe945b922e0866cef728c34bf11"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga952a0fe945b922e0866cef728c34bf11">DSPI_HAL_PresetTransferCount</a> (uint32_t baseAddr, uint16_t presetValue)</td></tr>
<tr class="memdesc:ga952a0fe945b922e0866cef728c34bf11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pre-sets the transfer count.  <a href="#ga952a0fe945b922e0866cef728c34bf11">More...</a><br/></td></tr>
<tr class="separator:ga952a0fe945b922e0866cef728c34bf11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427da7ba440de1c66e41f13e38d0934b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga427da7ba440de1c66e41f13e38d0934b">DSPI_HAL_GetFormattedCommand</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *command)</td></tr>
<tr class="memdesc:ga427da7ba440de1c66e41f13e38d0934b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the DSPI command word formatted to the PUSHR data register bit field.  <a href="#ga427da7ba440de1c66e41f13e38d0934b">More...</a><br/></td></tr>
<tr class="separator:ga427da7ba440de1c66e41f13e38d0934b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Debug</h2></td></tr>
<tr class="memitem:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">DSPI_HAL_GetFifoData</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a> whichFifo, uint32_t whichFifoEntry)</td></tr>
<tr class="memdesc:ga524e117873f9f93c2118f0175b9f6cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads FIFO registers for debug purposes.  <a href="#ga524e117873f9f93c2118f0175b9f6cc5">More...</a><br/></td></tr>
<tr class="separator:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da774b2fa7db1ad928a56506bc95259"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1da774b2fa7db1ad928a56506bc95259">DSPI_HAL_SetHaltInDebugmodeCmd</a> (uint32_t baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga1da774b2fa7db1ad928a56506bc95259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI to halt during debug mode.  <a href="#ga1da774b2fa7db1ad928a56506bc95259">More...</a><br/></td></tr>
<tr class="separator:ga1da774b2fa7db1ad928a56506bc95259"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structdspi__data__format__config__t" id="structdspi__data__format__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_data_format_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>This structure contains the data format settings. These settings apply to a specific CTARn register, which the user must provide in this structure. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a99d8d0dec68d5d2c1de35f8bb8b66a75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99d8d0dec68d5d2c1de35f8bb8b66a75"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a99d8d0dec68d5d2c1de35f8bb8b66a75">bitsPerFrame</a></td></tr>
<tr class="memdesc:a99d8d0dec68d5d2c1de35f8bb8b66a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits per frame, minimum 4, maximum 16 (master), 32 (slave) <br/></td></tr>
<tr class="separator:a99d8d0dec68d5d2c1de35f8bb8b66a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8926c27980536d08b063f984cc5dc751"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8926c27980536d08b063f984cc5dc751"></a>
<a class="el" href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a8926c27980536d08b063f984cc5dc751">clkPolarity</a></td></tr>
<tr class="memdesc:a8926c27980536d08b063f984cc5dc751"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active high or low clock polarity. <br/></td></tr>
<tr class="separator:a8926c27980536d08b063f984cc5dc751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad751cbe15bfe01f02088e2a36059774a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad751cbe15bfe01f02088e2a36059774a"></a>
<a class="el" href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ad751cbe15bfe01f02088e2a36059774a">clkPhase</a></td></tr>
<tr class="memdesc:ad751cbe15bfe01f02088e2a36059774a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase setting to change and capture data. <br/></td></tr>
<tr class="separator:ad751cbe15bfe01f02088e2a36059774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5fc2246586c461ebd0325bba2e3113"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b5fc2246586c461ebd0325bba2e3113"></a>
<a class="el" href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a7b5fc2246586c461ebd0325bba2e3113">direction</a></td></tr>
<tr class="memdesc:a7b5fc2246586c461ebd0325bba2e3113"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSB or LSB data shift direction This setting relevant only in master mode and can be ignored in slave mode. <br/></td></tr>
<tr class="separator:a7b5fc2246586c461ebd0325bba2e3113"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>

</div>
</div>
<a name="structdspi__slave__config__t" id="structdspi__slave__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_slave_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Use an instance of this structure with the DSPI_HAL_SlaveInit() to configure the most common settings of the DSPI peripheral in slave mode with a single function call. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a0455c10258d06e9b23b72b45064b26cc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a0455c10258d06e9b23b72b45064b26cc">isEnabled</a></td></tr>
<tr class="memdesc:a0455c10258d06e9b23b72b45064b26cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to true to enable the DSPI peripheral.  <a href="#a0455c10258d06e9b23b72b45064b26cc">More...</a><br/></td></tr>
<tr class="separator:a0455c10258d06e9b23b72b45064b26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390dbd59c3f76acb1071799e66548e25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390dbd59c3f76acb1071799e66548e25"></a>
<a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a390dbd59c3f76acb1071799e66548e25">dataConfig</a></td></tr>
<tr class="memdesc:a390dbd59c3f76acb1071799e66548e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data format configuration structure. <br/></td></tr>
<tr class="separator:a390dbd59c3f76acb1071799e66548e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f74003d1d513f571b237dde6c53d3be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f74003d1d513f571b237dde6c53d3be"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a8f74003d1d513f571b237dde6c53d3be">isTxFifoDisabled</a></td></tr>
<tr class="memdesc:a8f74003d1d513f571b237dde6c53d3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable(1) or Enable(0) Tx FIFO. <br/></td></tr>
<tr class="separator:a8f74003d1d513f571b237dde6c53d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baead2ba09f2b30d71c51ad447ab0d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7baead2ba09f2b30d71c51ad447ab0d6"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a7baead2ba09f2b30d71c51ad447ab0d6">isRxFifoDisabled</a></td></tr>
<tr class="memdesc:a7baead2ba09f2b30d71c51ad447ab0d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable(1) or Enable(0) Rx FIFO. <br/></td></tr>
<tr class="separator:a7baead2ba09f2b30d71c51ad447ab0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="a0455c10258d06e9b23b72b45064b26cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_slave_config_t::isEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<a name="structdspi__baud__rate__divisors__t" id="structdspi__baud__rate__divisors__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_baud_rate_divisors_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Note: These settings are relevant only in master mode. This structure contains the baud rate divisor settings, which provides the user with the option to explicitly set these baud rate divisors. In addition, the user must also set the CTARn register with the divisor settings. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a0f48ca03566631b4a13e24450644df29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f48ca03566631b4a13e24450644df29"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a0f48ca03566631b4a13e24450644df29">doubleBaudRate</a></td></tr>
<tr class="memdesc:a0f48ca03566631b4a13e24450644df29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Double Baud rate parameter setting. <br/></td></tr>
<tr class="separator:a0f48ca03566631b4a13e24450644df29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c5427e2aac3b69148d10313355ef49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02c5427e2aac3b69148d10313355ef49"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a02c5427e2aac3b69148d10313355ef49">prescaleDivisor</a></td></tr>
<tr class="memdesc:a02c5427e2aac3b69148d10313355ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Pre-scalar parameter setting. <br/></td></tr>
<tr class="separator:a02c5427e2aac3b69148d10313355ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae1b66ab2f4a6d2d1208cb28fe4f286"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ae1b66ab2f4a6d2d1208cb28fe4f286"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a7ae1b66ab2f4a6d2d1208cb28fe4f286">baudRateDivisor</a></td></tr>
<tr class="memdesc:a7ae1b66ab2f4a6d2d1208cb28fe4f286"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate scaler parameter setting. <br/></td></tr>
<tr class="separator:a7ae1b66ab2f4a6d2d1208cb28fe4f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>

</div>
</div>
<a name="structdspi__command__config__t" id="structdspi__command__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_command_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Note: This structure is used with the PUSHR register, which provides the means to write to the Tx FIFO. Data written to this register is transferred to the Tx FIFO. Eight or sixteen-bit write accesses to the PUSHR transfer all 32 register bits to the Tx FIFO. The register structure is different in master and slave modes. In master mode, the register provides 16-bit command and 16-bit data to the Tx FIFO. In slave mode all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a6755300868dc9a42caf2d60f7b639b88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6755300868dc9a42caf2d60f7b639b88"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a6755300868dc9a42caf2d60f7b639b88">isChipSelectContinuous</a></td></tr>
<tr class="memdesc:a6755300868dc9a42caf2d60f7b639b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option to enable the continuous assertion of chip select between transfers. <br/></td></tr>
<tr class="separator:a6755300868dc9a42caf2d60f7b639b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac142820d982b6ba9957cda219f75c622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac142820d982b6ba9957cda219f75c622"></a>
<a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ac142820d982b6ba9957cda219f75c622">whichCtar</a></td></tr>
<tr class="memdesc:ac142820d982b6ba9957cda219f75c622"><td class="mdescLeft">&#160;</td><td class="mdescRight">The desired Clock and Transfer Attributes Register (CTAR) to use for CTAS. <br/></td></tr>
<tr class="separator:ac142820d982b6ba9957cda219f75c622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d159d52ac265c93454da2789f17aa01"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d159d52ac265c93454da2789f17aa01"></a>
<a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a5d159d52ac265c93454da2789f17aa01">whichPcs</a></td></tr>
<tr class="memdesc:a5d159d52ac265c93454da2789f17aa01"><td class="mdescLeft">&#160;</td><td class="mdescRight">The desired PCS signal to use for the data transfer. <br/></td></tr>
<tr class="separator:a5d159d52ac265c93454da2789f17aa01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b6b3382baca02c2c60e6d44d72f1cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54b6b3382baca02c2c60e6d44d72f1cf"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#a54b6b3382baca02c2c60e6d44d72f1cf">isEndOfQueue</a></td></tr>
<tr class="memdesc:a54b6b3382baca02c2c60e6d44d72f1cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Signals that the current transfer is the last in the queue. <br/></td></tr>
<tr class="separator:a54b6b3382baca02c2c60e6d44d72f1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ec273f1b798a04c27b327062f369cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9ec273f1b798a04c27b327062f369cd"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#aa9ec273f1b798a04c27b327062f369cd">clearTransferCount</a></td></tr>
<tr class="memdesc:aa9ec273f1b798a04c27b327062f369cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears SPI_TCNT field; cleared before transmission starts. <br/></td></tr>
<tr class="separator:aa9ec273f1b798a04c27b327062f369cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga34b3b8e88f67e380c7e5f50e2422774c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca9e7142dae4811be5426a39b6ddb40c31"></a>kStatus_DSPI_SlaveTxUnderrun</em>&nbsp;</td><td class="fielddoc">
<p>DSPI Slave Tx Under run error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774caba716de1ad68e6351cd2d26d0985b2e6"></a>kStatus_DSPI_SlaveRxOverrun</em>&nbsp;</td><td class="fielddoc">
<p>DSPI Slave Rx Overrun error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca2509eed6de02d7a5c463d3c7b8b68eef"></a>kStatus_DSPI_Timeout</em>&nbsp;</td><td class="fielddoc">
<p>DSPI transfer timed out. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774cad5ecc8346da4119b8609c6bcb4c57e40"></a>kStatus_DSPI_Busy</em>&nbsp;</td><td class="fielddoc">
<p>DSPI instance is already busy performing a transfer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774cacec0b51b1aaabedb0343cdbb07754d01"></a>kStatus_DSPI_NoTransferInProgress</em>&nbsp;</td><td class="fielddoc">
<p>Attempt to abort a transfer when no transfer was in progress. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca41231c8e5ed53006eaa1a49ed5a5a904"></a>kStatus_DSPI_InvalidBitCount</em>&nbsp;</td><td class="fielddoc">
<p>bits-per-frame value not valid </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca6c53f1865e5e78c67f06ff1238b27fdc"></a>kStatus_DSPI_InvalidInstanceNumber</em>&nbsp;</td><td class="fielddoc">
<p>DSPI instance number does not match current count. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774cac1713712f0410e28da008d714734a6bd"></a>kStatus_DSPI_OutOfRange</em>&nbsp;</td><td class="fielddoc">
<p>DSPI out-of-range error used in slave callback. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774caf9d86eb05e2c36c02d48a0a7d7211f54"></a>kStatus_DSPI_InvalidParameter</em>&nbsp;</td><td class="fielddoc">
<p>DSPI invalid parameter error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca7ed3bba3d9e8ca3004a606ba549f2207"></a>kStatus_DSPI_NonInit</em>&nbsp;</td><td class="fielddoc">
<p>DSPI driver does not initialize, not ready. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774caceee7c3c74451633151cf7525bc25c43"></a>kStatus_DSPI_Initialized</em>&nbsp;</td><td class="fielddoc">
<p>DSPI driver has initialized, could not initialize again. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774ca4e0cc112020f92b3d0d6650969750f11"></a>kStatus_DSPI_DMAChannelInvalid</em>&nbsp;</td><td class="fielddoc">
<p>DSPI driver could not request DMA channel(s) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774caaae2ba17a6a622142816b0ffec7b9f7a"></a>kStatus_DSPI_Error</em>&nbsp;</td><td class="fielddoc">
<p>DSPI driver error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga34b3b8e88f67e380c7e5f50e2422774cadee62efed1219cb7f4d77f050a7cbc2d"></a>kStatus_DSPI_EdmaStcdUnaligned32Error</em>&nbsp;</td><td class="fielddoc">
<p>DSPI Edma driver STCD unaligned to 32byte error. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad7f974015f32db057dafada8b95641aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggad7f974015f32db057dafada8b95641aaabf70091c32d55b88b5cdf4993fd252b6"></a>kDspiMaster</em>&nbsp;</td><td class="fielddoc">
<p>DSPI peripheral operates in master mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad7f974015f32db057dafada8b95641aaaff050dc09b18c67f40105d176c787e0a"></a>kDspiSlave</em>&nbsp;</td><td class="fielddoc">
<p>DSPI peripheral operates in slave mode. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1e0a9074742794ef89f597d220296651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga1e0a9074742794ef89f597d220296651afffdb6de18c3b46c509c406ac7230586"></a>kDspiClockPolarity_ActiveHigh</em>&nbsp;</td><td class="fielddoc">
<p>Active-high DSPI clock (idles low) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga1e0a9074742794ef89f597d220296651a415b9652394fc6b7c50f5d5377426b13"></a>kDspiClockPolarity_ActiveLow</em>&nbsp;</td><td class="fielddoc">
<p>Active-low DSPI clock (idles high) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4269ec144334dd60666a92e6fd2c1476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga4269ec144334dd60666a92e6fd2c1476ada723d5970a0b0a28d96a0e707cabd9c"></a>kDspiClockPhase_FirstEdge</em>&nbsp;</td><td class="fielddoc">
<p>Data is captured on the leading edge of the SCK and changed on the following edge. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4269ec144334dd60666a92e6fd2c1476a4f1c4fe8e246d3a87f60c99d214d8921"></a>kDspiClockPhase_SecondEdge</em>&nbsp;</td><td class="fielddoc">
<p>Data is changed on the leading edge of the SCK and captured on the following edge. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga06fad8ae17b680f6dddfd798c9d3b30d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga06fad8ae17b680f6dddfd798c9d3b30daed75ebb641f649ff0c4eb77d2624bcf2"></a>kDspiMsbFirst</em>&nbsp;</td><td class="fielddoc">
<p>Data transfers start with most significant bit. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga06fad8ae17b680f6dddfd798c9d3b30da582f124b275827ec23b5e4a1a70b25a7"></a>kDspiLsbFirst</em>&nbsp;</td><td class="fielddoc">
<p>Data transfers start with least significant bit. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga992d5562af4cf4c45371feb8c5c1a1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35"></a>kDspiCtar0</em>&nbsp;</td><td class="fielddoc">
<p>CTAR0 selection option for master or slave mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga992d5562af4cf4c45371feb8c5c1a1bfa46f7fb3102bd17be1feeec4ef83f9573"></a>kDspiCtar1</em>&nbsp;</td><td class="fielddoc">
<p>CTAR1 selection option for master mode only. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab466e73cb54b2c023459d43918c4197d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggab466e73cb54b2c023459d43918c4197dac82558209fcd03cfcff410f43ccd13df"></a>kDspiPcs_ActiveHigh</em>&nbsp;</td><td class="fielddoc">
<p>PCS Active High (idles low) </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab466e73cb54b2c023459d43918c4197daf89a174f7da2c2d1dd94eaee5f451ac7"></a>kDspiPcs_ActiveLow</em>&nbsp;</td><td class="fielddoc">
<p>PCS Active Low (idles high) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga3d9d9a8fe16a51e6c697a547ab65bef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1abf98b398d467bec5ce1332e7769b9c97"></a>kDspiPcs0</em>&nbsp;</td><td class="fielddoc">
<p>PCS[0]. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1aae6b37fc82d8d2b7425b85dd63172acf"></a>kDspiPcs1</em>&nbsp;</td><td class="fielddoc">
<p>PCS[1]. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1aa57c28d2307f3a08d2ca37fede94704b"></a>kDspiPcs2</em>&nbsp;</td><td class="fielddoc">
<p>PCS[2]. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1a009e764ff551a29673559bdf51e68b37"></a>kDspiPcs3</em>&nbsp;</td><td class="fielddoc">
<p>PCS[3]. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1a68dbb918dfd1398b2b161142e99a2b76"></a>kDspiPcs4</em>&nbsp;</td><td class="fielddoc">
<p>PCS[4]. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3d9d9a8fe16a51e6c697a547ab65bef1a4fa2a14f449a06e76693a89b6861157c"></a>kDspiPcs5</em>&nbsp;</td><td class="fielddoc">
<p>PCS[5]. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae783895e2917abe07adbe27a253510a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This field is valid only when CPHA bit in CTAR register is 0. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggae783895e2917abe07adbe27a253510a2a6031fe2cc4a3f05a525ed515736fe8fc"></a>kDspiSckToSin_0Clock</em>&nbsp;</td><td class="fielddoc">
<p>0 system clocks between SCK edge and SIN sample </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae783895e2917abe07adbe27a253510a2a369e0c0de897725cc26ecbe774c52cea"></a>kDspiSckToSin_1Clock</em>&nbsp;</td><td class="fielddoc">
<p>1 system clock between SCK edge and SIN sample </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggae783895e2917abe07adbe27a253510a2a22ba66b2d6cfc7ab9e75415894aa457d"></a>kDspiSckToSin_2Clock</em>&nbsp;</td><td class="fielddoc">
<p>2 system clocks between SCK edge and SIN sample </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga317e18cc3009527f76f2a2e2fd969073"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga317e18cc3009527f76f2a2e2fd969073a1bc4ddf8090ce2f77222df8b019b77de"></a>kDspiTxFifo</em>&nbsp;</td><td class="fielddoc">
<p>DSPI Tx FIFO. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga317e18cc3009527f76f2a2e2fd969073a17a12e128e1f01f8024a4de10e7e09d5"></a>kDspiRxFifo</em>&nbsp;</td><td class="fielddoc">
<p>DSPI Rx FIFO. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga3c93ad318e54430c1230fc1dfff06894"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e"></a>kDspiGenerateIntReq</em>&nbsp;</td><td class="fielddoc">
<p>Desired flag generates an Interrupt request. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga3c93ad318e54430c1230fc1dfff06894a3bb79d3c56c6110432d38dddef054344"></a>kDspiGenerateDmaReq</em>&nbsp;</td><td class="fielddoc">
<p>Desired flag generates a DMA request. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4eede4254ab5c5dcc6455290794df4bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e"></a>kDspiTxComplete</em>&nbsp;</td><td class="fielddoc">
<p>TCF status/interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bba76ae26ce982dc760f34d43ef77aff4df"></a>kDspiTxAndRxStatus</em>&nbsp;</td><td class="fielddoc">
<p>TXRXS status only, no interrupt. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bbae26e3bb587466c7075af063a5a342b68"></a>kDspiEndOfQueue</em>&nbsp;</td><td class="fielddoc">
<p>EOQF status/interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bba9e1094f02be24573437b71f3c64a78cd"></a>kDspiTxFifoUnderflow</em>&nbsp;</td><td class="fielddoc">
<p>TFUF status/interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bbac47470dc6b1cd08d73107f4aedb1ffb0"></a>kDspiTxFifoFillRequest</em>&nbsp;</td><td class="fielddoc">
<p>TFFF status/interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bbadd17f34827e8e5921d4c121569534239"></a>kDspiRxFifoOverflow</em>&nbsp;</td><td class="fielddoc">
<p>RFOF status/interrupt enable. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga4eede4254ab5c5dcc6455290794df4bba573f7989c51c8a6fe6a48dd6388b32d1"></a>kDspiRxFifoDrainRequest</em>&nbsp;</td><td class="fielddoc">
<p>RFDF status/interrupt enable. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab262d5ca72da94b034fe18d7d84ffa96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggab262d5ca72da94b034fe18d7d84ffa96ac6931fb9e3b476e6fd89401b83ac3067"></a>kDspiRxFifoPointer</em>&nbsp;</td><td class="fielddoc">
<p>Rx FIFO pointer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab262d5ca72da94b034fe18d7d84ffa96acf7633495ed23f4216d761ae1be426a3"></a>kDspiRxFifoCounter</em>&nbsp;</td><td class="fielddoc">
<p>Rx FIFO counter. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab262d5ca72da94b034fe18d7d84ffa96ae0c9617e48e3fb684e9358ada3925af3"></a>kDspiTxFifoPointer</em>&nbsp;</td><td class="fielddoc">
<p>Tx FIFO pointer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggab262d5ca72da94b034fe18d7d84ffa96a4f5aa8b944ed48d343f58caf405d4b2c"></a>kDspiTxFifoCounter</em>&nbsp;</td><td class="fielddoc">
<p>Tx FIFO counter. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1ca2fbee37b3cb046c075a7e765d64ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga1ca2fbee37b3cb046c075a7e765d64eda1b1297e9388df6c83b58ca3bbb3cb267"></a>kDspiPcsToSck</em>&nbsp;</td><td class="fielddoc">
<p>PCS-to-SCK delay. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga1ca2fbee37b3cb046c075a7e765d64edae7abf34372d1fd3044103519f52865c8"></a>kDspiLastSckToPcs</em>&nbsp;</td><td class="fielddoc">
<p>Last SCK edge to PCS delay. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga1ca2fbee37b3cb046c075a7e765d64eda0993c646e3ceed8b6a36ae347592813f"></a>kDspiAfterTransfer</em>&nbsp;</td><td class="fielddoc">
<p>Delay between transfers. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gacd6eeaedf410e9e1f41b5b33649e2f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_Init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function basically resets all of the DSPI registers to their default setting including disabling the module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga584b151f7cac3dff32ad3ea2443f64c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_Enable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7415446346130ae59e919c892e938d7e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_Disable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3884240ccf644a9e72baa9bddaf879a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_SetBaudRate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitsPerSec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceClockInHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function takes in the desired bitsPerSec (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate, and returns the calculated baud rate in bits-per-second. It requires that the caller also provide the frequency of the module source clock (in Hertz).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of the type dspi_ctar_selection_t </td></tr>
    <tr><td class="paramname">bitsPerSec</td><td>The desired baud rate in bits per second </td></tr>
    <tr><td class="paramname">sourceClockInHz</td><td>Module source input clock in Hertz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated baud rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga50dd7a2c010f8075d8781a5f11840687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetBaudDivisors </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a> *&#160;</td>
          <td class="paramname"><em>divisors</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function allows the caller to manually set the baud rate divisors in the event that these dividers are known and the caller does not wish to call the DSPI_HAL_SetBaudRate function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t </td></tr>
    <tr><td class="paramname">divisors</td><td>Pointer to a structure containing the user defined baud rate divisor settings </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaccbf146a1f41b2f98a6a6b6bf6a92f5f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetMasterSlaveMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Mode setting (master or slave) of type dspi_master_slave_mode_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga33c73312d54d89851f107da174bbcf00"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool DSPI_HAL_IsMaster </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns true if the module is in master mode or false if the module is in slave mode. </dd></dl>

</div>
</div>
<a class="anchor" id="ga5e28abe7e0835cbcf45d7d1619933974"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetContinuousSckCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enables (true) or disables(false) continuous SCK operation. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafea455e047a2083e5d4ed49bbafadb89"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetModifiedTimingFormatCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enables (true) or disables(false) modified timing format. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga33aaa13008b3e4f27998d38fa23ce6f1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetRxFifoOverwriteCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When enabled, this function allows incoming receive data to overwrite the existing data in the receive shift register when the Rx FIFO is full. Otherwise when disabled, the incoming data is ignored when the RX FIFO is full.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address. </td></tr>
    <tr><td class="paramname">enable</td><td>If enabled (true), allows incoming data to overwrite Rx FIFO contents when full, else incoming data is ignored. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6204761965cfc6d7ad5fe88ff4529162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetPcsPolarityMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a>&#160;</td>
          <td class="paramname"><em>pcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a>&#160;</td>
          <td class="paramname"><em>activeLowOrHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function takes in the desired peripheral chip select (PCS) and it's corresponding desired polarity and configures the PCS signal to operate with the desired characteristic.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">pcs</td><td>The particular peripheral chip select (parameter value is of type dspi_which_pcs_config_t) for which we wish to apply the active high or active low characteristic. </td></tr>
    <tr><td class="paramname">activeLowOrHigh</td><td>The setting for either "active high, inactive low (0)" or "active low, inactive high(1)" of type dspi_pcs_polarity_config_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga83363cb5c1c771b1dadfbb4e6a5b84f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetFifoCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function allows the caller to disable/enable the Tx and Rx FIFOs (independently). Note that to disable, the caller must pass in a logic 0 (false) for the particular FIFO configuration. To enable, the caller must pass in a logic 1 (true).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module instance number </td></tr>
    <tr><td class="paramname">enableTxFifo</td><td>Disables (false) the TX FIFO, else enables (true) the TX FIFO </td></tr>
    <tr><td class="paramname">enableRxFifo</td><td>Disables (false) the RX FIFO, else enables (true) the RX FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4cc1d890bdeca0e0dd2b289d124e78b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetFlushFifoCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enableFlushTxFifo</td><td>Flushes (true) the Tx FIFO, else do not flush (false) the Tx FIFO </td></tr>
    <tr><td class="paramname">enableFlushRxFifo</td><td>Flushes (true) the Rx FIFO, else do not flush (false) the Rx FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gacca76efc7cba29e69b79f18033b4126d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetDatainSamplepointMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a>&#160;</td>
          <td class="paramname"><em>samplePnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function controls when the DSPI master samples SIN (data in) in the Modified Transfer Format. Note that this is valid only when the CPHA bit in the CTAR register is 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">samplePnt</td><td>selects when the data in (SIN) is sampled, of type dspi_master_sample_point_t. This value selects either 0, 1, or 2 system clocks between the SCK edge and the SIN (data in) sample. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1e1253aa52573b11b7711884d82404c9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_StartTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function call called whenever the module is ready to begin data transfers in either master or slave mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab7ee51278faa1f58253a2e4c57d40fb3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_StopTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function call stops data transfers in either master or slave mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga349aed7131a754766b0375ba2028daf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__hal.html#ga34b3b8e88f67e380c7e5f50e2422774c">dspi_status_t</a> DSPI_HAL_SetDataFormat </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the bits-per-frame, polarity, phase, and shift direction for a particular CTAR. An example use case is as follows: </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> dataFormat;</div>
<div class="line">dataFormat.<a class="code" href="group__dspi__hal.html#a99d8d0dec68d5d2c1de35f8bb8b66a75">bitsPerFrame</a> = 16;</div>
<div class="line">dataFormat.<a class="code" href="group__dspi__hal.html#a8926c27980536d08b063f984cc5dc751">clkPolarity</a> = <a class="code" href="group__dspi__hal.html#gga1e0a9074742794ef89f597d220296651a415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a>;</div>
<div class="line">dataFormat.<a class="code" href="group__dspi__hal.html#ad751cbe15bfe01f02088e2a36059774a">clkPhase</a> = <a class="code" href="group__dspi__hal.html#gga4269ec144334dd60666a92e6fd2c1476ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a>;</div>
<div class="line">dataFormat.<a class="code" href="group__dspi__hal.html#a7b5fc2246586c461ebd0325bba2e3113">direction</a> = <a class="code" href="group__dspi__hal.html#gga06fad8ae17b680f6dddfd798c9d3b30daed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a>;</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a>(instance, <a class="code" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a>, &amp;dataFormat);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to structure containing user defined data format configuration settings. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An error code or kStatus_DSPI_Success </dd></dl>

</div>
</div>
<a class="anchor" id="ga777d6d624b0d638b3ec3e4532e26e2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>scaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), after SCK delay pre-scalar (PASC) and scalar (ASC), and the delay after transfer pre-scalar (PDT)and scalar (DT).</p>
<p>These delay names are available in type dspi_delay_type_t.</p>
<p>The user passes which delay they want to configure along with the prescaler and scaler value. This allows the user to directly set the prescaler/scaler values if they have pre-calculated them or if they simply wish to manually increment either value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">prescaler</td><td>The prescaler delay value (can be an integer 0, 1, 2, or 3). </td></tr>
    <tr><td class="paramname">scaler</td><td>The scaler delay value (can be any integer between 0 to 15). </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure, must be of type dspi_delay_type_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga93d0ac8aa458b6cce74efd6d7eb7f3c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_CalculateDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga1ca2fbee37b3cb046c075a7e765d64ed">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceClockInHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>delayInNanoSec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function calculates the values for: PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), or After SCK delay pre-scalar (PASC) and scalar (ASC), or Delay after transfer pre-scalar (PDT)and scalar (DT).</p>
<p>These delay names are available in type dspi_delay_type_t.</p>
<p>The user passes which delay they want to configure along with the desired delay value in nano-seconds. The function calculates the values needed for the prescaler and scaler and returning the actual calculated delay as an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay will be returned. It is to the higher level peripheral driver to alert the user of an out of range delay input.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure, must be of type dspi_delay_type_t </td></tr>
    <tr><td class="paramname">sourceClockInHz</td><td>Module source input clock in Hertz </td></tr>
    <tr><td class="paramname">delayInNanoSec</td><td>The desired delay value in nano-seconds. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated delay value. </dd></dl>

</div>
</div>
<a class="anchor" id="ga3a946e271bf2f6bcbed00ccb2bd51143"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_GetMasterPushrRegAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function gets the DSPI master PUSHR data register address as this value is needed for DMA operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DSPI master PUSHR data register address. </dd></dl>

</div>
</div>
<a class="anchor" id="ga68a357a35083644c47d120e045411875"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_GetSlavePushrRegAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function gets the DSPI slave PUSHR data register address as this value is needed for DMA operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DSPI slave PUSHR data register address. </dd></dl>

</div>
</div>
<a class="anchor" id="gaa9b29a554501b3d5a3b28079b4b84de7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_GetPoprRegAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function gets the DSPI POPR data register address as this value is needed for DMA operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The DSPI POPR data register address. </dd></dl>

</div>
</div>
<a class="anchor" id="gabc432d90aa9f7fc642b996d536236d39"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetDozemodeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function provides support for an externally controlled doze mode, power-saving, mechanism. When disabled, the doze mode has no effect on the DSPI, and when enabled, the Doze mode disables the DSPI.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>If disabled (false), the doze mode has no effect on the DSPI, if enabled (true), the doze mode disables the DSPI. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga39e1c8668d664e897a0eba1efa99a79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetTxFifoFillDmaIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the DSPI Tx FIFO Fill flag to generate either an interrupt or DMA request. The user passes in which request they'd like to generate of type dspi_dma_or_int_mode_t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don't care. </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a>, <span class="keyword">true</span>); &lt;- to enable DMA</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a>, <span class="keyword">true</span>); &lt;- to enable Interrupt</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a>, <span class="keyword">false</span>); &lt;- to disable</div>
</div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Configures the DSPI Tx FIFO Fill to generate an interrupt or DMA request </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the DSPI Tx FIFO Fill flag to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3ae755726cfcdb0e1b1dd97124ddf70c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetRxFifoDrainDmaIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga3c93ad318e54430c1230fc1dfff06894">dspi_dma_or_int_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the DSPI Rx FIFO Drain flag to generate either an interrupt or a DMA request. The user passes in which request they'd like to generate of type dspi_dma_or_int_mode_t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don't care. </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a>, <span class="keyword">true</span>); &lt;- to enable DMA</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a>, <span class="keyword">true</span>); &lt;- to enable Interrupt</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga3c93ad318e54430c1230fc1dfff06894ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a>, <span class="keyword">false</span>); &lt;- to disable</div>
</div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Configures the Rx FIFO Drain to generate an interrupt or DMA request </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the Rx FIFO Drain flag to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga33301419ad92394cc238fc4ae5c020b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>interruptSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the various interrupt sources of the DSPI. The parameters are baseAddr, interrupt source, and enable/disable setting. The interrupt source is a typedef enumeration whose value is the bit position of the interrupt source setting within the RSER register. In the DSPI, all interrupt configuration settings are in one register. The typedef enum equates each interrupt source to the bit position defined in the device header file. The function uses these bit positions in its algorithm to enable/disable the interrupt source, where interrupt source is the dspi_status_and_interrupt_request_t type. Note, for Tx FIFO Fill and Rx FIFO Drain requests, use the functions: DSPI_HAL_SetTxFifoFillDmaIntMode and DSPI_HAL_SetRxFifoDrainDmaIntMode respectively as these requests can generate either an interrupt or DMA request. </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a>, <span class="keyword">true</span>); &lt;- example use-<span class="keywordflow">case</span></div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">interruptSrc</td><td>The interrupt source, of type dspi_status_and_interrupt_request_t </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the interrupt source to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae6269adfc55b9491fadc421f9379b09d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool DSPI_HAL_GetIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>interruptSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function returns the requested interrupt source setting (enabled or disabled, of type bool). The parameters to pass in are baseAddr and interrupt source. It utilizes the same enumeration definitions for the interrupt sources as described in the "interrupt configuration" function. The function uses these bit positions in its algorithm to obtain the desired interrupt source setting. Note, for Tx FIFO Fill and Rx FIFO Drain requests, this returns whether or not their requests are enabled. </p>
<div class="fragment"><div class="line">getInterruptSetting = <a class="code" href="group__dspi__hal.html#gae6269adfc55b9491fadc421f9379b09d">DSPI_HAL_GetIntMode</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a>);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">interruptSrc</td><td>The interrupt source, of type dspi_status_and_interrupt_request_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Configuration of interrupt request: enable (true) or disable (false). </dd></dl>

</div>
</div>
<a class="anchor" id="ga8c42322c55e7d9d318b581fc981c89c6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool DSPI_HAL_GetStatusFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>statusFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The status flag is defined in the same enumeration as the interrupt source enable because the bit position of the interrupt source and corresponding status flag are the same in the RSER and SR registers. The function uses these bit positions in its algorithm to obtain the desired flag state, similar to the dspi_get_interrupt_config function. </p>
<div class="fragment"><div class="line">getStatus = <a class="code" href="group__dspi__hal.html#ga8c42322c55e7d9d318b581fc981c89c6">DSPI_HAL_GetStatusFlag</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a>);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">statusFlag</td><td>The status flag, of type dspi_status_and_interrupt_request_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>State of the status flag: asserted (true) or not-asserted (false) </dd></dl>

</div>
</div>
<a class="anchor" id="gaae9d325c7fe89f3400c7046e17b87d40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_ClearStatusFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>statusFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function clears the desired status bit by using a write-1-to-clear. The user passes in the baseAddr and the desired status bit to clear. The list of status bits is defined in the dspi_status_and_interrupt_request_t. The function uses these bit positions in its algorithm to clear the desired flag state. Example usage: </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#gaae9d325c7fe89f3400c7046e17b87d40">DSPI_HAL_ClearStatusFlag</a>(baseAddr, <a class="code" href="group__dspi__hal.html#gga4eede4254ab5c5dcc6455290794df4bba1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a>);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">statusFlag</td><td>The status flag, of type dspi_status_and_interrupt_request_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga43e7e74f0bd1578ae29db9dd5ca11089"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_GetFifoCountOrPtr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a>&#160;</td>
          <td class="paramname"><em>desiredParameter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function returns the number of entries or the next pointer in the Tx or Rx FIFO. The parameters to pass in are the baseAddr and either the Tx or Rx FIFO counter or a pointer. The latter is an enumeration type defined as the bitmask of those particular bit fields found in the device header file. Example usage: </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#ga43e7e74f0bd1578ae29db9dd5ca11089">DSPI_HAL_GetFifoCountOrPtr</a>(baseAddr, <a class="code" href="group__dspi__hal.html#ggab262d5ca72da94b034fe18d7d84ffa96acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a>);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">desiredParameter</td><td>Desired parameter to obtain, of type dspi_fifo_counter_pointer_t </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The number of entries or the next pointer in the Tx or Rx FIFO </dd></dl>

</div>
</div>
<a class="anchor" id="ga770e395a5fd02dacb50302d3f02ff19f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_ReadData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The data from the read data buffer </dd></dl>

</div>
</div>
<a class="anchor" id="gaed35722a337d7b03bed85a1875ff7f90"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_WriteDataSlavemode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>In slave mode, up to 32-bit words may be written.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">data</td><td>The data to send </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab59fd8cb39b575f28e4e245e45b4881d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteDataSlavemodeBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In slave mode, up to 32-bit words may be written. Function firstly clear transmit complete flag then write data into data register, finally wait tills the data transmitted.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">data</td><td>The data to send </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab0c96db580d27200d4afc44383f52d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteDataMastermode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example: </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> commandConfig;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a6755300868dc9a42caf2d60f7b639b88">isChipSelectContinuous</a> = <span class="keyword">true</span>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#ac142820d982b6ba9957cda219f75c622">whichCtar</a> = <a class="code" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a5d159d52ac265c93454da2789f17aa01">whichPcs</a> = <a class="code" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#aa9ec273f1b798a04c27b327062f369cd">clearTransferCount</a> = <span class="keyword">false</span>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a54b6b3382baca02c2c60e6d44d72f1cf">isEndOfQueue</a> = <span class="keyword">false</span>;</div>
<div class="line"><a class="code" href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a>(baseAddr, &amp;commandConfig, dataWord);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to command structure </td></tr>
    <tr><td class="paramname">data</td><td>The data word to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga59b29aae7daf75de09c4a8e6b637bd7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteDataMastermodeBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example: </p>
<div class="fragment"><div class="line"><a class="code" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> commandConfig;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a6755300868dc9a42caf2d60f7b639b88">isChipSelectContinuous</a> = <span class="keyword">true</span>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#ac142820d982b6ba9957cda219f75c622">whichCtar</a> = <a class="code" href="group__dspi__hal.html#gga992d5562af4cf4c45371feb8c5c1a1bfa21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a5d159d52ac265c93454da2789f17aa01">whichPcs</a> = <a class="code" href="group__dspi__hal.html#gga3d9d9a8fe16a51e6c697a547ab65bef1aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#aa9ec273f1b798a04c27b327062f369cd">clearTransferCount</a> = <span class="keyword">false</span>;</div>
<div class="line">commandConfig.<a class="code" href="group__dspi__hal.html#a54b6b3382baca02c2c60e6d44d72f1cf">isEndOfQueue</a> = <span class="keyword">false</span>;</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a>(baseAddr, &amp;commandConfig, dataWord);</div>
</div><!-- fragment --><p>Note that this function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running in order to transmit data (MCR[MDIS] &amp; [HALT] = 0). Since the SPI is a synchronous protocol, receive data is available when transmit completes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to command structure </td></tr>
    <tr><td class="paramname">data</td><td>The data word to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf2bccb53a90191f3b2a683e15bb2be7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_WriteCmdDataMastermode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>In this function, the user must append the 16-bit data to the 16-bit command info then provide the total 32-bit word as the data to send. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). The user is responsible for appending this command with the data to send. This is an example: </p>
<div class="fragment"><div class="line">dataWord = &lt;16-bit command&gt; | &lt;16-bit data&gt;;</div>
<div class="line"><a class="code" href="group__dspi__hal.html#gaf2bccb53a90191f3b2a683e15bb2be7d">DSPI_HAL_WriteCmdDataMastermode</a>(baseAddr, dataWord);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">data</td><td>The data word (command and data combined) to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga798ae83d7a4866fcd1b0bf9f87b82f98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteCmdDataMastermodeBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In this function, the user must append the 16-bit data to the 16-bit command info then provide the total 32-bit word as the data to send. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). The user is responsible for appending this command with the data to send. This is an example: </p>
<div class="fragment"><div class="line">dataWord = &lt;16-bit command&gt; | &lt;16-bit data&gt;;</div>
<div class="line"><a class="code" href="group__dspi__hal.html#ga798ae83d7a4866fcd1b0bf9f87b82f98">DSPI_HAL_WriteCmdDataMastermodeBlocking</a>(baseAddr, dataWord);</div>
</div><!-- fragment --><p>Note that this function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running in order to transmit data (MCR[MDIS] &amp; [HALT] = 0). Since the SPI is a synchronous protocol, receive data is available when transmit completes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">data</td><td>The data word (command and data combined) to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4cd40267bbafecca951fb100861caf18"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t DSPI_HAL_GetTransferCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function returns the current value of the DSPI Transfer Count Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The current transfer count </dd></dl>

</div>
</div>
<a class="anchor" id="ga952a0fe945b922e0866cef728c34bf11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_PresetTransferCount </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>presetValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>This function allows the caller to pre-set the DSI Transfer Count Register to a desired value up to 65535; Incrementing past this resets the counter back to 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">presetValue</td><td>The desired pre-set value for the transfer counter </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga427da7ba440de1c66e41f13e38d0934b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_GetFormattedCommand </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function allows the caller to pass in the data command structure and returns the command word formatted according to the DSPI PUSHR register bit field placement. The user can then "OR" the returned command word with the desired data to send and use the function DSPI_HAL_WriteCmdDataMastermode or DSPI_HAL_WriteCmdDataMastermodeBlocking to write the entire 32-bit command data word to the PUSHR. This helps improve performance in cases where the command structure is constant. For example, the user calls this function before starting a transfer to generate the command word. When they are ready to transmit the data, they would OR this formatted command word with the desired data to transmit. This process increases transmit performance when compared to calling send functions such as DSPI_HAL_WriteDataMastermode which format the command word each time a data word is to be sent.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to command structure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The command word formatted to the PUSHR data register bit field </dd></dl>

</div>
</div>
<a class="anchor" id="ga524e117873f9f93c2118f0175b9f6cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_GetFifoData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga317e18cc3009527f76f2a2e2fd969073">dspi_fifo_t</a>&#160;</td>
          <td class="paramname"><em>whichFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>whichFifoEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichFifo</td><td>Selects Tx or Rx FIFO, of type dspi_fifo_t. </td></tr>
    <tr><td class="paramname">whichFifoEntry</td><td>Selects which FIFO entry to read: 0, 1, 2, or 3. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The desired FIFO register contents </dd></dl>

</div>
</div>
<a class="anchor" id="ga1da774b2fa7db1ad928a56506bc95259"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPI_HAL_SetHaltInDebugmodeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enables (true) debug mode to halt transfers, else disable to not halt transfer in debug mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="gaac380ff31ff30bfa8e44d237b10dbdc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t s_baudrateScaler[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= { 2, 4, 6, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,</div>
<div class="line">                                           4096, 8192, 16384, 32768 }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8aa48ccaa29382bbed121b1940ad6df2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t s_delayScaler[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= { 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,</div>
<div class="line">                                           4096, 8192, 16384, 32768, 65536 }</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Fri Dec 12 2014 &copy; 2014 Freescale Semiconductor, Inc. All rights reserved. 
    </li>
  </ul>
</div>
</body>
</html>
