Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Fri Jan 04 11:45:40 2019
| Host             : LAPTOP-N22FN740 running 64-bit major release  (build 9200)
| Command          : report_power -file CAMERE_TOP_power_routed.rpt -pb CAMERE_TOP_power_summary_routed.pb -rpx CAMERE_TOP_power_routed.rpx
| Design           : CAMERE_TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.228 |
| Dynamic (W)              | 0.126 |
| Device Static (W)        | 0.102 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        7 |       --- |             --- |
| Slice Logic    |    <0.001 |     1364 |       --- |             --- |
|   LUT as Logic |    <0.001 |      722 |     63400 |            1.14 |
|   CARRY4       |    <0.001 |       29 |     15850 |            0.18 |
|   Register     |    <0.001 |      211 |    126800 |            0.17 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |      131 |     63400 |            0.21 |
|   Others       |     0.000 |      210 |       --- |             --- |
| Signals        |    <0.001 |     1534 |       --- |             --- |
| Block RAM      |     0.003 |    103.5 |       135 |           76.67 |
| MMCM           |     0.109 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        1 |       240 |            0.42 |
| I/O            |     0.010 |       59 |       210 |           28.10 |
| Static Power   |     0.102 |          |           |                 |
| Total          |     0.228 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.007 |      0.018 |
| Vccaux    |       1.800 |     0.079 |       0.061 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+---------------------------------+-----------------+
| Clock                    | Domain                          | Constraint (ns) |
+--------------------------+---------------------------------+-----------------+
| CLK_10MHz_CLK_DIV        | div_inst/inst/CLK_10MHz_CLK_DIV |           100.0 |
| CLK_24MHz_CLK_DIV        | div_inst/inst/CLK_24MHz_CLK_DIV |            41.7 |
| CLK_25MHz_CLK_DIV        | div_inst/inst/CLK_25MHz_CLK_DIV |            39.8 |
| clkfbout_CLK_DIV         | div_inst/inst/clkfbout_CLK_DIV  |            50.0 |
| div_inst/inst/CLK_100MHz | CLK_100MHz_IBUF_BUFG            |            10.0 |
+--------------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| CAMERE_TOP                                     |     0.126 |
|   OV_SIOD_IOBUF_inst                           |    <0.001 |
|   dis_inst                                     |     0.001 |
|     DIS_inst                                   |    <0.001 |
|     DIV_inst                                   |     0.001 |
|   div_inst                                     |     0.109 |
|     inst                                       |     0.109 |
|   ov2640_inst                                  |    <0.001 |
|     capture_inst                               |    <0.001 |
|     config_inst                                |    <0.001 |
|     timing_inst                                |    <0.001 |
|   sdram_inst                                   |     0.004 |
|     sdram_inst                                 |     0.004 |
|       U0                                       |     0.004 |
|         inst_blk_mem_gen                       |     0.004 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.004 |
|             valid.cstr                         |     0.004 |
|               has_mux_b.B                      |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[10].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[11].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[12].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[13].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[14].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[15].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[16].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[17].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[18].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[19].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[20].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[21].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[22].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[23].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[24].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[25].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[26].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[27].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[28].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[29].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[2].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[30].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[31].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[32].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[33].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[34].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[35].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[36].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[37].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[38].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[39].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[3].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[40].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[41].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[42].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[43].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[44].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[45].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[46].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[47].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[48].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[49].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[4].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[50].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[51].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[52].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[53].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[54].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[55].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[56].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[57].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[58].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[59].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[5].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[60].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[61].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[62].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[63].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[64].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[65].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[66].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[67].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[68].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[69].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[6].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[70].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[71].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[72].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[73].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[74].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[75].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[76].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[77].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[78].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[79].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[7].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[80].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[81].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[82].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[83].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[84].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[85].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[86].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[87].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[88].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[89].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[8].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[90].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[91].ram.r                |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|               ramloop[9].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|   vga_inst                                     |    <0.001 |
|     control_inst                               |    <0.001 |
|     sync_inst                                  |    <0.001 |
+------------------------------------------------+-----------+


