Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun 19 17:10:14 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dac_toplevel_timing_summary_routed.rpt -pb dac_toplevel_timing_summary_routed.pb -rpx dac_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : dac_toplevel
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (201)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (201)
--------------------------------------------------
 There are 201 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.692    -1248.425                   4257                36517        0.063        0.000                      0                36497        0.353        0.000                       0                 10735  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLOCK_GEN/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0    {0.000 1.563}        3.125           320.000         
  clkfbout_clk_wiz_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_GEN/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.692    -1248.425                   4257                36456        0.063        0.000                      0                36456        0.353        0.000                       0                 10731  
  clkfbout_clk_wiz_0                                                                                                                                                      3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk_out1_clk_wiz_0      999.306        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        1.896        0.000                      0                   41        0.272        0.000                      0                   41  
**default**         clk_out1_clk_wiz_0                            2.347        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_GEN/inst/clk_in1
  To Clock:  CLOCK_GEN/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_GEN/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK_GEN/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         4257  Failing Endpoints,  Worst Slack       -0.692ns,  Total Violation    -1248.425ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.800ns (54.691%)  route 1.491ns (45.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.341ns = ( 0.784 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.058ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.459    -3.058    MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y20         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800    -1.258 r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[1]
                         net (fo=112, routed)         1.491     0.233    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X3Y38         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.318     0.784    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y38         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.770     0.014    
                         clock uncertainty           -0.057    -0.043    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    -0.459    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.692ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.800ns (54.691%)  route 1.491ns (45.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.341ns = ( 0.784 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.058ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.459    -3.058    MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y20         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800    -1.258 r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[1]
                         net (fo=112, routed)         1.491     0.233    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X3Y39         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.318     0.784    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y39         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.770     0.014    
                         clock uncertainty           -0.057    -0.043    
    RAMB18_X3Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    -0.459    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom6/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                 -0.692    

Slack (VIOLATED) :        -0.690ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 1.800ns (54.713%)  route 1.490ns (45.287%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.341ns = ( 0.784 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.058ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.459    -3.058    MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y20         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800    -1.258 r  MODEL_GEN/U0/model_struct/control1/rom2/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[1]
                         net (fo=112, routed)         1.490     0.231    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X3Y38         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.318     0.784    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y38         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKBWRCLK
                         clock pessimism             -0.770     0.014    
                         clock uncertainty           -0.057    -0.043    
    RAMB18_X3Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.416    -0.459    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row2/rom5/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.459    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                 -0.690    

Slack (VIOLATED) :        -0.667ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.259ns (8.214%)  route 2.894ns (91.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.505ns = ( 0.620 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.042ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.475    -3.042    MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X20Y73         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.259    -2.783 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/Q
                         net (fo=6, routed)           2.894     0.111    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[21]
    DSP48_X3Y66          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.154     0.620    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y66          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.238    
                         clock uncertainty           -0.057    -0.295    
    DSP48_X3Y66          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.261    -0.556    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                 -0.667    

Slack (VIOLATED) :        -0.660ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp_psdsp_24/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.622ns (18.407%)  route 2.757ns (81.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.552ns = ( 0.573 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.063ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.454    -3.063    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y25         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.622    -2.441 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom4/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[9]
                         net (fo=2, routed)           2.757     0.316    MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/B[9]_alias_1
    SLICE_X36Y151        FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp_psdsp_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.107     0.573    MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X36Y151        FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp_psdsp_24/C
                         clock pessimism             -0.858    -0.285    
                         clock uncertainty           -0.057    -0.342    
    SLICE_X36Y151        FDRE (Setup_fdre_C_D)       -0.002    -0.344    MODEL_GEN/U0/model_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp_psdsp_24
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                 -0.660    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.800ns (59.458%)  route 1.227ns (40.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.329ns = ( 0.796 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.888ns
    Clock Pessimism Removal (CPR):    -0.843ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.629    -2.888    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y6          RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.800    -1.088 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[2]
                         net (fo=1, routed)           1.227     0.139    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.330     0.796    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.843    -0.047    
                         clock uncertainty           -0.057    -0.105    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.416    -0.521    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.622ns (18.239%)  route 2.788ns (81.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.494ns = ( 0.631 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.054ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.463    -3.054    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y21         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y21         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.622    -2.432 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/p_mtxrom_llc/pmtx_row4/rom3/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[5]
                         net (fo=2, routed)           2.788     0.356    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/B[5]_alias
    SLICE_X23Y153        FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.165     0.631    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X23Y153        FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_11/C
                         clock pessimism             -0.858    -0.227    
                         clock uncertainty           -0.057    -0.284    
    SLICE_X23Y153        FDRE (Setup_fdre_C_D)       -0.019    -0.303    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_11
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.800ns (59.528%)  route 1.224ns (40.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.329ns = ( 0.796 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.888ns
    Clock Pessimism Removal (CPR):    -0.843ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.629    -2.888    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y6          RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.800    -1.088 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[1]
                         net (fo=1, routed)           1.224     0.135    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.330     0.796    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.843    -0.047    
                         clock uncertainty           -0.057    -0.105    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    -0.521    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 1.800ns (59.587%)  route 1.221ns (40.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.329ns = ( 0.796 - 3.125 ) 
    Source Clock Delay      (SCD):    -2.888ns
    Clock Pessimism Removal (CPR):    -0.843ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.629    -2.888    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y6          RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.800    -1.088 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romrect/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[4]
                         net (fo=1, routed)           1.221     0.132    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[4]
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.330     0.796    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X5Y22         RAMB18E1                                     r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.843    -0.047    
                         clock uncertainty           -0.057    -0.105    
    RAMB18_X5Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416    -0.521    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.223ns (7.006%)  route 2.960ns (92.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.518ns = ( 0.607 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.100ns
    Clock Pessimism Removal (CPR):    -0.858ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.417    -3.100    MODEL_GEN/U0/model_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X69Y91         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.223    -2.877 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=7, routed)           2.960     0.083    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/A[0]
    DSP48_X4Y69          DSP48E1                                      r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.141     0.607    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X4Y69          DSP48E1                                      r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism             -0.858    -0.251    
                         clock uncertainty           -0.057    -0.308    
    DSP48_X4Y69          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261    -0.569    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                 -0.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.746%)  route 0.188ns (65.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.551    -1.073    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y112        FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.973 r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1_srlopt/Q
                         net (fo=7, routed)           0.188    -0.785    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[3]
    RAMB36_X4Y22         RAMB36E1                                     r  MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.780    -1.183    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X4Y22         RAMB36E1                                     r  MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.152    -1.031    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.848    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.785    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/addsub7/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.992%)  route 0.138ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.204ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.610    -1.014    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/addsub7/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X67Y99         FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/addsub7/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.914 r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/addsub7/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=1, routed)           0.138    -0.776    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[26]
    SLICE_X66Y100        FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.759    -1.204    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X66Y100        FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2/C
                         clock pessimism              0.331    -0.873    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.032    -0.841    MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[26].fde_used.u2
  -------------------------------------------------------------------
                         required time                          0.841    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1_srlopt/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.234%)  route 0.192ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.183ns
    Source Clock Delay      (SCD):    -1.073ns
    Clock Pessimism Removal (CPR):    -0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.551    -1.073    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X95Y112        FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1_srlopt/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y112        FDRE (Prop_fdre_C_Q)         0.100    -0.973 r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1_srlopt/Q
                         net (fo=7, routed)           0.192    -0.781    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[5]
    RAMB36_X4Y22         RAMB36E1                                     r  MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.780    -1.183    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X4Y22         RAMB36E1                                     r  MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0/CLKARDCLK
                         clock pessimism              0.152    -1.031    
    RAMB36_X4Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.848    MODEL_GEN/U0/model_struct/llc_solver/rom_w/w_row1_5/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_0
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.781    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.177ns (42.407%)  route 0.240ns (57.593%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.058ns
    Source Clock Delay      (SCD):    -1.015ns
    Clock Pessimism Removal (CPR):    -0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.609    -1.015    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y60         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.100    -0.915 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=1, routed)           0.240    -0.675    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[9]
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.028    -0.647 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.647    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.598 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.598    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X59Y47         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.905    -1.058    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y47         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.311    -0.747    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.071    -0.676    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.177ns (42.407%)  route 0.240ns (57.593%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.610    -1.014    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y58         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.100    -0.914 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.240    -0.674    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[1]
    SLICE_X59Y45         LUT2 (Prop_lut2_I0_O)        0.028    -0.646 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.646    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.597 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.597    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X59Y45         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.904    -1.059    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y45         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.311    -0.748    
    SLICE_X59Y45         FDRE (Hold_fdre_C_D)         0.071    -0.677    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.177ns (42.407%)  route 0.240ns (57.593%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.059ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.610    -1.014    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y59         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.100    -0.914 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub1/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.240    -0.674    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[5]
    SLICE_X59Y46         LUT2 (Prop_lut2_I0_O)        0.028    -0.646 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.646    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.597 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.597    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X59Y46         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.904    -1.059    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y46         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.311    -0.748    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.071    -0.677    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/addsub5/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1_srlopt_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -1.014ns
    Clock Pessimism Removal (CPR):    -0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.610    -1.014    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X107Y83        FDRE                                         r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1_srlopt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.100    -0.914 r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1_srlopt_2/Q
                         net (fo=1, routed)           0.096    -0.818    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/srlopt_n_19
    SLICE_X106Y83        SRL16E                                       r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.829    -1.134    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X106Y83        SRL16E                                       r  MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
                         clock pessimism              0.131    -1.003    
    SLICE_X106Y83        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.901    MODEL_GEN/U0/model_struct/llc_solver/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.195ns (46.483%)  route 0.225ns (53.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.013ns
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    -0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.657    -0.967    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/CLK
    SLICE_X20Y52         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         FDRE (Prop_fdre_C_Q)         0.118    -0.849 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[9]/Q
                         net (fo=2, routed)           0.225    -0.624    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X21Y46         LUT2 (Prop_lut2_I1_O)        0.028    -0.596 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.596    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux_i_1_n_0
    SLICE_X21Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049    -0.547 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.547    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X21Y46         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.950    -1.013    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X21Y46         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.311    -0.702    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.071    -0.631    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/addsub3/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.100ns (43.629%)  route 0.129ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -1.011ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.613    -1.011    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/CLK
    SLICE_X53Y86         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.911 r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.129    -0.782    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/bdel_temp[1,1][5]
    DSP48_X3Y35          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.893    -1.070    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X3Y35          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.132    -0.938    
    DSP48_X3Y35          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                      0.070    -0.868    MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.788%)  route 0.145ns (59.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.012ns
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.655    -0.969    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/CLK
    SLICE_X99Y30         FDRE                                         r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_fdre_C_Q)         0.100    -0.869 r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay/d1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.145    -0.724    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/bdel_temp[1,1][3]
    DSP48_X4Y13          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.951    -1.012    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X4Y13          DSP48E1                                      r  MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.131    -0.881    
    DSP48_X4Y13          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                      0.070    -0.811    MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X0Y49      MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y64      MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X4Y3       MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y51      MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y25      MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X1Y3       MODEL_GEN/U0/model_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X4Y64      MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit/subsystem1/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X6Y51      MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X1Y11      MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         3.125       0.353      DSP48_X2Y41      MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X86Y82     MODEL_GEN/U0/model_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X86Y30     MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X10Y30     MODEL_GEN/U0/model_struct/dmm_norton_ibc/dmm_ibc/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X10Y30     MODEL_GEN/U0/model_struct/dmm_norton_llc/dmm_llc/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X114Y127   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X114Y127   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X114Y127   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X114Y127   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X114Y127   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y75    MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[48].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y75    MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[49].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y115   MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y75    MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[50].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y75    MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[51].srlc32_used.u1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X122Y75    MODEL_GEN/U0/model_struct/linksolver/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[52].srlc32_used.u1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   CLOCK_GEN/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  CLOCK_GEN/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      999.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.306ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.685ns  (logic 0.223ns (32.554%)  route 0.462ns (67.446%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.462     0.685    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X57Y80         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.009   999.991    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                999.306    

Slack (MET) :             999.314ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.677ns  (logic 0.223ns (32.920%)  route 0.454ns (67.080%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.454     0.677    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X57Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.009   999.991    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                999.314    

Slack (MET) :             999.341ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.057%)  route 0.362ns (63.943%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.093   999.907    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                999.341    

Slack (MET) :             999.364ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.659ns  (logic 0.259ns (39.330%)  route 0.400ns (60.670%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.400     0.659    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X58Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)        0.022  1000.022    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.022    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                999.364    

Slack (MET) :             999.367ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.751%)  route 0.401ns (64.249%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.401     0.624    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y77         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.009   999.991    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                999.367    

Slack (MET) :             999.392ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.217%)  route 0.376ns (62.783%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.376     0.599    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X57Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.009   999.991    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                999.392    

Slack (MET) :             999.433ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.738%)  route 0.273ns (57.262%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.273     0.477    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y77         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y77         FDRE (Setup_fdre_C_D)       -0.090   999.910    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                999.433    

Slack (MET) :             999.495ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.415ns  (logic 0.204ns (49.107%)  route 0.211ns (50.893%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.211     0.415    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X57Y80         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.090   999.910    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                999.495    

Slack (MET) :             999.545ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.395ns  (logic 0.204ns (51.682%)  route 0.191ns (48.318%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.191     0.395    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X58Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X58Y78         FDRE (Setup_fdre_C_D)       -0.060   999.940    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.940    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                999.545    

Slack (MET) :             999.582ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.409ns  (logic 0.223ns (54.537%)  route 0.186ns (45.463%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE                         0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.186     0.409    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.009   999.991    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                999.582    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.956%)  route 0.702ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.739 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.702    -2.148    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y76         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.273     0.739    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y76         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.747    -0.008    
                         clock uncertainty           -0.057    -0.065    
    SLICE_X62Y76         FDPE (Recov_fdpe_C_PRE)     -0.187    -0.252    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.956%)  route 0.702ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.739 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.702    -2.148    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.273     0.739    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.747    -0.008    
                         clock uncertainty           -0.057    -0.065    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.187    -0.252    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.956%)  route 0.702ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.739 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.702    -2.148    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.273     0.739    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.747    -0.008    
                         clock uncertainty           -0.057    -0.065    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.187    -0.252    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.956%)  route 0.702ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.739 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.702    -2.148    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.273     0.739    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.747    -0.008    
                         clock uncertainty           -0.057    -0.065    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.154    -0.219    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.956%)  route 0.702ns (73.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.386ns = ( 0.739 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.702    -2.148    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.273     0.739    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.747    -0.008    
                         clock uncertainty           -0.057    -0.065    
    SLICE_X62Y76         FDCE (Recov_fdce_C_CLR)     -0.154    -0.219    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.259ns (30.150%)  route 0.600ns (69.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.384ns = ( 0.741 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.747ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.600    -2.250    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y78         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.275     0.741    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y78         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.747    -0.006    
                         clock uncertainty           -0.057    -0.063    
    SLICE_X61Y78         FDCE (Recov_fdce_C_CLR)     -0.212    -0.275    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.275    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.259ns (34.331%)  route 0.495ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.740 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.495    -2.355    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.274     0.740    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.770    -0.030    
                         clock uncertainty           -0.057    -0.087    
    SLICE_X59Y76         FDCE (Recov_fdce_C_CLR)     -0.212    -0.299    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.259ns (34.331%)  route 0.495ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.740 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.495    -2.355    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.274     0.740    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.770    -0.030    
                         clock uncertainty           -0.057    -0.087    
    SLICE_X59Y76         FDCE (Recov_fdce_C_CLR)     -0.212    -0.299    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.259ns (34.331%)  route 0.495ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.740 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.495    -2.355    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.274     0.740    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism             -0.770    -0.030    
                         clock uncertainty           -0.057    -0.087    
    SLICE_X59Y76         FDCE (Recov_fdce_C_CLR)     -0.212    -0.299    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clk_wiz_0 rise@3.125ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.259ns (34.331%)  route 0.495ns (65.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.385ns = ( 0.740 - 3.125 ) 
    Source Clock Delay      (SCD):    -3.109ns
    Clock Pessimism Removal (CPR):    -0.770ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           1.081     1.081    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.639    -6.558 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.948    -4.610    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.517 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.408    -3.109    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.259    -2.850 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.495    -2.355    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X59Y76         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      3.125     3.125 r  
    H9                   IBUFDS                       0.000     3.125 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.986     4.111    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.516    -2.405 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.788    -0.617    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -0.534 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       1.274     0.740    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y76         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.770    -0.030    
                         clock uncertainty           -0.057    -0.087    
    SLICE_X59Y76         FDCE (Recov_fdce_C_CLR)     -0.212    -0.299    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  2.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y78         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.132    -1.012    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.090    -1.102    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y78         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.132    -1.012    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.090    -1.102    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y78         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.132    -1.012    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.090    -1.102    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y78         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.132    -1.012    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.090    -1.102    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y78         FDPE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.132    -1.012    
    SLICE_X62Y78         FDPE (Remov_fdpe_C_PRE)     -0.090    -1.102    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y78         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y78         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.132    -1.012    
    SLICE_X63Y78         FDCE (Remov_fdce_C_CLR)     -0.107    -1.119    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y78         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y78         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.132    -1.012    
    SLICE_X63Y78         FDCE (Remov_fdce_C_CLR)     -0.107    -1.119    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.752%)  route 0.104ns (53.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.104    -0.830    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X63Y78         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.819    -1.144    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y78         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.132    -1.012    
    SLICE_X63Y78         FDCE (Remov_fdce_C_CLR)     -0.107    -1.119    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          1.119    
                         arrival time                          -0.830    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.061%)  route 0.148ns (61.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.025ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.599    -1.025    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X63Y77         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDPE (Prop_fdpe_C_Q)         0.091    -0.934 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.786    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X61Y77         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.818    -1.145    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y77         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.132    -1.013    
    SLICE_X61Y77         FDCE (Remov_fdce_C_CLR)     -0.107    -1.120    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          1.120    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (41.922%)  route 0.163ns (58.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.145ns
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.503     0.503    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -2.619 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.969    -1.650    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.624 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.600    -1.024    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y78         FDPE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDPE (Prop_fdpe_C_Q)         0.118    -0.906 f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.163    -0.743    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y77         FDCE                                         f  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H9                   IBUFDS                       0.000     0.000 r  IBUFDS_clk/O
                         net (fo=1, routed)           0.553     0.553    CLOCK_GEN/inst/clk_in1
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.590    -3.037 r  CLOCK_GEN/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.044    -1.993    CLOCK_GEN/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.963 r  CLOCK_GEN/inst/clkout1_buf/O
                         net (fo=10729, routed)       0.818    -1.145    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y77         FDCE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.132    -1.013    
    SLICE_X60Y77         FDCE (Remov_fdce_C_CLR)     -0.069    -1.082    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.082    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.347ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.664ns  (logic 0.204ns (30.717%)  route 0.460ns (69.283%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.460     0.664    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y79         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X57Y79         FDRE (Setup_fdre_C_D)       -0.114     3.011    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.011    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.728ns  (logic 0.223ns (30.612%)  route 0.505ns (69.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.505     0.728    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X54Y80         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.022     3.147    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.147    
                         arrival time                          -0.728    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.668ns  (logic 0.259ns (38.765%)  route 0.409ns (61.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.409     0.668    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X56Y78         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.009     3.116    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          3.116    
                         arrival time                          -0.668    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.526ns  (logic 0.236ns (44.905%)  route 0.290ns (55.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.290     0.526    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y77         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.091     3.034    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.034    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.390%)  route 0.308ns (56.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.308     0.544    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y79         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)       -0.064     3.061    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.574ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.648%)  route 0.286ns (58.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.490    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X54Y76         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)       -0.061     3.064    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.064    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  2.574    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.526ns  (logic 0.259ns (49.264%)  route 0.267ns (50.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.267     0.526    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X57Y77         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.009     3.116    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.116    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.520ns  (logic 0.223ns (42.847%)  route 0.297ns (57.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.297     0.520    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X56Y80         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X56Y80         FDRE (Setup_fdre_C_D)       -0.009     3.116    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          3.116    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.678%)  route 0.276ns (55.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.276     0.499    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X59Y79         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X59Y79         FDRE (Setup_fdre_C_D)       -0.009     3.116    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.116    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (MaxDelay Path 3.125ns)
  Data Path Delay:        0.424ns  (logic 0.223ns (52.550%)  route 0.201ns (47.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.125ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76                                      0.000     0.000 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.201     0.424    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X54Y76         FDRE                                         r  SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.125     3.125    
    SLICE_X54Y76         FDRE (Setup_fdre_C_D)        0.021     3.146    SYNC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.146    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                  2.722    





