<def f='linux-5.3.1/include/linux/clk-provider.h' l='445' ll='453'/>
<size>56</size>
<doc f='linux-5.3.1/include/linux/clk-provider.h' l='405'>/**
 * struct clk_divider - adjustable divider clock
 *
 * @hw:		handle between common and hardware-specific interfaces
 * @reg:	register containing the divider
 * @shift:	shift to the divider bit field
 * @width:	width of the divider bit field
 * @table:	array of value/divider pairs, last entry should have div = 0
 * @lock:	register lock
 *
 * Clock with an adjustable divider affecting its output frequency.  Implements
 * .recalc_rate, .set_rate and .round_rate
 *
 * Flags:
 * CLK_DIVIDER_ONE_BASED - by default the divisor is the value read from the
 *	register plus one.  If CLK_DIVIDER_ONE_BASED is set then the divider is
 *	the raw value read from the register, with the value of zero considered
 *	invalid, unless CLK_DIVIDER_ALLOW_ZERO is set.
 * CLK_DIVIDER_POWER_OF_TWO - clock divisor is 2 raised to the value read from
 *	the hardware register
 * CLK_DIVIDER_ALLOW_ZERO - Allow zero divisors.  For dividers which have
 *	CLK_DIVIDER_ONE_BASED set, it is possible to end up with a zero divisor.
 *	Some hardware implementations gracefully handle this case and allow a
 *	zero divisor by not modifying their input clock
 *	(divide by one / bypass).
 * CLK_DIVIDER_HIWORD_MASK - The divider settings are only in lower 16-bit
 *	of this register, and mask of divider bits are in higher 16-bit of this
 *	register.  While setting the divider bits, higher 16-bit should also be
 *	updated to indicate changing divider bits.
 * CLK_DIVIDER_ROUND_CLOSEST - Makes the best calculated divider to be rounded
 *	to the closest integer instead of the up one.
 * CLK_DIVIDER_READ_ONLY - The divider settings are preconfigured and should
 *	not be changed by the clock framework.
 * CLK_DIVIDER_MAX_AT_ZERO - For dividers which are like CLK_DIVIDER_ONE_BASED
 *	except when the value read from the register is zero, the divisor is
 *	2^width of the field.
 * CLK_DIVIDER_BIG_ENDIAN - By default little endian register accesses are used
 *	for the divider register.  Setting this flag makes the register accesses
 *	big endian.
 */</doc>
<mbr r='clk_divider::hw' o='0' t='struct clk_hw'/>
<mbr r='clk_divider::reg' o='192' t='void *'/>
<mbr r='clk_divider::shift' o='256' t='u8'/>
<mbr r='clk_divider::width' o='264' t='u8'/>
<mbr r='clk_divider::flags' o='272' t='u8'/>
<mbr r='clk_divider::table' o='320' t='const struct clk_div_table *'/>
<mbr r='clk_divider::lock' o='384' t='spinlock_t *'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='28' c='clk_div_readl'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='36' c='clk_div_writel'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='151' c='clk_divider_recalc_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='151' macro='1' c='clk_divider_recalc_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='151' macro='1' c='clk_divider_recalc_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='151' macro='1' c='clk_divider_recalc_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='383' c='clk_divider_round_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='383' macro='1' c='clk_divider_round_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='383' macro='1' c='clk_divider_round_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='383' macro='1' c='clk_divider_round_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='421' c='clk_divider_set_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='421' macro='1' c='clk_divider_set_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='421' macro='1' c='clk_divider_set_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='421' macro='1' c='clk_divider_set_rate'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='472' c='_register_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='624' c='clk_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='631' macro='1' c='clk_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='631' macro='1' c='clk_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='631' macro='1' c='clk_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='644' c='clk_hw_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='646' macro='1' c='clk_hw_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='646' macro='1' c='clk_hw_unregister_divider'/>
<use f='linux-5.3.1/drivers/clk/clk-divider.c' l='646' macro='1' c='clk_hw_unregister_divider'/>
<size>56</size>
