$date
	Tue Dec 14 09:13:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 5 ! count [4:0] $end
$var reg 1 " clk $end
$var reg 1 # mode $end
$var reg 1 $ preset $end
$var reg 1 % reset $end
$scope module D1 $end
$var wire 1 " clk $end
$var wire 1 # mode $end
$var wire 1 $ preset $end
$var wire 1 % reset $end
$var reg 5 & count [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
1%
x$
x#
0"
bx !
$end
#1
0%
1"
#2
0"
#3
b11111 !
b11111 &
1"
0#
1$
#4
0"
0$
#5
b11110 !
b11110 &
1"
#6
0"
#7
b11101 !
b11101 &
1"
#8
0"
#9
b11100 !
b11100 &
1"
#10
0"
#11
b11011 !
b11011 &
1"
#12
0"
#13
b11010 !
b11010 &
1"
#14
0"
#15
b11001 !
b11001 &
1"
#16
0"
#17
b11000 !
b11000 &
1"
#18
0"
#19
b10111 !
b10111 &
1"
#20
0"
#21
b10110 !
b10110 &
1"
#22
0"
#23
b10101 !
b10101 &
1"
#24
0"
#25
b10100 !
b10100 &
1"
#26
0"
#27
b10011 !
b10011 &
1"
#28
0"
#29
b10010 !
b10010 &
1"
#30
0"
#31
b10001 !
b10001 &
1"
#32
0"
#33
b10000 !
b10000 &
1"
#34
0"
#35
b1111 !
b1111 &
1"
#36
0"
#37
b1110 !
b1110 &
1"
#38
0"
#39
b1101 !
b1101 &
1"
#40
0"
#41
b1100 !
b1100 &
1"
#42
0"
#43
b1011 !
b1011 &
1"
#44
0"
1#
#45
b1100 !
b1100 &
1"
#46
0"
#47
b1101 !
b1101 &
1"
#48
0"
#49
b1110 !
b1110 &
1"
#50
0"
#51
b1111 !
b1111 &
1"
#52
0"
#53
b10000 !
b10000 &
1"
#54
0"
#55
b10001 !
b10001 &
1"
#56
0"
#57
b10010 !
b10010 &
1"
#58
0"
#59
b10011 !
b10011 &
1"
#60
0"
#61
b10100 !
b10100 &
1"
#62
0"
#63
b10101 !
b10101 &
1"
#64
0"
#65
b10110 !
b10110 &
1"
#66
0"
#67
b10111 !
b10111 &
1"
#68
0"
#69
b11000 !
b11000 &
1"
#70
0"
#71
b11001 !
b11001 &
1"
#72
0"
#73
b11010 !
b11010 &
1"
#74
0"
#75
b11011 !
b11011 &
1"
#76
0"
#77
b11100 !
b11100 &
1"
#78
0"
#79
b11101 !
b11101 &
1"
#80
0"
#81
b11110 !
b11110 &
1"
#82
0"
#83
b11111 !
b11111 &
1"
#84
0"
#85
b0 !
b0 &
1"
#86
0"
#87
b1 !
b1 &
1"
#88
0"
#89
b10 !
b10 &
1"
#90
0"
#91
b11 !
b11 &
1"
#92
0"
#93
b100 !
b100 &
1"
#94
0"
