
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/ngoduc/test_adder16/adder16.v
Parsing SystemVerilog input from `/home/ngoduc/test_adder16/adder16.v' to AST representation.
Storing AST representation for module `$abstract\adder16'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\adder16'.
Generating RTLIL representation for module `\adder16'.

4.1. Analyzing design hierarchy..
Top module:  \adder16

4.2. Analyzing design hierarchy..
Top module:  \adder16
Removing unused module `$abstract\adder16'.
Removed 1 unused modules.
Renaming module adder16 to adder16.

5. Generating Graphviz representation of design.
Writing dot description to `/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/hierarchy.dot'.
Dumping module adder16 to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \adder16

7.2. Analyzing design hierarchy..
Top module:  \adder16
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ngoduc/test_adder16/adder16.v:22$2 in module adder16.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.
     1/2: $0\carry[0:0]
     2/2: $0\sum[15:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\adder16.\sum' using process `\adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.
  created $adff cell `$procdff$12' with positive edge clock and positive level reset.
Creating register for signal `\adder16.\carry' using process `\adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.
  created $adff cell `$procdff$17' with positive edge clock and positive level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.
Removing empty process `adder16.$proc$/home/ngoduc/test_adder16/adder16.v:22$2'.
Cleaned up 1 empty switch.

19. Executing CHECK pass (checking for obvious problems).
Checking module adder16...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.
<suppressed ~4 debug messages>

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
Removed 3 unused cells and 10 unused wires.
<suppressed ~4 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

32. Executing FSM pass (extract and optimize FSM).

32.1. Executing FSM_DETECT pass (finding FSMs in design).

32.2. Executing FSM_EXTRACT pass (extracting FSM from design).

32.3. Executing FSM_OPT pass (simple optimizations of FSMs).

32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

32.5. Executing FSM_OPT pass (simple optimizations of FSMs).

32.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

32.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

32.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

33. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

38. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$17 ($adff) from module adder16 (D = \add_result [16], Q = \carry).
Adding EN signal on $procdff$12 ($adff) from module adder16 (D = \add_result [15:0], Q = \sum).

39. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

41. Rerunning OPT passes. (Maybe there is more to do…)

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

48. Executing WREDUCE pass (reducing word size of cells).

49. Executing PEEPOPT pass (run peephole optimizers).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

51. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module adder16:
  creating $macc model for $add$/home/ngoduc/test_adder16/adder16.v:19$1 ($add).
  creating $alu model for $macc $add$/home/ngoduc/test_adder16/adder16.v:19$1.
  creating $alu cell for $add$/home/ngoduc/test_adder16/adder16.v:19$1: $auto$alumacc.cc:485:replace_alu$20
  created 1 $alu and 0 $macc cells.

52. Executing SHARE pass (SAT-based resource sharing).

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

61. Executing MEMORY pass.

61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

67. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

73. Executing OPT_SHARE pass.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

77. Executing TECHMAP pass (map to technology primitives).

77.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

77.2. Continuing TECHMAP pass.
Using template $paramod$081ba1a4a7201ecdb44563d3c3bd7013d1ebf4eb\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~292 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.
<suppressed ~27 debug messages>

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

80. Executing OPT_DFF pass (perform DFF optimizations).

81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
Removed 16 unused cells and 26 unused wires.
<suppressed ~17 debug messages>

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

84. Executing OPT_DFF pass (perform DFF optimizations).

85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

86. Executing ABC pass (technology mapping using ABC).

86.1. Extracting gate netlist of module `\adder16' to `<abc-temp-dir>/input.blif'..
Extracted 110 gates and 142 wires to a netlist network with 32 inputs and 17 outputs.

86.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

86.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               XOR cells:       13
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOR cells:       15
ABC RESULTS:            ANDNOT cells:       21
ABC RESULTS:                OR cells:       25
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       17
Removing temp directory.

87. Executing OPT pass (performing simple optimizations).

87.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

87.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

87.3. Executing OPT_DFF pass (perform DFF optimizations).

87.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
Removed 0 unused cells and 100 unused wires.
<suppressed ~1 debug messages>

87.5. Finished fast OPT passes.

88. Executing HIERARCHY pass (managing design hierarchy).

88.1. Analyzing design hierarchy..
Top module:  \adder16

88.2. Analyzing design hierarchy..
Top module:  \adder16
Removed 0 unused modules.

89. Executing CHECK pass (checking for obvious problems).
Checking module adder16...
Found and reported 0 problems.

90. Printing statistics.

=== adder16 ===

   Number of wires:                101
   Number of wire bits:            162
   Number of public wires:           8
   Number of public wire bits:      69
   Number of ports:                  7
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $_ANDNOT_                      21
     $_AND_                          8
     $_DFFE_PN0P_                   17
     $_NAND_                         8
     $_NOR_                         15
     $_ORNOT_                        2
     $_OR_                          25
     $_XNOR_                        18
     $_XOR_                         13

91. Generating Graphviz representation of design.
Writing dot description to `/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module adder16 to page 1.

92. Executing OPT pass (performing simple optimizations).

92.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

92.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

92.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \adder16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

92.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \adder16.
Performed a total of 0 changes.

92.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\adder16'.
Removed a total of 0 cells.

92.6. Executing OPT_DFF pass (perform DFF optimizations).

92.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..

92.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module adder16.

92.9. Finished OPT passes. (There is nothing left to do.)

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/tmp/4d0a11b58ba04ffcacbb67aa3c95362b.lib ",
   "modules": {
      "\\adder16": {
         "num_wires":         101,
         "num_wire_bits":     162,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 69,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         127,
         "num_cells_by_type": {
            "$_ANDNOT_": 21,
            "$_AND_": 8,
            "$_DFFE_PN0P_": 17,
            "$_NAND_": 8,
            "$_NOR_": 15,
            "$_ORNOT_": 2,
            "$_OR_": 25,
            "$_XNOR_": 18,
            "$_XOR_": 13
         }
      }
   },
      "design": {
         "num_wires":         101,
         "num_wire_bits":     162,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 69,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         127,
         "num_cells_by_type": {
            "$_ANDNOT_": 21,
            "$_AND_": 8,
            "$_DFFE_PN0P_": 17,
            "$_NAND_": 8,
            "$_NOR_": 15,
            "$_ORNOT_": 2,
            "$_OR_": 25,
            "$_XNOR_": 18,
            "$_XOR_": 13
         }
      }
}

94. Printing statistics.

=== adder16 ===

   Number of wires:                101
   Number of wire bits:            162
   Number of public wires:           8
   Number of public wire bits:      69
   Number of ports:                  7
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                127
     $_ANDNOT_                      21
     $_AND_                          8
     $_DFFE_PN0P_                   17
     $_NAND_                         8
     $_NOR_                         15
     $_ORNOT_                        2
     $_OR_                          25
     $_XNOR_                        18
     $_XOR_                         13

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFFE_PN0P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

95. Executing TECHMAP pass (map to technology primitives).

95.1. Executing Verilog-2005 frontend: /home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

96. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

97. Executing TECHMAP pass (map to technology primitives).

97.1. Executing Verilog-2005 frontend: /home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/ngoduc/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

98. Executing SIMPLEMAP pass (map simple cells to gate primitives).

99. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

99.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\adder16':
  mapped 17 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/tmp/4d0a11b58ba04ffcacbb67aa3c95362b.lib ",
   "modules": {
      "\\adder16": {
         "num_wires":         118,
         "num_wire_bits":     179,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 69,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         144,
         "area":              446.678400,
         "num_cells_by_type": {
            "$_ANDNOT_": 21,
            "$_AND_": 8,
            "$_MUX_": 17,
            "$_NAND_": 8,
            "$_NOR_": 15,
            "$_ORNOT_": 2,
            "$_OR_": 25,
            "$_XNOR_": 18,
            "$_XOR_": 13,
            "sky130_fd_sc_hd__dfrtp_2": 17
         }
      }
   },
      "design": {
         "num_wires":         118,
         "num_wire_bits":     179,
         "num_pub_wires":     8,
         "num_pub_wire_bits": 69,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         144,
         "area":              446.678400,
         "num_cells_by_type": {
            "$_ANDNOT_": 21,
            "$_AND_": 8,
            "$_MUX_": 17,
            "$_NAND_": 8,
            "$_NOR_": 15,
            "$_ORNOT_": 2,
            "$_OR_": 25,
            "$_XNOR_": 18,
            "$_XOR_": 13,
            "sky130_fd_sc_hd__dfrtp_2": 17
         }
      }
}

100. Printing statistics.

=== adder16 ===

   Number of wires:                118
   Number of wire bits:            179
   Number of public wires:           8
   Number of public wire bits:      69
   Number of ports:                  7
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     $_ANDNOT_                      21
     $_AND_                          8
     $_MUX_                         17
     $_NAND_                         8
     $_NOR_                         15
     $_ORNOT_                        2
     $_OR_                          25
     $_XNOR_                        18
     $_XOR_                         13
     sky130_fd_sc_hd__dfrtp_2       17

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\adder16': 446.678400
     of which used for sequential elements: 446.678400 (100.00%)

[INFO] Using generated ABC script '/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/AREA_0.abc'…

101. Executing ABC pass (technology mapping using ABC).

101.1. Extracting gate netlist of module `\adder16' to `/tmp/yosys-abc-hXmTLQ/input.blif'..
Extracted 127 gates and 177 wires to a netlist network with 50 inputs and 17 outputs.

101.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-hXmTLQ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-hXmTLQ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-hXmTLQ/input.blif 
ABC: + read_lib -w /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/tmp/4d0a11b58ba04ffcacbb67aa3c95362b.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/tmp/4d0a11b58ba04ffcacbb67aa3c95362b.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    112 (  1.8 %)   Cap =  9.6 ff (  4.0 %)   Area =      998.46 ( 86.6 %)   Delay =  2956.91 ps  ( 11.6 %)               
ABC: Path  0 --      13 : 0    2 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  13.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      94 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df = 226.2  -79.2 ps  S = 251.3 ps  Cin =  8.5 ff  Cout =  15.9 ff  Cmax = 121.8 ff  G =  179  
ABC: Path  2 --      95 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df = 435.7  -47.7 ps  S =  58.5 ps  Cin =  1.5 ff  Cout =   4.1 ff  Cmax = 299.4 ff  G =  267  
ABC: Path  3 --     102 : 3    1 sky130_fd_sc_hd__or3_2    A =   7.51  Df = 897.8 -412.8 ps  S =  72.8 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 310.4 ff  G =  149  
ABC: Path  4 --     103 : 5    2 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =1257.5 -307.2 ps  S =  57.1 ps  Cin =  2.3 ff  Cout =   4.0 ff  Cmax = 298.5 ff  G =  171  
ABC: Path  5 --     122 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =1689.1 -604.1 ps  S =  75.5 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 324.1 ff  G =  282  
ABC: Path  6 --     126 : 3    4 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =1915.3 -677.1 ps  S =  79.6 ps  Cin =  2.0 ff  Cout =  12.3 ff  Cmax = 288.4 ff  G =  581  
ABC: Path  7 --     130 : 5    3 sky130_fd_sc_hd__a311o_2  A =  11.26  Df =2299.9 -865.2 ps  S =  72.5 ps  Cin =  2.3 ff  Cout =   9.6 ff  Cmax = 298.5 ff  G =  400  
ABC: Path  8 --     131 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =2527.2 -956.1 ps  S =  50.2 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  287  
ABC: Path  9 --     133 : 4    1 sky130_fd_sc_hd__a31oi_2  A =  12.51  Df =2956.9-1174.9 ps  S = 476.8 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 118.1 ff  G =  760  
ABC: Start-point = pi12 (\a [6]).  End-point = po0 ($auto$rtlil.cc:2739:MuxGate$472).
ABC: netlist                       : i/o =   50/   17  lat =    0  nd =   112  edge =    295  area =998.71  delay = 9.00  lev = 9
ABC: + write_blif /tmp/yosys-abc-hXmTLQ/output.blif 

101.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:        internal signals:      110
ABC RESULTS:           input signals:       50
ABC RESULTS:          output signals:       17
Removing temp directory.

102. Executing SETUNDEF pass (replace undef values with defined constants).

103. Executing HILOMAP pass (mapping to constant drivers).

104. Executing SPLITNETS pass (splitting up multi-bit signals).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \adder16..
Removed 0 unused cells and 177 unused wires.
<suppressed ~18 debug messages>

106. Executing INSBUF pass (insert buffer cells for connected wires).

107. Executing CHECK pass (checking for obvious problems).
Checking module adder16...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/ngoduc/test_adder16/runs/RUN_2025-11-28_20-54-11/tmp/4d0a11b58ba04ffcacbb67aa3c95362b.lib ",
   "modules": {
      "\\adder16": {
         "num_wires":         119,
         "num_wire_bits":     164,
         "num_pub_wires":     7,
         "num_pub_wire_bits": 52,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         129,
         "area":              1445.136000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 1,
            "sky130_fd_sc_hd__a21o_2": 5,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a311o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 5,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 17,
            "sky130_fd_sc_hd__inv_2": 2,
            "sky130_fd_sc_hd__mux2_1": 9,
            "sky130_fd_sc_hd__nand2_2": 23,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 10,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 1,
            "sky130_fd_sc_hd__o21ai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 2,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or3_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 6,
            "sky130_fd_sc_hd__xor2_2": 5
         }
      }
   },
      "design": {
         "num_wires":         119,
         "num_wire_bits":     164,
         "num_pub_wires":     7,
         "num_pub_wire_bits": 52,
         "num_ports":         7,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         129,
         "area":              1445.136000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 1,
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 1,
            "sky130_fd_sc_hd__a21o_2": 5,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 2,
            "sky130_fd_sc_hd__a311o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 5,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfrtp_2": 17,
            "sky130_fd_sc_hd__inv_2": 2,
            "sky130_fd_sc_hd__mux2_1": 9,
            "sky130_fd_sc_hd__nand2_2": 23,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 10,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o211ai_2": 1,
            "sky130_fd_sc_hd__o21a_2": 1,
            "sky130_fd_sc_hd__o21ai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 2,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or3_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 6,
            "sky130_fd_sc_hd__xor2_2": 5
         }
      }
}

108. Printing statistics.

=== adder16 ===

   Number of wires:                119
   Number of wire bits:            164
   Number of public wires:           7
   Number of public wire bits:      52
   Number of ports:                  7
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21o_2         5
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a22o_2         2
     sky130_fd_sc_hd__a2bb2o_2       2
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2         6
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__and2_2         5
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__dfrtp_2       17
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__mux2_1         9
     sky130_fd_sc_hd__nand2_2       23
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2        10
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or2_2         10
     sky130_fd_sc_hd__or3_2          2
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         5

   Chip area for module '\adder16': 1445.136000
     of which used for sequential elements: 446.678400 (30.91%)

109. Executing Verilog backend.
Dumping module `\adder16'.

110. Executing JSON backend.
