// Seed: 1143675927
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  always_comb @(negedge {id_1, 1});
  wire id_4;
  id_5(
      .id_0(1),
      .id_1(id_1),
      .id_2((id_3)),
      .id_3(1),
      .id_4(1'b0),
      .id_5(),
      .id_6(id_1),
      .id_7(1),
      .id_8(1)
  );
  wire id_6;
  assign id_6 = id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_11;
  assign id_7 = id_4;
  always @(*) begin
    $display(id_1);
  end
  initial begin
    for (id_11 = 1; id_11; id_6 = id_11) begin
      id_6 <= id_3;
    end
  end
  module_0(
      id_7, id_7
  );
endmodule
