+====================+====================+==================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                                                              |
+====================+====================+==================================================================================================================================================================+
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][275]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][274]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][255]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][273]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][257]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][266]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][270]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][268]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][267]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][271]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][254]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][263]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][258]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][265]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][259]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][252]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][262]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][269]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][261]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][260]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][253]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][217]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][216]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][219]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][220]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][218]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][234]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][246]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][235]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][249]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][230]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][251]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[18]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[22]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][250]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][243]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][239]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][245]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][229]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][247]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][242]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][228]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[23]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[21]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][238]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][244]_srl8_srlopt/D                                                                          |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][215]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][199]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][209]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][205]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][207]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][276]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][213]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][212]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][197]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][211]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][195]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][208]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][206]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][210]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][203]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][198]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][214]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][196]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][201]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][194]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][193]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][200]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][202]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][204]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/shifted_data_in_reg[7][192]_srl8/D                                                                                 |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | Video_Generator0/ila_color/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST                                                                                                   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST                                                                                                   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST                                                                                                    |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST                                                                                                   |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/ClockSerializer/SerializerMaster/RST                                                                                                                  |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST                                                                                                    |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST                                                                                                    |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | rgb2dvi/U0/ClockSerializer/SerializerSlave/RST                                                                                                                   |
+--------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
