# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_2.srcs/sources_1/new/encoder_BCD.vhd" \
"../../../../esercizio_2.srcs/sim_1/new/TB_encoder_BCD.vhd" \

# Do not sort compile order
nosort
