
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 95835 106555 )
trackPts:    12
defvias:     4
#components: 1196
#terminals:  55
#snets:      2
#nets:       391

reading guide ...

#guides:     2485
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 147

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 13198
mcon shape region query size = 11653
met1 shape region query size = 3049
via shape region query size = 320
met2 shape region query size = 186
via2 shape region query size = 320
met3 shape region query size = 179
via3 shape region query size = 320
met4 shape region query size = 103
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 479 pins
  complete 100 unique inst patterns
  complete 141 unique inst patterns
  complete 376 groups
Expt1 runtime (pin-level access point gen): 1.73458
Expt2 runtime (design-level access pattern gen): 0.295025
#scanned instances     = 1196
#unique  instances     = 147
#stdCellGenAp          = 3257
#stdCellValidPlanarAp  = 120
#stdCellValidViaAp     = 2132
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 15.88 (MB), peak = 16.00 (MB)

post process guides ...
GCELLGRID X 0 DO 15 STEP 6900 ;
GCELLGRID Y 0 DO 13 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 935
mcon guide region query size = 0
met1 guide region query size = 719
via guide region query size = 0
met2 guide region query size = 377
via2 guide region query size = 0
met3 guide region query size = 19
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1312 vertical wires in 1 frboxes and 738 horizontal wires in 1 frboxes.
Done with 157 vertical wires in 1 frboxes and 213 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.19 (MB), peak = 23.74 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 20.19 (MB), peak = 23.74 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 26.89 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 31.80 (MB)
    completing 30% with 10 violations
    elapsed time = 00:00:01, memory = 45.69 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:01, memory = 28.44 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:02, memory = 40.74 (MB)
    completing 60% with 38 violations
    elapsed time = 00:00:04, memory = 48.47 (MB)
  number of violations = 105
cpu time = 00:00:04, elapsed time = 00:00:04, memory = 385.41 (MB), peak = 385.58 (MB)
total wire length = 9043 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4702 um
total wire length on LAYER met2 = 4158 um
total wire length on LAYER met3 = 180 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2392
up-via summary (total 2392):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1208
           met2      21
           met3       0
           met4       0
-----------------------
                   2392


start 1st optimization iteration ...
    completing 10% with 105 violations
    elapsed time = 00:00:00, memory = 389.18 (MB)
    completing 20% with 105 violations
    elapsed time = 00:00:00, memory = 391.68 (MB)
    completing 30% with 105 violations
    elapsed time = 00:00:00, memory = 392.56 (MB)
    completing 40% with 105 violations
    elapsed time = 00:00:00, memory = 392.56 (MB)
    completing 50% with 102 violations
    elapsed time = 00:00:00, memory = 397.05 (MB)
    completing 60% with 102 violations
    elapsed time = 00:00:00, memory = 408.74 (MB)
    completing 70% with 95 violations
    elapsed time = 00:00:01, memory = 412.38 (MB)
    completing 80% with 95 violations
    elapsed time = 00:00:01, memory = 412.45 (MB)
    completing 90% with 77 violations
    elapsed time = 00:00:03, memory = 398.04 (MB)
    completing 100% with 49 violations
    elapsed time = 00:00:03, memory = 398.04 (MB)
  number of violations = 49
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 398.04 (MB), peak = 412.58 (MB)
total wire length = 8998 um
total wire length on LAYER li1 = 7 um
total wire length on LAYER met1 = 4680 um
total wire length on LAYER met2 = 4125 um
total wire length on LAYER met3 = 185 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2396
up-via summary (total 2396):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1212
           met2      21
           met3       0
           met4       0
-----------------------
                   2396


start 2nd optimization iteration ...
    completing 10% with 49 violations
    elapsed time = 00:00:00, memory = 398.04 (MB)
    completing 20% with 49 violations
    elapsed time = 00:00:00, memory = 399.06 (MB)
    completing 30% with 49 violations
    elapsed time = 00:00:00, memory = 399.12 (MB)
    completing 40% with 49 violations
    elapsed time = 00:00:00, memory = 408.92 (MB)
    completing 50% with 50 violations
    elapsed time = 00:00:00, memory = 398.74 (MB)
    completing 60% with 50 violations
    elapsed time = 00:00:00, memory = 403.74 (MB)
    completing 70% with 50 violations
    elapsed time = 00:00:00, memory = 412.08 (MB)
    completing 80% with 50 violations
    elapsed time = 00:00:02, memory = 425.75 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:03, memory = 427.89 (MB)
    completing 100% with 15 violations
    elapsed time = 00:00:03, memory = 402.03 (MB)
  number of violations = 15
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 402.03 (MB), peak = 434.69 (MB)
total wire length = 8961 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 4675 um
total wire length on LAYER met2 = 4107 um
total wire length on LAYER met3 = 176 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2397
up-via summary (total 2397):

-----------------------
 FR_MASTERSLICE       0
            li1    1163
           met1    1213
           met2      21
           met3       0
           met4       0
-----------------------
                   2397


start 3rd optimization iteration ...
    completing 10% with 15 violations
    elapsed time = 00:00:00, memory = 402.03 (MB)
    completing 20% with 15 violations
    elapsed time = 00:00:00, memory = 402.03 (MB)
    completing 30% with 14 violations
    elapsed time = 00:00:01, memory = 433.95 (MB)
    completing 40% with 9 violations
    elapsed time = 00:00:01, memory = 401.99 (MB)
    completing 50% with 9 violations
    elapsed time = 00:00:02, memory = 422.87 (MB)
    completing 60% with 9 violations
    elapsed time = 00:00:02, memory = 419.88 (MB)
  number of violations = 1
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 394.32 (MB), peak = 439.15 (MB)
total wire length = 8980 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4664 um
total wire length on LAYER met2 = 4080 um
total wire length on LAYER met3 = 233 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2398
up-via summary (total 2398):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1209
           met2      28
           met3       0
           met4       0
-----------------------
                   2398


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 395.35 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 395.48 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 395.48 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:00, memory = 395.48 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:00, memory = 395.48 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 399.09 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 399.25 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 400.02 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 400.17 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 386.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 386.95 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 395.19 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 395.39 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 396.82 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 396.82 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 405.06 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 405.17 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 405.17 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 406.71 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.97 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 408.60 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 408.66 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 408.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 412.27 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 412.45 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 412.96 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 400.41 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 400.45 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 400.45 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 400.45 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 402.33 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 402.33 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 402.33 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.36 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 402.36 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 402.44 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 402.44 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 402.44 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 402.44 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 402.44 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.70 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.70 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 402.70 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.70 (MB), peak = 439.15 (MB)
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402


complete detail routing
total wire length = 8981 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 4645 um
total wire length on LAYER met2 = 4082 um
total wire length on LAYER met3 = 251 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2402
up-via summary (total 2402):

-----------------------
 FR_MASTERSLICE       0
            li1    1161
           met1    1211
           met2      30
           met3       0
           met4       0
-----------------------
                   2402

cpu time = 00:00:21, elapsed time = 00:00:17, memory = 402.70 (MB), peak = 439.15 (MB)

post processing ...

Runtime taken (hrt): 20.7511
