# MSU_Projects

Portfolio repository for hardware/RTL/FPGA/verification projects.

## Highlights
- SystemVerilog / UVM / Assertions
- RTL design blocks (ALU, shifter, FIFO, arbiter, etc.)
- Simulation-first workflow + debug notes

## Status
Finding Computer Hardware Jobs
