 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: pwm                                 Date:  1- 9-2024,  1:26PM
Device Used: XC95144XL-5-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
20 /144 ( 14%) 78  /720  ( 11%) 40 /432 (  9%)   17 /144 ( 12%) 12 /81  ( 15%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          11/18       12/54       33/90       3/11
FB2           5/18       13/54       16/90       3/10
FB3           2/18       12/54       25/90       1/10
FB4           2/18        3/54        4/90       1/10
FB5           0/18        0/54        0/90       0/10
FB6           0/18        0/54        0/90       3/10
FB7           0/18        0/54        0/90       0/10
FB8           0/18        0/54        0/90       1/10
             -----       -----       -----      -----    
             20/144      40/432      78/720     12/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk_counter' mapped onto global clock net GCK1.
Signal 'lach' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Signal 'start' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    8           8    |  I/O              :     9      73
Output        :    1           1    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       4
GCK           :    2           2    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     12          12

** Power Data **

There are 20 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'pwm.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
out_pwm                       1     2     FB1_2   11   I/O     O       STD  FAST 

** 19 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
reg_pwm<1>                    2     2     FB1_9   STD  RESET
reg_pwm<0>                    2     2     FB1_10  STD  RESET
reg_count<7>                  3     8     FB1_11  STD  RESET
reg_count<5>                  3     8     FB1_12  STD  RESET
reg_count<4>                  3     7     FB1_13  STD  RESET
reg_count<3>                  3     6     FB1_14  STD  RESET
reg_count<2>                  3     5     FB1_15  STD  RESET
reg_count<0>                  3     8     FB1_16  STD  RESET
reg_count<1>                  4     8     FB1_17  STD  RESET
reg_count<6>                  6     8     FB1_18  STD  RESET
reg_pwm<6>                    2     2     FB2_14  STD  RESET
reg_pwm<5>                    2     2     FB2_15  STD  RESET
reg_pwm<4>                    2     2     FB2_16  STD  RESET
reg_pwm<3>                    2     2     FB2_17  STD  RESET
$OpTx$INV$11                  8     8     FB2_18  STD  
$OpTx$$OpTx$FX_DC$13_INV$183  1     2     FB3_1   STD  
pwm_out                       24    12    FB3_16  STD  RESET
reg_pwm<7>                    2     2     FB4_17  STD  RESET
reg_pwm<2>                    2     2     FB4_18  STD  RESET

** 11 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
number<2>                     FB1_6   14   I/O     I
clk_counter                   FB1_17  22~  GCK/I/O GCK
start                         FB2_2   99~  GSR/I/O GSR/I
number<0>                     FB2_14  8    I/O     I
number<3>                     FB2_15  9    I/O     I
lach                          FB3_2   23~  GCK/I/O GCK
number<1>                     FB4_9   92   I/O     I
number<5>                     FB6_8   78   I/O     I
number<6>                     FB6_11  80   I/O     I
number<4>                     FB6_17  86   I/O     I
number<7>                     FB8_17  73   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
out_pwm               1       0     0   4     FB1_2   11    I/O     O
(unused)              0       0     0   5     FB1_3   12    I/O     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   13    I/O     
(unused)              0       0     0   5     FB1_6   14    I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   15    I/O     
reg_pwm<1>            2       0     0   3     FB1_9   16    I/O     (b)
reg_pwm<0>            2       0     0   3     FB1_10        (b)     (b)
reg_count<7>          3       0     0   2     FB1_11  17    I/O     (b)
reg_count<5>          3       0     0   2     FB1_12  18    I/O     (b)
reg_count<4>          3       0     0   2     FB1_13        (b)     (b)
reg_count<3>          3       0     0   2     FB1_14  19    I/O     (b)
reg_count<2>          3       0     0   2     FB1_15  20    I/O     (b)
reg_count<0>          3       0     0   2     FB1_16        (b)     (b)
reg_count<1>          4       0   \/1   0     FB1_17  22    GCK/I/O GCK
reg_count<6>          6       1<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: number<0>          5: reg_count<1>       9: reg_count<5> 
  2: number<1>          6: reg_count<2>      10: reg_count<6> 
  3: pwm_out            7: reg_count<3>      11: reg_count<7> 
  4: reg_count<0>       8: reg_count<4>      12: start 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
out_pwm              ..X........X............................ 2
reg_pwm<1>           .X.........X............................ 2
reg_pwm<0>           X..........X............................ 2
reg_count<7>         ...XXXXXXXX............................. 8
reg_count<5>         ...XXXXXXXX............................. 8
reg_count<4>         ...XXXXX.XX............................. 7
reg_count<3>         ...XXXX..XX............................. 6
reg_count<2>         ...XXX...XX............................. 5
reg_count<0>         ...XXXXXXXX............................. 8
reg_count<1>         ...XXXXXXXX............................. 8
reg_count<6>         ...XXXXXXXX............................. 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               13/41
Number of signals used by logic mapping into function block:  13
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\1   4     FB2_1         (b)     (b)
(unused)              0       0     0   5     FB2_2   99    GSR/I/O GSR/I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   1     GTS/I/O 
(unused)              0       0     0   5     FB2_6   2     GTS/I/O 
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   3     GTS/I/O 
(unused)              0       0     0   5     FB2_9   4     GTS/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  6     I/O     
(unused)              0       0     0   5     FB2_12  7     I/O     
(unused)              0       0     0   5     FB2_13        (b)     
reg_pwm<6>            2       0     0   3     FB2_14  8     I/O     I
reg_pwm<5>            2       0     0   3     FB2_15  9     I/O     I
reg_pwm<4>            2       0     0   3     FB2_16        (b)     (b)
reg_pwm<3>            2       0   \/2   1     FB2_17  10    I/O     (b)
$OpTx$INV$11          8       3<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: number<3>          6: reg_count<1>      10: reg_pwm<1> 
  2: number<4>          7: reg_count<2>      11: reg_pwm<2> 
  3: number<5>          8: reg_count<4>      12: reg_pwm<4> 
  4: number<6>          9: reg_pwm<0>        13: start 
  5: reg_count<0>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
reg_pwm<6>           ...X........X........................... 2
reg_pwm<5>           ..X.........X........................... 2
reg_pwm<4>           .X..........X........................... 2
reg_pwm<3>           X...........X........................... 2
$OpTx$INV$11         ....XXXXXXXX............................ 8
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$$OpTx$FX_DC$13_INV$183
                      1       0     0   4     FB3_1         (b)     (b)
(unused)              0       0     0   5     FB3_2   23    GCK/I/O GCK
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   24    I/O     
(unused)              0       0     0   5     FB3_6   25    I/O     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   27    GCK/I/O 
(unused)              0       0     0   5     FB3_9   28    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  29    I/O     
(unused)              0       0     0   5     FB3_12  30    I/O     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0   \/4   1     FB3_14  32    I/O     (b)
(unused)              0       0   \/5   0     FB3_15  33    I/O     (b)
pwm_out              24      19<-   0   0     FB3_16        (b)     (b)
(unused)              0       0   /\5   0     FB3_17  34    I/O     (b)
(unused)              0       0   /\5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$13_INV$183   5: reg_count<5>       9: reg_pwm<4> 
  2: $OpTx$INV$11                   6: reg_count<6>      10: reg_pwm<5> 
  3: reg_count<3>                   7: reg_count<7>      11: reg_pwm<6> 
  4: reg_count<4>                   8: reg_pwm<3>        12: reg_pwm<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$$OpTx$FX_DC$13_INV$183 
                     ......X....X............................ 2
pwm_out              XXXXXXXXXXXX............................ 12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               3/51
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   87    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   89    I/O     
(unused)              0       0     0   5     FB4_6   90    I/O     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   91    I/O     
(unused)              0       0     0   5     FB4_9   92    I/O     I
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  93    I/O     
(unused)              0       0     0   5     FB4_12  94    I/O     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  95    I/O     
(unused)              0       0     0   5     FB4_15  96    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
reg_pwm<7>            2       0     0   3     FB4_17  97    I/O     (b)
reg_pwm<2>            2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: number<2>          2: number<7>          3: start 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
reg_pwm<7>           .XX..................................... 2
reg_pwm<2>           X.X..................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   35    I/O     
(unused)              0       0     0   5     FB5_3         (b)     
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   36    I/O     
(unused)              0       0     0   5     FB5_6   37    I/O     
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   39    I/O     
(unused)              0       0     0   5     FB5_9   40    I/O     
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  41    I/O     
(unused)              0       0     0   5     FB5_12  42    I/O     
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  43    I/O     
(unused)              0       0     0   5     FB5_15  46    I/O     
(unused)              0       0     0   5     FB5_16        (b)     
(unused)              0       0     0   5     FB5_17  49    I/O     
(unused)              0       0     0   5     FB5_18        (b)     
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   74    I/O     
(unused)              0       0     0   5     FB6_3         (b)     
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   76    I/O     
(unused)              0       0     0   5     FB6_6   77    I/O     
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   78    I/O     I
(unused)              0       0     0   5     FB6_9   79    I/O     
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  80    I/O     I
(unused)              0       0     0   5     FB6_12  81    I/O     
(unused)              0       0     0   5     FB6_13        (b)     
(unused)              0       0     0   5     FB6_14  82    I/O     
(unused)              0       0     0   5     FB6_15  85    I/O     
(unused)              0       0     0   5     FB6_16        (b)     
(unused)              0       0     0   5     FB6_17  86    I/O     I
(unused)              0       0     0   5     FB6_18        (b)     
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB7_1         (b)     
(unused)              0       0     0   5     FB7_2   50    I/O     
(unused)              0       0     0   5     FB7_3         (b)     
(unused)              0       0     0   5     FB7_4         (b)     
(unused)              0       0     0   5     FB7_5   52    I/O     
(unused)              0       0     0   5     FB7_6   53    I/O     
(unused)              0       0     0   5     FB7_7         (b)     
(unused)              0       0     0   5     FB7_8   54    I/O     
(unused)              0       0     0   5     FB7_9   55    I/O     
(unused)              0       0     0   5     FB7_10        (b)     
(unused)              0       0     0   5     FB7_11  56    I/O     
(unused)              0       0     0   5     FB7_12  58    I/O     
(unused)              0       0     0   5     FB7_13        (b)     
(unused)              0       0     0   5     FB7_14  59    I/O     
(unused)              0       0     0   5     FB7_15  60    I/O     
(unused)              0       0     0   5     FB7_16        (b)     
(unused)              0       0     0   5     FB7_17  61    I/O     
(unused)              0       0     0   5     FB7_18        (b)     
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB8_1         (b)     
(unused)              0       0     0   5     FB8_2   63    I/O     
(unused)              0       0     0   5     FB8_3         (b)     
(unused)              0       0     0   5     FB8_4         (b)     
(unused)              0       0     0   5     FB8_5   64    I/O     
(unused)              0       0     0   5     FB8_6   65    I/O     
(unused)              0       0     0   5     FB8_7         (b)     
(unused)              0       0     0   5     FB8_8   66    I/O     
(unused)              0       0     0   5     FB8_9   67    I/O     
(unused)              0       0     0   5     FB8_10        (b)     
(unused)              0       0     0   5     FB8_11  68    I/O     
(unused)              0       0     0   5     FB8_12  70    I/O     
(unused)              0       0     0   5     FB8_13        (b)     
(unused)              0       0     0   5     FB8_14  71    I/O     
(unused)              0       0     0   5     FB8_15  72    I/O     
(unused)              0       0     0   5     FB8_16        (b)     
(unused)              0       0     0   5     FB8_17  73    I/O     I
(unused)              0       0     0   5     FB8_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$13_INV$183 <= (NOT reg_count(7) AND reg_pwm(7));


$OpTx$INV$11 <= ((NOT reg_count(0) AND reg_pwm(1) AND reg_pwm(2) AND 
	reg_pwm(0))
	OR (NOT reg_count(1) AND NOT reg_count(0) AND reg_pwm(2) AND 
	reg_pwm(0))
	OR (NOT reg_count(2) AND NOT reg_count(0) AND reg_pwm(1) AND 
	reg_pwm(0))
	OR (NOT reg_count(4) AND reg_pwm(4))
	OR (NOT reg_count(2) AND reg_pwm(2))
	OR (NOT reg_count(1) AND NOT reg_count(2) AND reg_pwm(1))
	OR (NOT reg_count(1) AND reg_pwm(1) AND reg_pwm(2))
	OR (NOT reg_count(1) AND NOT reg_count(2) AND NOT reg_count(0) AND 
	reg_pwm(0)));












out_pwm <= (start AND pwm_out);

FDCPE_pwm_out: FDCPE port map (pwm_out,pwm_out_D,clk_counter,NOT start,'0');
pwm_out_D <= ((EXP11_.EXP)
	OR (reg_count(4) AND reg_count(5) AND NOT reg_pwm(4) AND 
	NOT reg_pwm(6) AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(6) AND reg_count(3) AND reg_count(5) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(6) AND reg_count(5) AND NOT reg_pwm(3) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(3) AND reg_count(5) AND NOT reg_pwm(6) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(5) AND NOT reg_pwm(6) AND NOT reg_pwm(3) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (EXP14_.EXP)
	OR (reg_count(4) AND reg_count(6) AND NOT reg_pwm(4) AND 
	NOT reg_pwm(5) AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(4) AND NOT reg_pwm(4) AND NOT reg_pwm(6) AND 
	NOT reg_pwm(5) AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(6) AND reg_count(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(6) AND NOT reg_pwm(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (NOT reg_pwm(6) AND NOT reg_pwm(3) AND NOT reg_pwm(5) AND 
	NOT $OpTx$INV$11 AND NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(7) AND NOT reg_pwm(7))
	OR (reg_count(6) AND NOT reg_pwm(6) AND 
	NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(6) AND reg_count(5) AND NOT reg_pwm(5) AND 
	NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(5) AND NOT reg_pwm(6) AND NOT reg_pwm(5) AND 
	NOT $OpTx$$OpTx$FX_DC$13_INV$183)
	OR (reg_count(4) AND reg_count(6) AND reg_count(5) AND 
	NOT reg_pwm(4) AND NOT $OpTx$$OpTx$FX_DC$13_INV$183));

FDCPE_reg_count0: FDCPE port map (reg_count(0),reg_count_D(0),clk_counter,NOT start,'0');
reg_count_D(0) <= ((NOT reg_count(6) AND NOT reg_count(0))
	OR (NOT reg_count(7) AND NOT reg_count(0))
	OR (NOT reg_count(4) AND NOT reg_count(1) AND NOT reg_count(2) AND 
	NOT reg_count(3) AND NOT reg_count(5) AND NOT reg_count(0)));

FTCPE_reg_count1: FTCPE port map (reg_count(1),reg_count_T(1),clk_counter,NOT start,'0');
reg_count_T(1) <= ((NOT reg_count(6) AND reg_count(0))
	OR (NOT reg_count(7) AND reg_count(0))
	OR (reg_count(6) AND reg_count(1) AND reg_count(7))
	OR (NOT reg_count(4) AND NOT reg_count(2) AND NOT reg_count(3) AND 
	NOT reg_count(5) AND reg_count(0)));

FTCPE_reg_count2: FTCPE port map (reg_count(2),reg_count_T(2),clk_counter,NOT start,'0');
reg_count_T(2) <= ((reg_count(6) AND reg_count(2) AND reg_count(7))
	OR (NOT reg_count(6) AND reg_count(1) AND reg_count(0))
	OR (reg_count(1) AND NOT reg_count(7) AND reg_count(0)));

FTCPE_reg_count3: FTCPE port map (reg_count(3),reg_count_T(3),clk_counter,NOT start,'0');
reg_count_T(3) <= ((reg_count(6) AND reg_count(3) AND reg_count(7))
	OR (NOT reg_count(6) AND reg_count(1) AND reg_count(2) AND 
	reg_count(0))
	OR (reg_count(1) AND reg_count(2) AND NOT reg_count(7) AND 
	reg_count(0)));

FTCPE_reg_count4: FTCPE port map (reg_count(4),reg_count_T(4),clk_counter,NOT start,'0');
reg_count_T(4) <= ((reg_count(4) AND reg_count(6) AND reg_count(7))
	OR (NOT reg_count(6) AND reg_count(1) AND reg_count(2) AND 
	reg_count(3) AND reg_count(0))
	OR (reg_count(1) AND reg_count(2) AND reg_count(3) AND 
	NOT reg_count(7) AND reg_count(0)));

FTCPE_reg_count5: FTCPE port map (reg_count(5),reg_count_T(5),clk_counter,NOT start,'0');
reg_count_T(5) <= ((reg_count(6) AND reg_count(5) AND reg_count(7))
	OR (reg_count(4) AND NOT reg_count(6) AND reg_count(1) AND 
	reg_count(2) AND reg_count(3) AND reg_count(0))
	OR (reg_count(4) AND reg_count(1) AND reg_count(2) AND 
	reg_count(3) AND NOT reg_count(7) AND reg_count(0)));

FTCPE_reg_count6: FTCPE port map (reg_count(6),reg_count_T(6),clk_counter,NOT start,'0');
reg_count_T(6) <= ((reg_count(6) AND reg_count(5) AND reg_count(7))
	OR (reg_count(4) AND reg_count(6) AND reg_count(7))
	OR (reg_count(6) AND reg_count(1) AND reg_count(7))
	OR (reg_count(6) AND reg_count(2) AND reg_count(7))
	OR (reg_count(6) AND reg_count(3) AND reg_count(7))
	OR (reg_count(4) AND reg_count(1) AND reg_count(2) AND 
	reg_count(3) AND reg_count(5) AND reg_count(0)));

FDCPE_reg_count7: FDCPE port map (reg_count(7),reg_count_D(7),clk_counter,NOT start,'0');
reg_count_D(7) <= ((NOT reg_count(6) AND reg_count(7))
	OR (NOT reg_count(4) AND NOT reg_count(1) AND NOT reg_count(2) AND 
	NOT reg_count(3) AND NOT reg_count(5) AND reg_count(7))
	OR (reg_count(4) AND reg_count(6) AND reg_count(1) AND 
	reg_count(2) AND reg_count(3) AND reg_count(5) AND NOT reg_count(7) AND 
	reg_count(0)));

FDCPE_reg_pwm0: FDCPE port map (reg_pwm(0),number(0),lach,'0','0',NOT start);

FDCPE_reg_pwm1: FDCPE port map (reg_pwm(1),number(1),lach,'0','0',NOT start);

FDCPE_reg_pwm2: FDCPE port map (reg_pwm(2),number(2),lach,'0','0',NOT start);

FDCPE_reg_pwm3: FDCPE port map (reg_pwm(3),number(3),lach,'0','0',NOT start);

FDCPE_reg_pwm4: FDCPE port map (reg_pwm(4),number(4),lach,'0','0',NOT start);

FDCPE_reg_pwm5: FDCPE port map (reg_pwm(5),number(5),lach,'0','0',NOT start);

FDCPE_reg_pwm6: FDCPE port map (reg_pwm(6),number(6),lach,'0','0',NOT start);

FDCPE_reg_pwm7: FDCPE port map (reg_pwm(7),number(7),lach,'0','0',NOT start);

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95144XL-5-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13               XC95144XL-5-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              51 VCC                           
  2 KPR                              52 KPR                           
  3 KPR                              53 KPR                           
  4 KPR                              54 KPR                           
  5 VCC                              55 KPR                           
  6 KPR                              56 KPR                           
  7 KPR                              57 VCC                           
  8 number<0>                        58 KPR                           
  9 number<3>                        59 KPR                           
 10 KPR                              60 KPR                           
 11 out_pwm                          61 KPR                           
 12 KPR                              62 GND                           
 13 KPR                              63 KPR                           
 14 number<2>                        64 KPR                           
 15 KPR                              65 KPR                           
 16 KPR                              66 KPR                           
 17 KPR                              67 KPR                           
 18 KPR                              68 KPR                           
 19 KPR                              69 GND                           
 20 KPR                              70 KPR                           
 21 GND                              71 KPR                           
 22 clk_counter                      72 KPR                           
 23 lach                             73 number<7>                     
 24 KPR                              74 KPR                           
 25 KPR                              75 GND                           
 26 VCC                              76 KPR                           
 27 KPR                              77 KPR                           
 28 KPR                              78 number<5>                     
 29 KPR                              79 KPR                           
 30 KPR                              80 number<6>                     
 31 GND                              81 KPR                           
 32 KPR                              82 KPR                           
 33 KPR                              83 TDO                           
 34 KPR                              84 GND                           
 35 KPR                              85 KPR                           
 36 KPR                              86 number<4>                     
 37 KPR                              87 KPR                           
 38 VCC                              88 VCC                           
 39 KPR                              89 KPR                           
 40 KPR                              90 KPR                           
 41 KPR                              91 KPR                           
 42 KPR                              92 number<1>                     
 43 KPR                              93 KPR                           
 44 GND                              94 KPR                           
 45 TDI                              95 KPR                           
 46 KPR                              96 KPR                           
 47 TMS                              97 KPR                           
 48 TCK                              98 VCC                           
 49 KPR                              99 start                         
 50 KPR                             100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95144xl-5-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
