Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 10:22:21 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
| Design       : Voice_Scope_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    78 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            3 |
|     10 |            2 |
|     12 |            3 |
|     14 |            2 |
|    16+ |           66 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             512 |          105 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             786 |          178 |
| Yes          | No                    | No                     |           28476 |         3101 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             338 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                     Enable Signal                    |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+---------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG          |                                                      | mode_s/seg_d/STATE[1]                                |                2 |              4 |
|  CLOCK_IBUF_BUFG          |                                                      | mode_s/seg_d/an[1]_i_1_n_0                           |                1 |              4 |
|  vga/VGA_CLK_108M/CLK_VGA |                                                      |                                                      |                3 |              8 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/shift_frame                  | mc/mc/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  JA1_OBUF_BUFG            | mode_s/i                                             |                                                      |                4 |              8 |
|  clk_30Hz_BUFG            | mode_s/down/dff1/mode_reg[1]                         | mode_s/down/dff1/mode_reg[5]_1                       |                2 |             10 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/left_down_reg                |                                                      |                1 |             10 |
|  clk_30Hz_BUFG            | mode_s/left/dff2/E[0]                                | mode_s/ctr/dff2/SR[0]                                |                2 |             12 |
|  JA1_OBUF_BUFG            |                                                      | mode_s/maxWave_reg[0]                                |                3 |             12 |
|  JA1_OBUF_BUFG            | mode_s/counter_reg[5]                                | wave/counter[5]_i_1_n_0                              |                2 |             12 |
|  JA1_OBUF_BUFG            | mode_s/prev_reg[6]                                   | wave/prev[6]_i_1__0_n_0                              |                4 |             14 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | mc/mc/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/x_inc_reg[0]                 |                                                      |                2 |             16 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/y_inc_reg[0]                 |                                                      |                1 |             16 |
|  CLOCK_IBUF_BUFG          | mode_s/seg_d/seg[7]_i_1_n_0                          |                                                      |                3 |             16 |
|  CLOCK_IBUF_BUFG          | mc/mc/tx_data0                                       |                                                      |                2 |             16 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/load_rx_data                 |                                                      |                2 |             16 |
|  JA1_OBUF_BUFG            | mode_s/nyanLevel_reg[9][0]                           |                                                      |                3 |             20 |
|  JA1_OBUF_BUFG            | wave_c/CEA2                                          | mode_s/i                                             |                4 |             20 |
|  JA1_OBUF_BUFG            |                                                      | wave_h/clear                                         |                3 |             20 |
|  JA1_OBUF_BUFG            | mode_s/prev_reg[9][0]                                | mode_s/prev_reg[9]_0[0]                              |                5 |             20 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                      |                2 |             20 |
|  JA1_OBUF_BUFG            | mode_s/maxWave_reg[9][0]                             | mode_s/maxWave_reg[0]                                |                3 |             20 |
|  JA1_OBUF_BUFG            | mode_s/cur_reg[9][0]                                 | mode_s/E[0]                                          |                3 |             20 |
|  JA1_OBUF_BUFG            | mode_s/curWave_reg[9][0]                             |                                                      |                2 |             20 |
|  JA1_OBUF_BUFG            | mode_s/E[0]                                          | mode_s/SR[0]                                         |                5 |             20 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | mc/mc/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  CLOCK_IBUF_BUFG          | mc/mc/x_new_reg_n_0                                  |                                                      |                3 |             24 |
|  vga/VGA_CLK_108M/CLK_VGA | vga/VGA_CONTROL/eqOp2_in                             | vga/VGA_CONTROL/v_cntr_reg0__11                      |                3 |             24 |
| ~vc/temp_reg[0]_0         |                                                      |                                                      |                3 |             24 |
|  CLOCK_IBUF_BUFG          | mc/mc/y_new_reg_n_0                                  |                                                      |                3 |             24 |
|  CLOCK_IBUF_BUFG          |                                                      | JA1_OBUF_BUFG                                        |                3 |             24 |
|  CLOCK_IBUF_BUFG          |                                                      | my_clk/count[0]_i_1__0_n_0                           |                3 |             24 |
|  vga/VGA_CLK_108M/CLK_VGA |                                                      | vga/VGA_CONTROL/VGA_RED_reg[3]_29                    |                9 |             24 |
|  CLOCK_IBUF_BUFG          | sound_converter/p_0_in                               | sound_converter/maxVol                               |                5 |             24 |
|  CLOCK_IBUF_BUFG          | mc/mc/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | mc/mc/Inst_Ps2Interface/clear                        |                4 |             28 |
|  JA1_OBUF_BUFG            | fc/counter0                                          | fc/memory                                            |                4 |             28 |
|  JA1_OBUF_BUFG            |                                                      | fc/clear                                             |                4 |             32 |
|  JA1_OBUF_BUFG            |                                                      | fc/counter2Hz[0]_i_1_n_0                             |                4 |             32 |
|  JA1_OBUF_BUFG            | cs/background__0_n_0                                 |                                                      |                6 |             32 |
|  CLOCK_IBUF_BUFG          | sound_converter/led                                  |                                                      |                5 |             34 |
|  CLOCK_IBUF_BUFG          |                                                      | clk_30/count[0]_i_1__1_n_0                           |                5 |             36 |
|  CLOCK_IBUF_BUFG          |                                                      | mode_s/seg_d/clear                                   |                6 |             38 |
|  JA1_OBUF_BUFG            |                                                      | wave/ramp_count[9]_i_1_n_0                           |                8 |             42 |
|  JA1_OBUF_BUFG            | mode_s/prev_reg[20]                                  | wave_c/prev[20]_i_1_n_0                              |                6 |             42 |
|  clk_30Hz_BUFG            | mode_s/word0[5]_i_1_n_0                              |                                                      |               14 |             46 |
|  CLOCK_IBUF_BUFG          |                                                      | mc/mc/reset_timeout_cnt                              |                5 |             48 |
|  CLOCK_IBUF_BUFG          | sound_converter/maxVol                               |                                                      |                9 |             48 |
|  CLOCK_IBUF_BUFG          |                                                      | dbg/nc/clear                                         |                7 |             50 |
|  CLOCK_IBUF_BUFG          |                                                      | sound_converter/clear__0                             |                7 |             50 |
|  CLOCK_IBUF_BUFG          |                                                      | mc/mc/reset_periodic_check_cnt                       |                5 |             52 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_704_767_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_640_703_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_512_575_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_64_127_0_2_i_1_n_0                |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_256_319_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_192_255_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_128_191_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_384_447_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_320_383_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_448_511_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_960_1023_0_2_i_1_n_0              |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_0_63_0_2_i_4_n_0                  |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_1088_1151_0_2_i_1_n_0             |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_1216_1279_0_2_i_1_n_0             |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_1152_1215_0_2_i_1_n_0             |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_576_639_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_896_959_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_832_895_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_768_831_0_2_i_1_n_0               |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | wave/memory_reg_r1_1024_1087_0_2_i_1_n_0             |                                                      |                7 |             56 |
|  JA1_OBUF_BUFG            | fc/FREQ[11]_i_1_n_0                                  |                                                      |               19 |             84 |
|  JA1_OBUF_BUFG            |                                                      |                                                      |               20 |            100 |
|  clk_30Hz_BUFG            |                                                      |                                                      |               36 |            146 |
|  CLOCK_IBUF_BUFG          |                                                      |                                                      |               43 |            234 |
|  vga/VGA_CLK_108M/CLK_VGA |                                                      | vga/VGA_CONTROL/eqOp2_in                             |              103 |            294 |
|  JA1_OBUF_BUFG            | fc/memory                                            |                                                      |              226 |           2446 |
|  JA1_OBUF_BUFG            | wave_h/E[0]                                          |                                                      |             2794 |          25580 |
+---------------------------+------------------------------------------------------+------------------------------------------------------+------------------+----------------+


