{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716990062400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716990062401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 20:41:02 2024 " "Processing started: Wed May 29 20:41:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716990062401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716990062401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ImmGen -c ImmGen " "Command: quartus_map --read_settings_files=on --write_settings_files=off ImmGen -c ImmGen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716990062401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716990062893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm ImmGen.sv(4) " "Verilog HDL Declaration information at ImmGen.sv(4): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716990062947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm ImmGen.sv(26) " "Verilog HDL Declaration information at ImmGen.sv(26): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716990062948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 2 2 " "Found 2 design units, including 2 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen_block " "Found entity 1: ImmGen_block" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716990062950 ""} { "Info" "ISGN_ENTITY_NAME" "2 ImmGen " "Found entity 2: ImmGen" {  } { { "ImmGen.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716990062950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716990062950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "imm Imm ImmGen_tb.sv(6) " "Verilog HDL Declaration information at ImmGen_tb.sv(6): object \"imm\" differs only in case from object \"Imm\" in the same scope" {  } { { "ImmGen_tb.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen_tb.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1716990062952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen_tb " "Found entity 1: ImmGen_tb" {  } { { "ImmGen_tb.sv" "" { Text "D:/Quartus file/Doan/immGen/ImmGen_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716990062952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716990062952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImmGen " "Elaborating entity \"ImmGen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716990062987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen_block ImmGen_block:immgen " "Elaborating entity \"ImmGen_block\" for hierarchy \"ImmGen_block:immgen\"" {  } { { "ImmGen.sv" "immgen" { Text "D:/Quartus file/Doan/immGen/ImmGen.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716990063000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716990063504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus file/Doan/immGen/output_files/ImmGen.map.smsg " "Generated suppressed messages file D:/Quartus file/Doan/immGen/output_files/ImmGen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1716990063661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716990063756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716990063756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716990063795 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716990063795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716990063795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716990063795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716990063836 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 20:41:03 2024 " "Processing ended: Wed May 29 20:41:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716990063836 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716990063836 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716990063836 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716990063836 ""}
