FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * include/asm-sh/dreamcast/sysasic.h
 *
 * Definitions for the Dreamcast System ASIC and related peripherals.
 *
 * Copyright (c) 2001 M. R. Brown <mrbrown@linuxdc.org>
 * Copyright (C) 2003 Paul Mundt <lethal@linux-sh.org>
 *
 * This file is part of the LinuxDC project (www.linuxdc.org)
 */
#ifndef __ASM_SH_DREAMCAST_SYSASIC_H
/* bench 1334.1.0 48c183254096 */
/* bench 1334.1.1 20706a90102f */
/* bench 1334.1.2 bbb3fcf6cfc7 */
/* bench 1334.1.3 5ce96b14b740 */
/* bench 1334.1.4 3a3a1f9e0081 */
/* bench 1334.1.5 0de54ac3ca0f */
/* bench 1334.1.6 767b470e8fcf */
#define __ASM_SH_DREAMCAST_SYSASIC_H

#include <asm/irq.h>

/* Hardware events -

   Each of these events correspond to a bit within the Event Mask Registers/
   Event Status Registers.  Because of the virtual IRQ numbering scheme, a
   base offset must be used when calculating the virtual IRQ that each event
   takes.
*/

#define HW_EVENT_IRQ_BASE  48

/* IRQ 13 */
#define HW_EVENT_VSYNC     (HW_EVENT_IRQ_BASE +  5) /* VSync */
#define HW_EVENT_MAPLE_DMA (HW_EVENT_IRQ_BASE + 12) /* Maple DMA complete */
#define HW_EVENT_GDROM_DMA (HW_EVENT_IRQ_BASE + 14) /* GD-ROM DMA complete */
#define HW_EVENT_G2_DMA    (HW_EVENT_IRQ_BASE + 15) /* G2 DMA complete */
/* bench 20329.1.0 706cf1afd6eb */
/* bench 20329.1.1 54218816ec64 */
/* bench 20329.1.2 4a8ac943d672 */
/* bench 20329.1.3 a7969e9099c5 */
/* bench 20329.1.4 9a2bf2cb5bd5 */
/* bench 20329.1.5 91a44d5a18f2 */
/* bench 20329.1.6 5e422e260370 */
/* bench 20329.1.7 095077e056df */
/* bench 20329.1.8 c73e59b01f86 */
/* bench 20329.1.9 a936e8ecf5ee */
/* bench 20329.1.10 c7612b8bab5f */
/* bench 20329.1.11 85bd77f1db05 */
/* bench 20329.1.12 f6fd02d82fbd */
/* IRQ 11 */
#define HW_EVENT_GDROM_CMD (HW_EVENT_IRQ_BASE + 32) /* GD-ROM cmd. complete */
#define HW_EVENT_AICA_SYS  (HW_EVENT_IRQ_BASE + 33) /* AICA-related */
#define HW_EVENT_EXTERNAL  (HW_EVENT_IRQ_BASE + 35) /* Ext. (expansion) */

#define HW_EVENT_IRQ_MAX (HW_EVENT_IRQ_BASE + 95)

/* arch/sh/boards/mach-dreamcast/irq.c */
extern int systemasic_irq_demux(int);
extern void systemasic_irq_init(void);

#endif /* __ASM_SH_DREAMCAST_SYSASIC_H */

