
*** Running vivado
    with args -log RAT_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 301.273 ; gain = 75.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:47]
INFO: [Synth 8-3491] module 'clk_div2_buf' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:29' bound to instance 'cdiv2' of component 'clk_div2_buf' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:104]
INFO: [Synth 8-638] synthesizing module 'clk_div2_buf' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'clk_div2_buf' (1#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/clock_divider.vhd:34]
INFO: [Synth 8-3491] module 'RAT_MCU' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:26' bound to instance 'MCU' of component 'RAT_MCU' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:111]
INFO: [Synth 8-638] synthesizing module 'RAT_MCU' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:38]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:212]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100111100 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000100001001010010000000010101001011010011010110000000100101010001000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (2#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:36' bound to instance 'my_alu' of component 'ALU' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:217]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-226] default block is never used [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element result_and_flags_reg was removed.  [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'CONTROL_UNIT' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:28' bound to instance 'my_cu' of component 'CONTROL_UNIT' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:227]
INFO: [Synth 8-638] synthesizing module 'CONTROL_UNIT' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element FLG_Z_LD_reg was removed.  [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'CONTROL_UNIT' (4#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Control_Unit.vhd:69]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:26' bound to instance 'my_regfile' of component 'RegisterFile' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:267]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Reg_File.vhd:36]
WARNING: [Synth 8-5640] Port 'ir' is missing in component declaration [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:107]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:25' bound to instance 'my_PC' of component 'ProgramCounter' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:38]
INFO: [Synth 8-3491] module 'Mux_3x2' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:25' bound to instance 'mux' of component 'Mux_3x2' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Mux_3x2' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'Mux_3x2' (6#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/mux_3x2.vhd:34]
INFO: [Synth 8-3491] module 'cntr_10bit' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:27' bound to instance 'program_counter' of component 'cntr_10bit' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:79]
INFO: [Synth 8-638] synthesizing module 'cntr_10bit' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'cntr_10bit' (7#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:36]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/prog_rom.vhd:21' bound to instance 'my_prog_rom' of component 'prog_rom' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (8#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/PC.vhd:38]
INFO: [Synth 8-3491] module 'Mux_2x1' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:25' bound to instance 'my_alu_mux' of component 'Mux_2x1' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Mux_2x1' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Mux_2x1' (9#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_2x1.vhd:33]
INFO: [Synth 8-3491] module 'Flags' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:25' bound to instance 'my_flags' of component 'Flags' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:294]
INFO: [Synth 8-638] synthesizing module 'Flags' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:39]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:25' bound to instance 'my_cFlag' of component 'FlagReg' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:52]
INFO: [Synth 8-638] synthesizing module 'FlagReg' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FlagReg' (10#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:34]
INFO: [Synth 8-3491] module 'FlagReg' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:25' bound to instance 'my_ZFlag' of component 'FlagReg' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Flags' (11#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flags.vhd:39]
INFO: [Synth 8-3491] module 'Mux_4x1_8bit' declared at 'D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:25' bound to instance 'reg_file_mux' of component 'Mux_4x1_8bit' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:307]
INFO: [Synth 8-638] synthesizing module 'Mux_4x1_8bit' [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Mux_4x1_8bit' (12#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Mux_4x1_8bit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'RAT_MCU' (13#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_MCU.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (14#1) [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Rat_Wrapper.vhd:47]
WARNING: [Synth 8-3331] design Flags has unconnected port FLG_LD_SEL
WARNING: [Synth 8-3331] design Flags has unconnected port FLG_SHAD_LD
WARNING: [Synth 8-3331] design Flags has unconnected port Z
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port C
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port Z
WARNING: [Synth 8-3331] design CONTROL_UNIT has unconnected port INT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 341.352 ; gain = 116.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 341.352 ; gain = 116.020
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [D:/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Experiment-7-master/Experiment 7.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAMB16_S18 => RAMB18E1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 582.902 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 582.902 ; gain = 357.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 582.902 ; gain = 357.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 582.902 ; gain = 357.570
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/ALU.vhd:53]
INFO: [Synth 8-5546] ROM "PC_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALU_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element t_cnt_reg was removed.  [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 582.902 ; gain = 357.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module clk_div2_buf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
Module CONTROL_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module Mux_3x2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module cntr_10bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FlagReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Mux_4x1_8bit 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MCU/my_flags/my_ZFlag/s_D_reg was removed.  [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/Flip_Flop.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element MCU/my_PC/program_counter/t_cnt_reg was removed.  [D:/Experiment-7-master/Experiment 7.srcs/sources_1/new/cntr_10bit.vhd:45]
WARNING: [Synth 8-3332] Sequential element (MCU/my_flags/my_cFlag/s_D_reg) is unused and will be removed from module RAT_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 582.902 ; gain = 357.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object             | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------------+-----------+----------------------+----------------+
|RAT_wrapper | MCU/my_regfile/REG_reg | Implied   | 32 x 8               | RAM32X1D x 8   | 
+------------+------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 601.824 ; gain = 376.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 618.980 ; gain = 393.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |     4|
|3     |LUT1       |     1|
|4     |LUT2       |     2|
|5     |LUT3       |    11|
|6     |LUT4       |    27|
|7     |LUT5       |    10|
|8     |LUT6       |    23|
|9     |RAM32X1D   |     8|
|10    |RAMB16_S18 |     1|
|11    |FDCE       |    10|
|12    |FDRE       |    31|
|13    |IBUF       |    22|
|14    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   180|
|2     |  MCU                 |RAT_MCU        |    98|
|3     |    my_PC             |ProgramCounter |    20|
|4     |      program_counter |cntr_10bit     |    20|
|5     |    my_alu            |ALU            |     2|
|6     |    my_cu             |CONTROL_UNIT   |     6|
|7     |    my_prog_rom       |prog_rom       |    52|
|8     |    my_regfile        |RegisterFile   |    18|
|9     |  cdiv2               |clk_div2_buf   |     2|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 628.121 ; gain = 161.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 628.121 ; gain = 402.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

66 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 628.121 ; gain = 408.512
INFO: [Common 17-1381] The checkpoint 'D:/Experiment-7-master/Experiment 7.runs/synth_1/RAT_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 628.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 21 20:47:07 2017...
