// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/29/2023 15:21:56"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module moduloTeste (
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[17:0] LEDR;
output 	[8:0] LEDG;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// SW[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[8]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("ProcessadorMulticiclo_v_fast.sdo");
// synopsys translate_on

wire \processador|Mux18~4_combout ;
wire \processador|Mux18~7_combout ;
wire \processador|Mux18~8_combout ;
wire \processador|MUX|Selector0~1_combout ;
wire \processador|MUX|Selector0~8_combout ;
wire \processador|MUX|MuxSaida[15]~10_combout ;
wire \processador|MUX|MuxSaida[1]~15_combout ;
wire \processador|MUX|MuxSaida[14]~83_combout ;
wire \processador|MUX|MuxSaida[14]~84_combout ;
wire \processador|comb~combout ;
wire \processador|ula|LessThan0~3_combout ;
wire \processador|MUX|MuxSaida[15]~93_combout ;
wire \processador|Reg3|RegSaida[0]~feeder_combout ;
wire \processador|Reg1|RegSaida[2]~feeder_combout ;
wire \processador|Reg2|RegSaida[3]~feeder_combout ;
wire \processador|Reg3|RegSaida[5]~feeder_combout ;
wire \processador|Reg1|RegSaida[7]~feeder_combout ;
wire \processador|Reg2|RegSaida[7]~feeder_combout ;
wire \processador|Reg6|RegSaida[8]~feeder_combout ;
wire \processador|Reg2|RegSaida[9]~feeder_combout ;
wire \processador|Reg6|RegSaida[10]~feeder_combout ;
wire \processador|Reg1|RegSaida[10]~feeder_combout ;
wire \processador|Reg5|RegSaida[11]~feeder_combout ;
wire \processador|Reg4|RegSaida[11]~feeder_combout ;
wire \processador|Reg3|RegSaida[12]~feeder_combout ;
wire \processador|Reg6|RegSaida[14]~feeder_combout ;
wire \processador|Reg0|RegSaida[14]~feeder_combout ;
wire \processador|Reg3|RegSaida[15]~feeder_combout ;
wire \KEY[1]~clkctrl_outclk ;
wire \processador|RegDOUT|RegSaida[0]~feeder_combout ;
wire \processador|Tstep|CounterSaida~1_combout ;
wire \Display6_Tstep_Q|Decoder0~0_combout ;
wire \processador|Tstep|CounterSaida~2_combout ;
wire \processador|Tstep|Add0~0_combout ;
wire \processador|Tstep|CounterSaida~0_combout ;
wire \processador|Mux21~6_combout ;
wire \processador|Mux16~0_combout ;
wire \processador|DINOut~0_combout ;
wire \processador|Mux18~2_combout ;
wire \processador|Mux18~3_combout ;
wire \processador|RegDOUT|RegSaida[3]~feeder_combout ;
wire \processador|RegDOUT|RegSaida[4]~feeder_combout ;
wire \Display6_Tstep_Q|Decoder0~2_combout ;
wire \processador|Mux24~10_combout ;
wire \processador|Mux15~2_combout ;
wire \processador|Write~0_combout ;
wire \processador|Mux15~0_combout ;
wire \processador|Mux15~1_combout ;
wire \processador|Mux15~3_combout ;
wire \processador|Mux14~2_combout ;
wire \processador|Mux15~4_combout ;
wire \processador|Reg3|RegSaida[6]~feeder_combout ;
wire \processador|Mux12~3_combout ;
wire \processador|Mux13~0_combout ;
wire \Display6_Tstep_Q|WideOr4~1_combout ;
wire \processador|Mux10~2_combout ;
wire \processador|Mux24~2_combout ;
wire \processador|Mux24~3_combout ;
wire \processador|Mux21~2_combout ;
wire \processador|Reg4|RegSaida[7]~feeder_combout ;
wire \processador|Mux9~3_combout ;
wire \processador|MUX|MuxSaida[8]~53_combout ;
wire \processador|MUX|MuxSaida[8]~54_combout ;
wire \processador|Mux24~4_combout ;
wire \processador|Mux24~5_combout ;
wire \processador|Mux24~6_combout ;
wire \processador|Mux21~4_combout ;
wire \processador|Mux21~3_combout ;
wire \processador|Mux21~5_combout ;
wire \processador|Mux19~0_combout ;
wire \processador|Mux19~1_combout ;
wire \processador|MUX|MuxSaida[1]~14_combout ;
wire \processador|Mux10~3_combout ;
wire \processador|MUX|MuxSaida[8]~55_combout ;
wire \processador|MUX|MuxSaida[8]~56_combout ;
wire \processador|MUX|MuxSaida[8]~57_combout ;
wire \processador|Reg6|RegSaida[9]~feeder_combout ;
wire \processador|Reg5|RegSaida[9]~feeder_combout ;
wire \processador|Reg3|RegSaida[9]~feeder_combout ;
wire \processador|Reg1|RegSaida[9]~feeder_combout ;
wire \processador|Mux23~2_combout ;
wire \processador|Mux23~3_combout ;
wire \processador|RegI|InstSaida[3]~feeder_combout ;
wire \processador|Mux12~2_combout ;
wire \processador|Mux22~2_combout ;
wire \processador|Mux22~3_combout ;
wire \processador|Mux22~4_combout ;
wire \processador|MUX|MuxSaida[1]~17_combout ;
wire \processador|MUX|MuxSaida[9]~58_combout ;
wire \processador|MUX|MuxSaida[9]~59_combout ;
wire \processador|MUX|MuxSaida[9]~60_combout ;
wire \processador|MUX|MuxSaida[9]~61_combout ;
wire \processador|MUX|MuxSaida[9]~62_combout ;
wire \processador|RegDOUT|RegSaida[9]~feeder_combout ;
wire \processador|MUX|MuxSaida[15]~88_combout ;
wire \processador|MUX|MuxSaida[15]~89_combout ;
wire \processador|MUX|MuxSaida[15]~90_combout ;
wire \processador|MUX|MuxSaida[15]~91_combout ;
wire \processador|MUX|MuxSaida[15]~92_combout ;
wire \processador|MUX|MuxSaida[14]~85_combout ;
wire \processador|MUX|MuxSaida[14]~86_combout ;
wire \processador|MUX|MuxSaida[14]~87_combout ;
wire \processador|Reg6|RegSaida[13]~feeder_combout ;
wire \processador|MUX|MuxSaida[13]~78_combout ;
wire \processador|MUX|MuxSaida[13]~79_combout ;
wire \processador|MUX|MuxSaida[13]~80_combout ;
wire \processador|MUX|MuxSaida[13]~81_combout ;
wire \processador|MUX|MuxSaida[13]~82_combout ;
wire \processador|RegDOUT|RegSaida[13]~feeder_combout ;
wire \processador|MUX|MuxSaida[12]~75_combout ;
wire \processador|Reg0|RegSaida[12]~feeder_combout ;
wire \processador|MUX|MuxSaida[12]~73_combout ;
wire \processador|MUX|MuxSaida[12]~74_combout ;
wire \processador|MUX|MuxSaida[12]~76_combout ;
wire \processador|MUX|MuxSaida[12]~77_combout ;
wire \processador|RegDOUT|RegSaida[12]~feeder_combout ;
wire \processador|Reg1|RegSaida[11]~feeder_combout ;
wire \processador|MUX|MuxSaida[11]~68_combout ;
wire \processador|MUX|MuxSaida[11]~69_combout ;
wire \processador|MUX|MuxSaida[11]~70_combout ;
wire \processador|MUX|MuxSaida[11]~71_combout ;
wire \processador|MUX|MuxSaida[11]~72_combout ;
wire \processador|Reg4|RegSaida[10]~feeder_combout ;
wire \processador|MUX|MuxSaida[10]~63_combout ;
wire \processador|MUX|MuxSaida[10]~64_combout ;
wire \processador|MUX|MuxSaida[10]~65_combout ;
wire \processador|MUX|MuxSaida[10]~66_combout ;
wire \processador|MUX|MuxSaida[10]~67_combout ;
wire \processador|Mux20~2_combout ;
wire \processador|Mux20~3_combout ;
wire \processador|MUX|MuxSaida[1]~94_combout ;
wire \processador|MUX|MuxSaida[7]~48_combout ;
wire \processador|MUX|MuxSaida[7]~49_combout ;
wire \processador|MUX|MuxSaida[7]~50_combout ;
wire \processador|MUX|MuxSaida[7]~51_combout ;
wire \processador|MUX|MuxSaida[7]~52_combout ;
wire \processador|RegDOUT|RegSaida[7]~feeder_combout ;
wire \processador|Mux24~7_combout ;
wire \processador|Mux24~8_combout ;
wire \processador|Mux24~9_combout ;
wire \processador|MUX|MuxSaida[1]~16_combout ;
wire \processador|MUX|MuxSaida[6]~43_combout ;
wire \processador|MUX|MuxSaida[6]~44_combout ;
wire \processador|MUX|MuxSaida[6]~45_combout ;
wire \processador|MUX|MuxSaida[6]~46_combout ;
wire \processador|MUX|MuxSaida[6]~47_combout ;
wire \processador|Mux11~0_combout ;
wire \processador|MUX|MuxSaida[5]~38_combout ;
wire \processador|MUX|MuxSaida[5]~39_combout ;
wire \processador|MUX|MuxSaida[5]~40_combout ;
wire \processador|MUX|MuxSaida[5]~41_combout ;
wire \processador|MUX|MuxSaida[5]~42_combout ;
wire \processador|Reg3|RegSaida[4]~feeder_combout ;
wire \processador|MUX|MuxSaida[4]~33_combout ;
wire \processador|MUX|MuxSaida[4]~34_combout ;
wire \processador|MUX|MuxSaida[4]~35_combout ;
wire \processador|MUX|MuxSaida[4]~36_combout ;
wire \processador|MUX|MuxSaida[4]~37_combout ;
wire \processador|RegADOut|RegSaida[4]~feeder_combout ;
wire \processador|Reg0|RegSaida[3]~feeder_combout ;
wire \processador|MUX|MuxSaida[3]~28_combout ;
wire \processador|MUX|MuxSaida[3]~29_combout ;
wire \processador|MUX|MuxSaida[3]~30_combout ;
wire \processador|MUX|MuxSaida[3]~31_combout ;
wire \processador|MUX|MuxSaida[3]~32_combout ;
wire \processador|Mux18~10_combout ;
wire \processador|Mux18~5_combout ;
wire \processador|Mux18~6_combout ;
wire \processador|Mux9~2_combout ;
wire \processador|Mux18~9_combout ;
wire \processador|MUX|MuxSaida[0]~5_combout ;
wire \processador|Reg6|RegSaida[2]~feeder_combout ;
wire \processador|MUX|MuxSaida[2]~25_combout ;
wire \processador|MUX|MuxSaida[2]~23_combout ;
wire \processador|MUX|MuxSaida[2]~24_combout ;
wire \processador|MUX|MuxSaida[2]~26_combout ;
wire \processador|MUX|MuxSaida[2]~27_combout ;
wire \processador|RegADOut|RegSaida[2]~feeder_combout ;
wire \processador|Mux25~2_combout ;
wire \processador|Mux25~3_combout ;
wire \processador|Mux23~4_combout ;
wire \processador|Mux23~5_combout ;
wire \processador|Mux23~6_combout ;
wire \processador|Mux25~4_combout ;
wire \processador|Mux25~5_combout ;
wire \processador|Mux25~6_combout ;
wire \processador|MUX|MuxSaida[15]~12_combout ;
wire \processador|Mux22~5_combout ;
wire \processador|Mux24~11_combout ;
wire \processador|MUX|MuxSaida[15]~11_combout ;
wire \processador|Mux19~2_combout ;
wire \processador|MUX|MuxSaida[15]~8_combout ;
wire \processador|MUX|MuxSaida[15]~9_combout ;
wire \processador|MUX|MuxSaida[15]~13_combout ;
wire \processador|MUX|MuxSaida[15]~13clkctrl_outclk ;
wire \processador|MUX|MuxSaida[1]~18_combout ;
wire \processador|MUX|MuxSaida[1]~19_combout ;
wire \processador|MUX|MuxSaida[1]~20_combout ;
wire \processador|MUX|MuxSaida[1]~21_combout ;
wire \processador|MUX|MuxSaida[1]~22_combout ;
wire \processador|RegADOut|RegSaida[1]~feeder_combout ;
wire \processador|WideOr1~0_combout ;
wire \processador|Mux26~0_combout ;
wire \processador|WideOr36~0_combout ;
wire \processador|Mux16~1_combout ;
wire \processador|Mux16~2_combout ;
wire \processador|WideOr27~0_combout ;
wire \processador|ula|LessThan0~2_combout ;
wire \processador|ula|LessThan0~1_combout ;
wire \processador|ula|LessThan0~0_combout ;
wire \processador|ula|LessThan0~4_combout ;
wire \processador|ula|Mux0~0_combout ;
wire \processador|RegG|RegSaida[0]~3_combout ;
wire \processador|RegG|RegSaida[0]~2_combout ;
wire \processador|MUX|MuxSaida[0]~4_combout ;
wire \processador|Reg1|RegSaida[0]~feeder_combout ;
wire \processador|MUX|Selector0~6_combout ;
wire \processador|MUX|Selector0~4_combout ;
wire \processador|MUX|Selector0~5_combout ;
wire \processador|MUX|Selector0~7_combout ;
wire \processador|Mux20~4_combout ;
wire \processador|MUX|Selector0~2_combout ;
wire \processador|MUX|Selector0~0_combout ;
wire \processador|MUX|Selector0~3_combout ;
wire \processador|MUX|MuxSaida[0]~6_combout ;
wire \processador|MUX|MuxSaida[0]~7_combout ;
wire \processador|Write~1_combout ;
wire \processador|Write~2_combout ;
wire \Display0_DIN|WideOr6~0_combout ;
wire \Display0_DIN|WideOr5~0_combout ;
wire \Display0_DIN|WideOr4~0_combout ;
wire \Display0_DIN|WideOr3~0_combout ;
wire \Display0_DIN|Decoder0~0_combout ;
wire \Display0_DIN|WideOr1~0_combout ;
wire \Display0_DIN|WideOr0~0_combout ;
wire \Display1_DIN|WideOr6~0_combout ;
wire \Display1_DIN|WideOr5~0_combout ;
wire \Display1_DIN|WideOr4~0_combout ;
wire \Display1_DIN|WideOr3~0_combout ;
wire \Display1_DIN|Decoder0~0_combout ;
wire \Display1_DIN|WideOr1~0_combout ;
wire \Display1_DIN|WideOr0~0_combout ;
wire \Display2_DIN|WideOr6~0_combout ;
wire \Display2_DIN|WideOr5~0_combout ;
wire \Display2_DIN|WideOr4~0_combout ;
wire \Display2_DIN|WideOr3~0_combout ;
wire \Display2_DIN|WideOr2~0_combout ;
wire \Display2_DIN|WideOr1~0_combout ;
wire \Display2_DIN|WideOr0~0_combout ;
wire \Display4_AddressOut|WideOr6~0_combout ;
wire \Display4_AddressOut|WideOr5~0_combout ;
wire \Display4_AddressOut|WideOr4~0_combout ;
wire \Display4_AddressOut|WideOr3~0_combout ;
wire \Display4_AddressOut|WideOr2~0_combout ;
wire \Display4_AddressOut|WideOr1~0_combout ;
wire \Display4_AddressOut|WideOr0~0_combout ;
wire \Display5_AddressOut|WideOr6~0_combout ;
wire \Display5_AddressOut|WideOr5~0_combout ;
wire \Display5_AddressOut|WideOr4~0_combout ;
wire \Display5_AddressOut|WideOr3~0_combout ;
wire \Display5_AddressOut|WideOr2~0_combout ;
wire \Display5_AddressOut|WideOr1~0_combout ;
wire \Display5_AddressOut|WideOr0~0_combout ;
wire \Display6_Tstep_Q|WideOr6~0_combout ;
wire \Display6_Tstep_Q|WideOr5~0_combout ;
wire \Display6_Tstep_Q|WideOr4~0_combout ;
wire \Display6_Tstep_Q|WideOr3~0_combout ;
wire \Display6_Tstep_Q|Decoder0~1_combout ;
wire \Display6_Tstep_Q|WideOr1~0_combout ;
wire \Display6_Tstep_Q|WideOr0~0_combout ;
wire \Display7_BusWires|WideOr6~0_combout ;
wire \Display7_BusWires|WideOr5~0_combout ;
wire \Display7_BusWires|WideOr4~0_combout ;
wire \Display7_BusWires|WideOr3~0_combout ;
wire \Display7_BusWires|WideOr2~0_combout ;
wire \Display7_BusWires|WideOr1~0_combout ;
wire \Display7_BusWires|WideOr0~0_combout ;
wire [3:0] \KEY~combout ;
wire [15:0] \processador|Reg5|RegSaida ;
wire [15:0] \processador|Reg1|RegSaida ;
wire [15:0] \processador|Reg0|RegSaida ;
wire [15:0] \processador|RegG|RegSaida ;
wire [15:0] \processador|ula|ResultadoULA ;
wire [15:0] \processador|Reg4|RegSaida ;
wire [15:0] \processador|Reg6|RegSaida ;
wire [15:0] \processador|RegDOUT|RegSaida ;
wire [15:0] \processador|Reg3|RegSaida ;
wire [15:0] \processador|RegADOut|RegSaida ;
wire [15:0] \processador|Reg2|RegSaida ;
wire [9:0] \processador|RegI|InstSaida ;
wire [15:0] \memoria|altsyncram_component|auto_generated|q_a ;
wire [15:0] \processador|MUX|MuxSaida ;
wire [2:0] \processador|Tstep|CounterSaida ;
wire [17:0] \SW~combout ;

wire [15:0] \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memoria|altsyncram_component|auto_generated|q_a [0] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria|altsyncram_component|auto_generated|q_a [1] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoria|altsyncram_component|auto_generated|q_a [2] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoria|altsyncram_component|auto_generated|q_a [3] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoria|altsyncram_component|auto_generated|q_a [4] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoria|altsyncram_component|auto_generated|q_a [5] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoria|altsyncram_component|auto_generated|q_a [6] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoria|altsyncram_component|auto_generated|q_a [7] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memoria|altsyncram_component|auto_generated|q_a [8] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memoria|altsyncram_component|auto_generated|q_a [9] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memoria|altsyncram_component|auto_generated|q_a [10] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memoria|altsyncram_component|auto_generated|q_a [11] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memoria|altsyncram_component|auto_generated|q_a [12] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memoria|altsyncram_component|auto_generated|q_a [13] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memoria|altsyncram_component|auto_generated|q_a [14] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memoria|altsyncram_component|auto_generated|q_a [15] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \processador|Mux18~4 (
// Equation(s):
// \processador|Mux18~4_combout  = (\processador|RegI|InstSaida [8] & (\processador|Tstep|CounterSaida [0])) # (!\processador|RegI|InstSaida [8] & ((\processador|Tstep|CounterSaida [0] & (\processador|RegI|InstSaida [9])) # (!\processador|Tstep|CounterSaida 
// [0] & (!\processador|RegI|InstSaida [9] & \processador|Tstep|CounterSaida [2]))))

	.dataa(\processador|RegI|InstSaida [8]),
	.datab(\processador|Tstep|CounterSaida [0]),
	.datac(\processador|RegI|InstSaida [9]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~4 .lut_mask = 16'hC9C8;
defparam \processador|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \processador|Mux18~7 (
// Equation(s):
// \processador|Mux18~7_combout  = (\processador|RegI|InstSaida [9]) # ((\processador|RegI|InstSaida [8] & ((\processador|RegI|InstSaida [6]) # (\processador|RegI|InstSaida [7]))))

	.dataa(\processador|RegI|InstSaida [8]),
	.datab(\processador|RegI|InstSaida [9]),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|RegI|InstSaida [7]),
	.cin(gnd),
	.combout(\processador|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~7 .lut_mask = 16'hEEEC;
defparam \processador|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \processador|Mux18~8 (
// Equation(s):
// \processador|Mux18~8_combout  = (\processador|Tstep|CounterSaida [0] & (((\processador|Write~0_combout )))) # (!\processador|Tstep|CounterSaida [0] & (\processador|Mux18~7_combout  & ((\processador|Tstep|CounterSaida [2]))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|Mux18~7_combout ),
	.datac(\processador|Write~0_combout ),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~8 .lut_mask = 16'hE4A0;
defparam \processador|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \processador|Reg4|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [0]));

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \processador|MUX|Selector0~1 (
// Equation(s):
// \processador|MUX|Selector0~1_combout  = (\processador|Reg4|RegSaida [0] & (((!\processador|Mux20~3_combout  & !\processador|Mux19~1_combout )) # (!\Display6_Tstep_Q|WideOr4~1_combout )))

	.dataa(\processador|Mux20~3_combout ),
	.datab(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datac(\processador|Reg4|RegSaida [0]),
	.datad(\processador|Mux19~1_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~1 .lut_mask = 16'h3070;
defparam \processador|MUX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N15
cycloneii_lcell_ff \processador|Reg3|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [0]));

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \processador|MUX|Selector0~8 (
// Equation(s):
// \processador|MUX|Selector0~8_combout  = (!\processador|Mux19~2_combout  & (((!\processador|Mux21~5_combout  & !\processador|Mux20~3_combout )) # (!\Display6_Tstep_Q|WideOr4~1_combout )))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux19~2_combout ),
	.datac(\processador|Mux21~5_combout ),
	.datad(\processador|Mux20~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~8 .lut_mask = 16'h1113;
defparam \processador|MUX|Selector0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~10 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~10_combout  = ((\processador|WideOr27~0_combout  & (\Display6_Tstep_Q|Decoder0~0_combout  & \processador|Tstep|CounterSaida [2]))) # (!\processador|DINOut~0_combout )

	.dataa(\processador|WideOr27~0_combout ),
	.datab(\Display6_Tstep_Q|Decoder0~0_combout ),
	.datac(\processador|DINOut~0_combout ),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~10 .lut_mask = 16'h8F0F;
defparam \processador|MUX|MuxSaida[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~15 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~15_combout  = (!\processador|Mux23~5_combout  & !\processador|Mux23~3_combout )

	.dataa(vcc),
	.datab(\processador|Mux23~5_combout ),
	.datac(vcc),
	.datad(\processador|Mux23~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~15 .lut_mask = 16'h0033;
defparam \processador|MUX|MuxSaida[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N7
cycloneii_lcell_ff \processador|Reg2|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [1]));

// Location: LCFF_X24_Y23_N23
cycloneii_lcell_ff \processador|Reg1|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [2]));

// Location: LCFF_X24_Y24_N9
cycloneii_lcell_ff \processador|Reg4|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [2]));

// Location: LCFF_X23_Y23_N19
cycloneii_lcell_ff \processador|Reg2|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|RegSaida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [3]));

// Location: LCFF_X24_Y23_N21
cycloneii_lcell_ff \processador|Reg1|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [3]));

// Location: LCFF_X24_Y23_N11
cycloneii_lcell_ff \processador|Reg1|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [4]));

// Location: LCFF_X25_Y20_N5
cycloneii_lcell_ff \processador|Reg3|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [5]));

// Location: LCFF_X23_Y23_N11
cycloneii_lcell_ff \processador|Reg2|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [5]));

// Location: LCFF_X24_Y20_N11
cycloneii_lcell_ff \processador|Reg5|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [5]));

// Location: LCFF_X24_Y24_N3
cycloneii_lcell_ff \processador|Reg2|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|RegSaida[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [7]));

// Location: LCFF_X23_Y20_N15
cycloneii_lcell_ff \processador|Reg1|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [7]));

// Location: LCFF_X25_Y24_N29
cycloneii_lcell_ff \processador|Reg6|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [8]));

// Location: LCFF_X22_Y24_N7
cycloneii_lcell_ff \processador|Reg4|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [8]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [8]));

// Location: LCFF_X24_Y24_N13
cycloneii_lcell_ff \processador|Reg2|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg2|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [9]));

// Location: LCFF_X22_Y24_N27
cycloneii_lcell_ff \processador|Reg1|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [10]));

// Location: LCFF_X25_Y24_N21
cycloneii_lcell_ff \processador|Reg6|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [10]));

// Location: LCFF_X25_Y23_N25
cycloneii_lcell_ff \processador|Reg3|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [11]));

// Location: LCFF_X23_Y23_N15
cycloneii_lcell_ff \processador|Reg2|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [11]));

// Location: LCFF_X21_Y23_N17
cycloneii_lcell_ff \processador|Reg5|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg5|RegSaida[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [11]));

// Location: LCFF_X24_Y23_N13
cycloneii_lcell_ff \processador|Reg4|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|RegSaida[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [11]));

// Location: LCFF_X23_Y24_N7
cycloneii_lcell_ff \processador|Reg3|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [12]));

// Location: LCFF_X25_Y24_N17
cycloneii_lcell_ff \processador|Reg6|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [12]));

// Location: LCFF_X24_Y24_N5
cycloneii_lcell_ff \processador|Reg2|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [13]));

// Location: LCFF_X23_Y23_N21
cycloneii_lcell_ff \processador|Reg0|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg0|RegSaida[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [14]));

// Location: LCFF_X25_Y23_N7
cycloneii_lcell_ff \processador|Reg3|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [14]));

// Location: LCFF_X23_Y23_N27
cycloneii_lcell_ff \processador|Reg2|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [14]));

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \processador|MUX|MuxSaida[14]~83 (
// Equation(s):
// \processador|MUX|MuxSaida[14]~83_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg3|RegSaida [14]) # ((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|Reg2|RegSaida [14] 
// & \processador|MUX|MuxSaida[1]~17_combout ))))

	.dataa(\processador|Reg3|RegSaida [14]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg2|RegSaida [14]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14]~83 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N7
cycloneii_lcell_ff \processador|Reg1|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [14]));

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \processador|MUX|MuxSaida[14]~84 (
// Equation(s):
// \processador|MUX|MuxSaida[14]~84_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[14]~83_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[14]~83_combout  & 
// ((\processador|Reg1|RegSaida [14]))) # (!\processador|MUX|MuxSaida[14]~83_combout  & (\processador|Reg0|RegSaida [14]))))

	.dataa(\processador|Reg0|RegSaida [14]),
	.datab(\processador|MUX|MuxSaida[1]~17_combout ),
	.datac(\processador|Reg1|RegSaida [14]),
	.datad(\processador|MUX|MuxSaida[14]~83_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14]~84 .lut_mask = 16'hFC22;
defparam \processador|MUX|MuxSaida[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N5
cycloneii_lcell_ff \processador|Reg6|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [14]));

// Location: LCFF_X25_Y23_N27
cycloneii_lcell_ff \processador|Reg3|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [15]));

// Location: LCFF_X23_Y23_N7
cycloneii_lcell_ff \processador|Reg2|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [15]));

// Location: LCFF_X24_Y23_N29
cycloneii_lcell_ff \processador|Reg4|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [15]));

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \processador|comb (
// Equation(s):
// \processador|comb~combout  = LCELL((\KEY~combout [1] & \SW~combout [17]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\SW~combout [17]),
	.cin(gnd),
	.combout(\processador|comb~combout ),
	.cout());
// synopsys translate_off
defparam \processador|comb .lut_mask = 16'hF000;
defparam \processador|comb .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \processador|ula|LessThan0~3 (
// Equation(s):
// \processador|ula|LessThan0~3_combout  = (\processador|MUX|MuxSaida [15]) # ((\processador|MUX|MuxSaida [13]) # ((\processador|MUX|MuxSaida [12]) # (\processador|MUX|MuxSaida [14])))

	.dataa(\processador|MUX|MuxSaida [15]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [12]),
	.datad(\processador|MUX|MuxSaida [14]),
	.cin(gnd),
	.combout(\processador|ula|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \processador|ula|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~93 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~93_combout  = (\processador|Tstep|CounterSaida [1]) # (((!\processador|Mux24~9_combout  & !\processador|Mux22~4_combout )) # (!\processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(\processador|Mux24~9_combout ),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~93 .lut_mask = 16'hAFBF;
defparam \processador|MUX|MuxSaida[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \processador|Reg3|RegSaida[0]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[0]~feeder_combout  = \processador|MUX|MuxSaida [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [0]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \processador|Reg1|RegSaida[2]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[2]~feeder_combout  = \processador|MUX|MuxSaida [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [2]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \processador|Reg2|RegSaida[3]~feeder (
// Equation(s):
// \processador|Reg2|RegSaida[3]~feeder_combout  = \processador|MUX|MuxSaida [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [3]),
	.cin(gnd),
	.combout(\processador|Reg2|RegSaida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|RegSaida[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|RegSaida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \processador|Reg3|RegSaida[5]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[5]~feeder_combout  = \processador|MUX|MuxSaida [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [5]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \processador|Reg1|RegSaida[7]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[7]~feeder_combout  = \processador|MUX|MuxSaida [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [7]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \processador|Reg2|RegSaida[7]~feeder (
// Equation(s):
// \processador|Reg2|RegSaida[7]~feeder_combout  = \processador|MUX|MuxSaida [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [7]),
	.cin(gnd),
	.combout(\processador|Reg2|RegSaida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|RegSaida[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|RegSaida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \processador|Reg6|RegSaida[8]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[8]~feeder_combout  = \processador|MUX|MuxSaida [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [8]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \processador|Reg2|RegSaida[9]~feeder (
// Equation(s):
// \processador|Reg2|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|Reg2|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg2|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg2|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \processador|Reg6|RegSaida[10]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[10]~feeder_combout  = \processador|MUX|MuxSaida [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [10]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneii_lcell_comb \processador|Reg1|RegSaida[10]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[10]~feeder_combout  = \processador|MUX|MuxSaida [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [10]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneii_lcell_comb \processador|Reg5|RegSaida[11]~feeder (
// Equation(s):
// \processador|Reg5|RegSaida[11]~feeder_combout  = \processador|MUX|MuxSaida [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [11]),
	.cin(gnd),
	.combout(\processador|Reg5|RegSaida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg5|RegSaida[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg5|RegSaida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \processador|Reg4|RegSaida[11]~feeder (
// Equation(s):
// \processador|Reg4|RegSaida[11]~feeder_combout  = \processador|MUX|MuxSaida [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [11]),
	.cin(gnd),
	.combout(\processador|Reg4|RegSaida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|RegSaida[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|RegSaida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \processador|Reg3|RegSaida[12]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[12]~feeder_combout  = \processador|MUX|MuxSaida [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \processador|Reg6|RegSaida[14]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[14]~feeder_combout  = \processador|MUX|MuxSaida [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [14]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \processador|Reg0|RegSaida[14]~feeder (
// Equation(s):
// \processador|Reg0|RegSaida[14]~feeder_combout  = \processador|MUX|MuxSaida [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [14]),
	.cin(gnd),
	.combout(\processador|Reg0|RegSaida[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg0|RegSaida[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg0|RegSaida[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \processador|Reg3|RegSaida[15]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[15]~feeder_combout  = \processador|MUX|MuxSaida [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [15]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \KEY[1]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\KEY~combout [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \KEY[1]~clkctrl .clock_type = "global clock";
defparam \KEY[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[0]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[0]~feeder_combout  = \processador|MUX|MuxSaida [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [0]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \processador|Tstep|CounterSaida~1 (
// Equation(s):
// \processador|Tstep|CounterSaida~1_combout  = (!\KEY~combout [0] & (!\processador|Tstep|CounterSaida [0] & !\processador|Mux16~2_combout ))

	.dataa(\KEY~combout [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [0]),
	.datad(\processador|Mux16~2_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|CounterSaida~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|CounterSaida~1 .lut_mask = 16'h0005;
defparam \processador|Tstep|CounterSaida~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N15
cycloneii_lcell_ff \processador|Tstep|CounterSaida[0] (
	.clk(\processador|comb~combout ),
	.datain(\processador|Tstep|CounterSaida~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|CounterSaida [0]));

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \Display6_Tstep_Q|Decoder0~0 (
// Equation(s):
// \Display6_Tstep_Q|Decoder0~0_combout  = (\processador|Tstep|CounterSaida [1] & !\processador|Tstep|CounterSaida [0])

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(\processador|Tstep|CounterSaida [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|Decoder0~0 .lut_mask = 16'h2222;
defparam \Display6_Tstep_Q|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \processador|Tstep|CounterSaida~2 (
// Equation(s):
// \processador|Tstep|CounterSaida~2_combout  = (!\KEY~combout [0] & (!\processador|Mux16~2_combout  & (\processador|Tstep|CounterSaida [0] $ (\processador|Tstep|CounterSaida [1]))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\KEY~combout [0]),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Mux16~2_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|CounterSaida~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|CounterSaida~2 .lut_mask = 16'h0012;
defparam \processador|Tstep|CounterSaida~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N7
cycloneii_lcell_ff \processador|Tstep|CounterSaida[1] (
	.clk(\processador|comb~combout ),
	.datain(\processador|Tstep|CounterSaida~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|CounterSaida [1]));

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \processador|Tstep|Add0~0 (
// Equation(s):
// \processador|Tstep|Add0~0_combout  = \processador|Tstep|CounterSaida [2] $ (((\processador|Tstep|CounterSaida [0] & \processador|Tstep|CounterSaida [1])))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Tstep|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Add0~0 .lut_mask = 16'h5AF0;
defparam \processador|Tstep|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \processador|Tstep|CounterSaida~0 (
// Equation(s):
// \processador|Tstep|CounterSaida~0_combout  = (!\KEY~combout [0] & (!\processador|Mux16~2_combout  & \processador|Tstep|Add0~0_combout ))

	.dataa(\KEY~combout [0]),
	.datab(\processador|Mux16~2_combout ),
	.datac(vcc),
	.datad(\processador|Tstep|Add0~0_combout ),
	.cin(gnd),
	.combout(\processador|Tstep|CounterSaida~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|CounterSaida~0 .lut_mask = 16'h1100;
defparam \processador|Tstep|CounterSaida~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N17
cycloneii_lcell_ff \processador|Tstep|CounterSaida[2] (
	.clk(\processador|comb~combout ),
	.datain(\processador|Tstep|CounterSaida~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|CounterSaida [2]));

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \processador|Mux21~6 (
// Equation(s):
// \processador|Mux21~6_combout  = (\processador|Mux21~5_combout  & (\processador|Tstep|CounterSaida [2] & !\processador|Tstep|CounterSaida [1]))

	.dataa(\processador|Mux21~5_combout ),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~6 .lut_mask = 16'h00A0;
defparam \processador|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \processador|Mux16~0 (
// Equation(s):
// \processador|Mux16~0_combout  = (\processador|Tstep|CounterSaida [1] & (\processador|Tstep|CounterSaida [0] & (!\processador|RegI|InstSaida [6] & !\processador|RegI|InstSaida [7])))

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(\processador|Tstep|CounterSaida [0]),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|RegI|InstSaida [7]),
	.cin(gnd),
	.combout(\processador|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~0 .lut_mask = 16'h0008;
defparam \processador|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \processador|DINOut~0 (
// Equation(s):
// \processador|DINOut~0_combout  = ((\processador|RegI|InstSaida [9]) # (!\processador|Mux16~0_combout )) # (!\processador|Tstep|CounterSaida [2])

	.dataa(\processador|Tstep|CounterSaida [2]),
	.datab(\processador|Mux16~0_combout ),
	.datac(vcc),
	.datad(\processador|RegI|InstSaida [9]),
	.cin(gnd),
	.combout(\processador|DINOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|DINOut~0 .lut_mask = 16'hFF77;
defparam \processador|DINOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \processador|Mux18~2 (
// Equation(s):
// \processador|Mux18~2_combout  = (\processador|RegI|InstSaida [7] & (!\processador|RegI|InstSaida [9] & ((!\processador|RegI|InstSaida [8])))) # (!\processador|RegI|InstSaida [7] & (!\processador|RegI|InstSaida [6] & ((\processador|RegI|InstSaida [8]) # 
// (!\processador|RegI|InstSaida [9]))))

	.dataa(\processador|RegI|InstSaida [9]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|RegI|InstSaida [8]),
	.cin(gnd),
	.combout(\processador|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~2 .lut_mask = 16'h0345;
defparam \processador|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \processador|Mux18~3 (
// Equation(s):
// \processador|Mux18~3_combout  = (\processador|Tstep|CounterSaida [1]) # ((\processador|Tstep|CounterSaida [0] & ((\processador|Mux18~2_combout ) # (!\processador|Tstep|CounterSaida [2]))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|Tstep|CounterSaida [1]),
	.datac(\processador|Mux18~2_combout ),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~3 .lut_mask = 16'hECEE;
defparam \processador|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N15
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [1]));

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [2]));

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[3]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[3]~feeder_combout  = \processador|MUX|MuxSaida [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [3]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N25
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [3]));

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[4]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[4]~feeder_combout  = \processador|MUX|MuxSaida [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [4]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [4]));

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \Display6_Tstep_Q|Decoder0~2 (
// Equation(s):
// \Display6_Tstep_Q|Decoder0~2_combout  = (\processador|Tstep|CounterSaida [0] & (\processador|Tstep|CounterSaida [1] & !\processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|Tstep|CounterSaida [1]),
	.datac(vcc),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|Decoder0~2 .lut_mask = 16'h0088;
defparam \Display6_Tstep_Q|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \processador|RegI|InstSaida[4] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [4]));

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \processador|Mux24~10 (
// Equation(s):
// \processador|Mux24~10_combout  = (!\processador|RegI|InstSaida [6] & !\processador|RegI|InstSaida [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|RegI|InstSaida [7]),
	.cin(gnd),
	.combout(\processador|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~10 .lut_mask = 16'h000F;
defparam \processador|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \processador|Mux15~2 (
// Equation(s):
// \processador|Mux15~2_combout  = (\processador|Tstep|CounterSaida [0] & (!\processador|RegI|InstSaida [9] & ((\processador|Mux24~10_combout )))) # (!\processador|Tstep|CounterSaida [0] & (((\processador|WideOr27~0_combout ))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|RegI|InstSaida [9]),
	.datac(\processador|WideOr27~0_combout ),
	.datad(\processador|Mux24~10_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~2 .lut_mask = 16'h7250;
defparam \processador|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \processador|Write~0 (
// Equation(s):
// \processador|Write~0_combout  = (!\processador|RegI|InstSaida [9] & !\processador|RegI|InstSaida [8])

	.dataa(vcc),
	.datab(\processador|RegI|InstSaida [9]),
	.datac(\processador|RegI|InstSaida [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Write~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~0 .lut_mask = 16'h0303;
defparam \processador|Write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \processador|Mux15~0 (
// Equation(s):
// \processador|Mux15~0_combout  = (!\processador|Tstep|CounterSaida [0] & (\processador|RegI|InstSaida [7] & !\processador|Tstep|CounterSaida [1]))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(vcc),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~0 .lut_mask = 16'h0044;
defparam \processador|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \processador|Mux15~1 (
// Equation(s):
// \processador|Mux15~1_combout  = (\processador|Write~0_combout  & (\processador|Mux15~0_combout  & ((\processador|RegI|InstSaida [6]) # (\processador|RegG|RegSaida [0]))))

	.dataa(\processador|RegI|InstSaida [6]),
	.datab(\processador|RegG|RegSaida [0]),
	.datac(\processador|Write~0_combout ),
	.datad(\processador|Mux15~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~1 .lut_mask = 16'hE000;
defparam \processador|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \processador|Mux15~3 (
// Equation(s):
// \processador|Mux15~3_combout  = (\processador|Tstep|CounterSaida [2] & ((\processador|Mux15~1_combout ) # ((\processador|Tstep|CounterSaida [1] & \processador|Mux15~2_combout ))))

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|Mux15~2_combout ),
	.datad(\processador|Mux15~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~3 .lut_mask = 16'hCC80;
defparam \processador|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \processador|Mux14~2 (
// Equation(s):
// \processador|Mux14~2_combout  = (\processador|RegI|InstSaida [3] & (!\processador|RegI|InstSaida [4] & (!\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux14~2 .lut_mask = 16'h0200;
defparam \processador|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N27
cycloneii_lcell_ff \processador|Reg1|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [6]));

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \processador|Mux15~4 (
// Equation(s):
// \processador|Mux15~4_combout  = (!\processador|RegI|InstSaida [3] & (!\processador|RegI|InstSaida [4] & (!\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~4 .lut_mask = 16'h0100;
defparam \processador|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N31
cycloneii_lcell_ff \processador|Reg0|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [6]));

// Location: LCCOMB_X23_Y24_N22
cycloneii_lcell_comb \processador|Reg3|RegSaida[6]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[6]~feeder_combout  = \processador|MUX|MuxSaida [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [6]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \processador|Mux12~3 (
// Equation(s):
// \processador|Mux12~3_combout  = (\processador|RegI|InstSaida [3] & (\processador|RegI|InstSaida [4] & (!\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux12~3 .lut_mask = 16'h0800;
defparam \processador|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N23
cycloneii_lcell_ff \processador|Reg3|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [6]));

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \processador|Mux13~0 (
// Equation(s):
// \processador|Mux13~0_combout  = (!\processador|RegI|InstSaida [3] & (\processador|RegI|InstSaida [4] & (!\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux13~0 .lut_mask = 16'h0400;
defparam \processador|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N3
cycloneii_lcell_ff \processador|Reg2|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [6]));

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr4~1 (
// Equation(s):
// \Display6_Tstep_Q|WideOr4~1_combout  = (\processador|Tstep|CounterSaida [2] & !\processador|Tstep|CounterSaida [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr4~1 .lut_mask = 16'h00F0;
defparam \Display6_Tstep_Q|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \processador|Mux10~2 (
// Equation(s):
// \processador|Mux10~2_combout  = (\processador|RegI|InstSaida [3] & !\processador|RegI|InstSaida [4])

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|RegI|InstSaida [4]),
	.cin(gnd),
	.combout(\processador|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux10~2 .lut_mask = 16'h00AA;
defparam \processador|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \processador|Mux24~2 (
// Equation(s):
// \processador|Mux24~2_combout  = (\processador|RegI|InstSaida [9] & (\processador|Tstep|CounterSaida [0] & ((!\processador|RegI|InstSaida [6]) # (!\processador|RegI|InstSaida [7])))) # (!\processador|RegI|InstSaida [9] & (!\processador|RegI|InstSaida [7] & 
// (!\processador|RegI|InstSaida [6] & !\processador|Tstep|CounterSaida [0])))

	.dataa(\processador|RegI|InstSaida [7]),
	.datab(\processador|RegI|InstSaida [9]),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|Tstep|CounterSaida [0]),
	.cin(gnd),
	.combout(\processador|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~2 .lut_mask = 16'h4C01;
defparam \processador|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \processador|Mux24~3 (
// Equation(s):
// \processador|Mux24~3_combout  = (!\processador|RegI|InstSaida [8] & ((\processador|Mux24~2_combout ) # ((!\processador|Tstep|CounterSaida [0] & !\processador|RegI|InstSaida [9]))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|RegI|InstSaida [9]),
	.datac(\processador|RegI|InstSaida [8]),
	.datad(\processador|Mux24~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~3 .lut_mask = 16'h0F01;
defparam \processador|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \processador|Mux21~2 (
// Equation(s):
// \processador|Mux21~2_combout  = (!\processador|Mux24~5_combout  & (!\processador|Mux24~2_combout  & (!\processador|Mux24~3_combout  & \processador|Mux25~3_combout )))

	.dataa(\processador|Mux24~5_combout ),
	.datab(\processador|Mux24~2_combout ),
	.datac(\processador|Mux24~3_combout ),
	.datad(\processador|Mux25~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~2 .lut_mask = 16'h0100;
defparam \processador|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \processador|Reg4|RegSaida[7]~feeder (
// Equation(s):
// \processador|Reg4|RegSaida[7]~feeder_combout  = \processador|MUX|MuxSaida [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [7]),
	.cin(gnd),
	.combout(\processador|Reg4|RegSaida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|RegSaida[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|RegSaida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N25
cycloneii_lcell_ff \processador|Reg4|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|RegSaida[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [7]));

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \processador|Mux9~3 (
// Equation(s):
// \processador|Mux9~3_combout  = (!\processador|RegI|InstSaida [3] & (\processador|RegI|InstSaida [4] & (\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux9~3 .lut_mask = 16'h4000;
defparam \processador|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N3
cycloneii_lcell_ff \processador|Reg6|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [7]));

// Location: LCFF_X23_Y24_N9
cycloneii_lcell_ff \processador|Reg0|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [8]));

// Location: LCFF_X22_Y24_N9
cycloneii_lcell_ff \processador|Reg1|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [8]));

// Location: LCFF_X23_Y24_N27
cycloneii_lcell_ff \processador|Reg3|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [8]));

// Location: LCFF_X22_Y22_N11
cycloneii_lcell_ff \processador|Reg2|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [8]));

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[8]~53 (
// Equation(s):
// \processador|MUX|MuxSaida[8]~53_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[1]~16_combout  & (\processador|Reg3|RegSaida [8])) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg2|RegSaida [8]))))) # 
// (!\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[1]~16_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg3|RegSaida [8]),
	.datac(\processador|Reg2|RegSaida [8]),
	.datad(\processador|MUX|MuxSaida[1]~16_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8]~53 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \processador|MUX|MuxSaida[8]~54 (
// Equation(s):
// \processador|MUX|MuxSaida[8]~54_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[8]~53_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[8]~53_combout  & ((\processador|Reg1|RegSaida 
// [8]))) # (!\processador|MUX|MuxSaida[8]~53_combout  & (\processador|Reg0|RegSaida [8]))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg0|RegSaida [8]),
	.datac(\processador|Reg1|RegSaida [8]),
	.datad(\processador|MUX|MuxSaida[8]~53_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8]~54 .lut_mask = 16'hFA44;
defparam \processador|MUX|MuxSaida[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \processador|Mux24~4 (
// Equation(s):
// \processador|Mux24~4_combout  = (\processador|RegI|InstSaida [7]) # (\processador|RegI|InstSaida [6])

	.dataa(\processador|RegI|InstSaida [7]),
	.datab(vcc),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~4 .lut_mask = 16'hFAFA;
defparam \processador|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \processador|Mux24~5 (
// Equation(s):
// \processador|Mux24~5_combout  = (\processador|Tstep|CounterSaida [0] & (\processador|RegI|InstSaida [8] & (!\processador|RegI|InstSaida [9] & \processador|Mux24~4_combout )))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|RegI|InstSaida [8]),
	.datac(\processador|RegI|InstSaida [9]),
	.datad(\processador|Mux24~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~5 .lut_mask = 16'h0800;
defparam \processador|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \processador|Mux24~6 (
// Equation(s):
// \processador|Mux24~6_combout  = (\processador|Mux24~5_combout ) # (\processador|Mux24~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|Mux24~5_combout ),
	.datad(\processador|Mux24~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~6 .lut_mask = 16'hFFF0;
defparam \processador|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \processador|Mux21~4 (
// Equation(s):
// \processador|Mux21~4_combout  = (!\processador|RegI|InstSaida [1] & (!\processador|RegI|InstSaida [0] & (\processador|RegI|InstSaida [2] & \processador|Mux24~6_combout )))

	.dataa(\processador|RegI|InstSaida [1]),
	.datab(\processador|RegI|InstSaida [0]),
	.datac(\processador|RegI|InstSaida [2]),
	.datad(\processador|Mux24~6_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~4 .lut_mask = 16'h1000;
defparam \processador|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \processador|Mux21~3 (
// Equation(s):
// \processador|Mux21~3_combout  = (!\processador|RegI|InstSaida [3] & \processador|Mux21~2_combout )

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Mux21~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~3 .lut_mask = 16'h5500;
defparam \processador|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \processador|Mux21~5 (
// Equation(s):
// \processador|Mux21~5_combout  = (\processador|Mux21~4_combout ) # ((!\processador|RegI|InstSaida [4] & (\processador|RegI|InstSaida [5] & \processador|Mux21~3_combout )))

	.dataa(\processador|RegI|InstSaida [4]),
	.datab(\processador|RegI|InstSaida [5]),
	.datac(\processador|Mux21~4_combout ),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~5 .lut_mask = 16'hF4F0;
defparam \processador|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \processador|Mux19~0 (
// Equation(s):
// \processador|Mux19~0_combout  = (\processador|RegI|InstSaida [1] & (!\processador|RegI|InstSaida [0] & (\processador|RegI|InstSaida [2] & \processador|Mux24~6_combout )))

	.dataa(\processador|RegI|InstSaida [1]),
	.datab(\processador|RegI|InstSaida [0]),
	.datac(\processador|RegI|InstSaida [2]),
	.datad(\processador|Mux24~6_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~0 .lut_mask = 16'h2000;
defparam \processador|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \processador|Mux19~1 (
// Equation(s):
// \processador|Mux19~1_combout  = (\processador|Mux19~0_combout ) # ((\processador|RegI|InstSaida [4] & (\processador|RegI|InstSaida [5] & \processador|Mux21~3_combout )))

	.dataa(\processador|RegI|InstSaida [4]),
	.datab(\processador|Mux19~0_combout ),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux21~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~1 .lut_mask = 16'hECCC;
defparam \processador|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~14 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~14_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux19~1_combout ) # ((!\processador|Mux20~3_combout  & \processador|Mux21~5_combout ))))

	.dataa(\processador|Mux20~3_combout ),
	.datab(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datac(\processador|Mux21~5_combout ),
	.datad(\processador|Mux19~1_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~14 .lut_mask = 16'hCC40;
defparam \processador|MUX|MuxSaida[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneii_lcell_comb \processador|Mux10~3 (
// Equation(s):
// \processador|Mux10~3_combout  = (\processador|RegI|InstSaida [3] & (!\processador|RegI|InstSaida [4] & (\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux10~3 .lut_mask = 16'h2000;
defparam \processador|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \processador|Reg5|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [8]));

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \processador|MUX|MuxSaida[8]~55 (
// Equation(s):
// \processador|MUX|MuxSaida[8]~55_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [8]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [8] & 
// \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|Reg6|RegSaida [8]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg5|RegSaida [8]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8]~55 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[8]~56 (
// Equation(s):
// \processador|MUX|MuxSaida[8]~56_combout  = (\processador|MUX|MuxSaida[8]~55_combout  & ((\processador|Reg4|RegSaida [8]) # ((\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[8]~55_combout  & 
// (((\processador|MUX|MuxSaida[8]~54_combout  & !\processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|Reg4|RegSaida [8]),
	.datab(\processador|MUX|MuxSaida[8]~54_combout ),
	.datac(\processador|MUX|MuxSaida[8]~55_combout ),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[8]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8]~56 .lut_mask = 16'hF0AC;
defparam \processador|MUX|MuxSaida[8]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[8]~57 (
// Equation(s):
// \processador|MUX|MuxSaida[8]~57_combout  = (\processador|DINOut~0_combout  & (((\processador|MUX|MuxSaida[0]~5_combout  & \processador|MUX|MuxSaida[8]~56_combout )))) # (!\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a 
// [8]))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\processador|MUX|MuxSaida[0]~5_combout ),
	.datad(\processador|MUX|MuxSaida[8]~56_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8]~57 .lut_mask = 16'hE444;
defparam \processador|MUX|MuxSaida[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneii_lcell_comb \processador|MUX|MuxSaida[8] (
// Equation(s):
// \processador|MUX|MuxSaida [8] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[8]~57_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [8]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [8]),
	.datac(\processador|MUX|MuxSaida[8]~57_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [8]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[8] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MuxSaida[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N13
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[8] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [8]));

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \processador|Reg6|RegSaida[9]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N9
cycloneii_lcell_ff \processador|Reg6|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [9]));

// Location: LCFF_X22_Y24_N23
cycloneii_lcell_ff \processador|Reg4|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [9]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [9]));

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \processador|Reg5|RegSaida[9]~feeder (
// Equation(s):
// \processador|Reg5|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|Reg5|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg5|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg5|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N19
cycloneii_lcell_ff \processador|Reg5|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg5|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [9]));

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \processador|Reg3|RegSaida[9]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N21
cycloneii_lcell_ff \processador|Reg3|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [9]));

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \processador|Reg1|RegSaida[9]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N25
cycloneii_lcell_ff \processador|Reg1|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [9]));

// Location: LCFF_X23_Y24_N15
cycloneii_lcell_ff \processador|Reg0|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [9]));

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \processador|Mux23~2 (
// Equation(s):
// \processador|Mux23~2_combout  = (!\processador|RegI|InstSaida [2] & !\processador|RegI|InstSaida [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|RegI|InstSaida [2]),
	.datad(\processador|RegI|InstSaida [0]),
	.cin(gnd),
	.combout(\processador|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~2 .lut_mask = 16'h000F;
defparam \processador|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \processador|Mux23~3 (
// Equation(s):
// \processador|Mux23~3_combout  = (\processador|RegI|InstSaida [1] & (\processador|Mux23~2_combout  & ((\processador|Mux24~3_combout ) # (\processador|Mux24~5_combout ))))

	.dataa(\processador|RegI|InstSaida [1]),
	.datab(\processador|Mux23~2_combout ),
	.datac(\processador|Mux24~3_combout ),
	.datad(\processador|Mux24~5_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~3 .lut_mask = 16'h8880;
defparam \processador|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \processador|RegI|InstSaida[3]~feeder (
// Equation(s):
// \processador|RegI|InstSaida[3]~feeder_combout  = \memoria|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processador|RegI|InstSaida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegI|InstSaida[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegI|InstSaida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N13
cycloneii_lcell_ff \processador|RegI|InstSaida[3] (
	.clk(\KEY~combout [1]),
	.datain(\processador|RegI|InstSaida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [3]));

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \processador|Mux12~2 (
// Equation(s):
// \processador|Mux12~2_combout  = (\processador|RegI|InstSaida [4] & \processador|RegI|InstSaida [3])

	.dataa(vcc),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(vcc),
	.datad(\processador|RegI|InstSaida [3]),
	.cin(gnd),
	.combout(\processador|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux12~2 .lut_mask = 16'hCC00;
defparam \processador|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \processador|Mux22~2 (
// Equation(s):
// \processador|Mux22~2_combout  = (\processador|RegI|InstSaida [0] & \processador|RegI|InstSaida [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|RegI|InstSaida [0]),
	.datad(\processador|RegI|InstSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~2 .lut_mask = 16'hF000;
defparam \processador|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \processador|Mux22~3 (
// Equation(s):
// \processador|Mux22~3_combout  = (!\processador|RegI|InstSaida [2] & (\processador|Mux22~2_combout  & ((\processador|Mux24~5_combout ) # (\processador|Mux24~3_combout ))))

	.dataa(\processador|Mux24~5_combout ),
	.datab(\processador|RegI|InstSaida [2]),
	.datac(\processador|Mux24~3_combout ),
	.datad(\processador|Mux22~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~3 .lut_mask = 16'h3200;
defparam \processador|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \processador|Mux22~4 (
// Equation(s):
// \processador|Mux22~4_combout  = (\processador|Mux22~3_combout ) # ((!\processador|RegI|InstSaida [5] & (\processador|Mux12~2_combout  & \processador|Mux21~2_combout )))

	.dataa(\processador|RegI|InstSaida [5]),
	.datab(\processador|Mux12~2_combout ),
	.datac(\processador|Mux21~2_combout ),
	.datad(\processador|Mux22~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~4 .lut_mask = 16'hFF40;
defparam \processador|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~17 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~17_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux23~5_combout ) # ((\processador|Mux23~3_combout ) # (\processador|Mux22~4_combout ))))

	.dataa(\processador|Mux23~5_combout ),
	.datab(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datac(\processador|Mux23~3_combout ),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~17 .lut_mask = 16'hCCC8;
defparam \processador|MUX|MuxSaida[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[9]~58 (
// Equation(s):
// \processador|MUX|MuxSaida[9]~58_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & (\processador|Reg2|RegSaida 
// [9])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [9])))))

	.dataa(\processador|Reg2|RegSaida [9]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [9]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9]~58 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \processador|MUX|MuxSaida[9]~59 (
// Equation(s):
// \processador|MUX|MuxSaida[9]~59_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[9]~58_combout  & ((\processador|Reg1|RegSaida [9]))) # (!\processador|MUX|MuxSaida[9]~58_combout  & (\processador|Reg3|RegSaida [9])))) # 
// (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[9]~58_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~16_combout ),
	.datab(\processador|Reg3|RegSaida [9]),
	.datac(\processador|Reg1|RegSaida [9]),
	.datad(\processador|MUX|MuxSaida[9]~58_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9]~59 .lut_mask = 16'hF588;
defparam \processador|MUX|MuxSaida[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \processador|MUX|MuxSaida[9]~60 (
// Equation(s):
// \processador|MUX|MuxSaida[9]~60_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida [9] & (!\processador|MUX|MuxSaida[1]~14_combout ))) # (!\processador|MUX|MuxSaida[1]~94_combout  & 
// (((\processador|MUX|MuxSaida[1]~14_combout ) # (\processador|MUX|MuxSaida[9]~59_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|Reg5|RegSaida [9]),
	.datac(\processador|MUX|MuxSaida[1]~14_combout ),
	.datad(\processador|MUX|MuxSaida[9]~59_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[9]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9]~60 .lut_mask = 16'h5D58;
defparam \processador|MUX|MuxSaida[9]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[9]~61 (
// Equation(s):
// \processador|MUX|MuxSaida[9]~61_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[9]~60_combout  & ((\processador|Reg4|RegSaida [9]))) # (!\processador|MUX|MuxSaida[9]~60_combout  & (\processador|Reg6|RegSaida [9])))) # 
// (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[9]~60_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg6|RegSaida [9]),
	.datac(\processador|Reg4|RegSaida [9]),
	.datad(\processador|MUX|MuxSaida[9]~60_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[9]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9]~61 .lut_mask = 16'hF588;
defparam \processador|MUX|MuxSaida[9]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[9]~62 (
// Equation(s):
// \processador|MUX|MuxSaida[9]~62_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[9]~61_combout )))) # (!\processador|DINOut~0_combout  & (((\memoria|altsyncram_component|auto_generated|q_a 
// [9]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datad(\processador|MUX|MuxSaida[9]~61_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[9]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9]~62 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[9]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[9] (
// Equation(s):
// \processador|MUX|MuxSaida [9] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[9]~62_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [9]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [9]),
	.datac(\processador|MUX|MuxSaida[9]~62_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [9]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[9] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MuxSaida[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[9]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[9]~feeder_combout  = \processador|MUX|MuxSaida [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [9]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N7
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[9] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [9]));

// Location: M4K_X26_Y21
cycloneii_ram_block \memoria|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processador|Write~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processador|RegDOUT|RegSaida [15],\processador|RegDOUT|RegSaida [14],\processador|RegDOUT|RegSaida [13],\processador|RegDOUT|RegSaida [12],\processador|RegDOUT|RegSaida [11],\processador|RegDOUT|RegSaida [10],\processador|RegDOUT|RegSaida [9],\processador|RegDOUT|RegSaida [8],
\processador|RegDOUT|RegSaida [7],\processador|RegDOUT|RegSaida [6],\processador|RegDOUT|RegSaida [5],\processador|RegDOUT|RegSaida [4],\processador|RegDOUT|RegSaida [3],\processador|RegDOUT|RegSaida [2],\processador|RegDOUT|RegSaida [1],\processador|RegDOUT|RegSaida [0]}),
	.portaaddr({\processador|RegADOut|RegSaida [4],\processador|RegADOut|RegSaida [3],\processador|RegADOut|RegSaida [2],\processador|RegADOut|RegSaida [1],\processador|RegADOut|RegSaida [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memInicializacao.mif";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "MemLPM:memoria|altsyncram:altsyncram_component|altsyncram_9pf1:auto_generated|ALTSYNCRAM";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h01530093019800820000010001830000005001530013014300030118020302010283024301C300DA019100060110014800030108000201000004000000000000;
// synopsys translate_on

// Location: LCFF_X22_Y23_N1
cycloneii_lcell_ff \processador|Reg6|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [15]));

// Location: LCFF_X21_Y23_N15
cycloneii_lcell_ff \processador|Reg5|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [15]));

// Location: LCFF_X24_Y23_N27
cycloneii_lcell_ff \processador|Reg1|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [15]));

// Location: LCFF_X23_Y23_N13
cycloneii_lcell_ff \processador|Reg0|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [15]));

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~88 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~88_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & 
// (\processador|Reg2|RegSaida [15])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [15])))))

	.dataa(\processador|Reg2|RegSaida [15]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [15]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~88 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~89 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~89_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[15]~88_combout  & ((\processador|Reg1|RegSaida [15]))) # (!\processador|MUX|MuxSaida[15]~88_combout  & (\processador|Reg3|RegSaida [15])))) 
// # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[15]~88_combout ))))

	.dataa(\processador|Reg3|RegSaida [15]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg1|RegSaida [15]),
	.datad(\processador|MUX|MuxSaida[15]~88_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~89 .lut_mask = 16'hF388;
defparam \processador|MUX|MuxSaida[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~90 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~90_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (!\processador|MUX|MuxSaida[1]~14_combout  & (\processador|Reg5|RegSaida [15]))) # (!\processador|MUX|MuxSaida[1]~94_combout  & 
// ((\processador|MUX|MuxSaida[1]~14_combout ) # ((\processador|MUX|MuxSaida[15]~89_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg5|RegSaida [15]),
	.datad(\processador|MUX|MuxSaida[15]~89_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~90 .lut_mask = 16'h7564;
defparam \processador|MUX|MuxSaida[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~91 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~91_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[15]~90_combout  & (\processador|Reg4|RegSaida [15])) # (!\processador|MUX|MuxSaida[15]~90_combout  & ((\processador|Reg6|RegSaida [15]))))) 
// # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[15]~90_combout ))))

	.dataa(\processador|Reg4|RegSaida [15]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg6|RegSaida [15]),
	.datad(\processador|MUX|MuxSaida[15]~90_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~91 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MuxSaida[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~92 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~92_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[15]~91_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datad(\processador|MUX|MuxSaida[15]~91_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~92 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[15] (
// Equation(s):
// \processador|MUX|MuxSaida [15] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[15]~92_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [15]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [15]),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[15]~92_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [15]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MuxSaida[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N15
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[15] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [15]));

// Location: LCFF_X24_Y23_N17
cycloneii_lcell_ff \processador|Reg4|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [14]));

// Location: LCFF_X25_Y24_N23
cycloneii_lcell_ff \processador|Reg5|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [14]));

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[14]~85 (
// Equation(s):
// \processador|MUX|MuxSaida[14]~85_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [14]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [14] 
// & \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|Reg6|RegSaida [14]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg5|RegSaida [14]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14]~85 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[14]~86 (
// Equation(s):
// \processador|MUX|MuxSaida[14]~86_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[14]~85_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[14]~85_combout  & 
// ((\processador|Reg4|RegSaida [14]))) # (!\processador|MUX|MuxSaida[14]~85_combout  & (\processador|MUX|MuxSaida[14]~84_combout ))))

	.dataa(\processador|MUX|MuxSaida[14]~84_combout ),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|Reg4|RegSaida [14]),
	.datad(\processador|MUX|MuxSaida[14]~85_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14]~86 .lut_mask = 16'hFC22;
defparam \processador|MUX|MuxSaida[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[14]~87 (
// Equation(s):
// \processador|MUX|MuxSaida[14]~87_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[14]~86_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.datad(\processador|MUX|MuxSaida[14]~86_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14]~87 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \processador|MUX|MuxSaida[14] (
// Equation(s):
// \processador|MUX|MuxSaida [14] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[14]~87_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [14]))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[14]~87_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [14]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[14] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MuxSaida[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N21
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[14] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [14]));

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \processador|Reg6|RegSaida[13]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[13]~feeder_combout  = \processador|MUX|MuxSaida [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [13]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N11
cycloneii_lcell_ff \processador|Reg6|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [13]));

// Location: LCFF_X22_Y24_N1
cycloneii_lcell_ff \processador|Reg4|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [13]));

// Location: LCFF_X20_Y24_N17
cycloneii_lcell_ff \processador|Reg5|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [13]));

// Location: LCFF_X23_Y24_N1
cycloneii_lcell_ff \processador|Reg3|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [13]));

// Location: LCFF_X22_Y24_N19
cycloneii_lcell_ff \processador|Reg1|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [13]));

// Location: LCFF_X23_Y24_N19
cycloneii_lcell_ff \processador|Reg0|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [13]));

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[13]~78 (
// Equation(s):
// \processador|MUX|MuxSaida[13]~78_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & 
// (\processador|Reg2|RegSaida [13])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [13])))))

	.dataa(\processador|Reg2|RegSaida [13]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [13]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13]~78 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[13]~79 (
// Equation(s):
// \processador|MUX|MuxSaida[13]~79_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[13]~78_combout  & ((\processador|Reg1|RegSaida [13]))) # (!\processador|MUX|MuxSaida[13]~78_combout  & (\processador|Reg3|RegSaida [13])))) 
// # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[13]~78_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~16_combout ),
	.datab(\processador|Reg3|RegSaida [13]),
	.datac(\processador|Reg1|RegSaida [13]),
	.datad(\processador|MUX|MuxSaida[13]~78_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13]~79 .lut_mask = 16'hF588;
defparam \processador|MUX|MuxSaida[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneii_lcell_comb \processador|MUX|MuxSaida[13]~80 (
// Equation(s):
// \processador|MUX|MuxSaida[13]~80_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & (((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[1]~94_combout  & 
// (\processador|Reg5|RegSaida [13])) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[13]~79_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg5|RegSaida [13]),
	.datac(\processador|MUX|MuxSaida[1]~94_combout ),
	.datad(\processador|MUX|MuxSaida[13]~79_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13]~80 .lut_mask = 16'h4F4A;
defparam \processador|MUX|MuxSaida[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[13]~81 (
// Equation(s):
// \processador|MUX|MuxSaida[13]~81_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[13]~80_combout  & ((\processador|Reg4|RegSaida [13]))) # (!\processador|MUX|MuxSaida[13]~80_combout  & (\processador|Reg6|RegSaida [13])))) 
// # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[13]~80_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg6|RegSaida [13]),
	.datac(\processador|Reg4|RegSaida [13]),
	.datad(\processador|MUX|MuxSaida[13]~80_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13]~81 .lut_mask = 16'hF588;
defparam \processador|MUX|MuxSaida[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[13]~82 (
// Equation(s):
// \processador|MUX|MuxSaida[13]~82_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[13]~81_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.datad(\processador|MUX|MuxSaida[13]~81_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13]~82 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[13] (
// Equation(s):
// \processador|MUX|MuxSaida [13] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[13]~82_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [13]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[13]~82_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [13]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[13] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MuxSaida[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[13]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[13]~feeder_combout  = \processador|MUX|MuxSaida [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [13]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N17
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[13] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [13]));

// Location: LCFF_X22_Y24_N29
cycloneii_lcell_ff \processador|Reg4|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [12]));

// Location: LCFF_X25_Y24_N7
cycloneii_lcell_ff \processador|Reg5|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [12]));

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \processador|MUX|MuxSaida[12]~75 (
// Equation(s):
// \processador|MUX|MuxSaida[12]~75_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [12]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [12] 
// & \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|Reg6|RegSaida [12]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg5|RegSaida [12]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12]~75 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneii_lcell_comb \processador|Reg0|RegSaida[12]~feeder (
// Equation(s):
// \processador|Reg0|RegSaida[12]~feeder_combout  = \processador|MUX|MuxSaida [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\processador|Reg0|RegSaida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg0|RegSaida[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg0|RegSaida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N29
cycloneii_lcell_ff \processador|Reg0|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg0|RegSaida[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [12]));

// Location: LCFF_X22_Y24_N3
cycloneii_lcell_ff \processador|Reg1|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [12]));

// Location: LCFF_X23_Y23_N3
cycloneii_lcell_ff \processador|Reg2|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [12]));

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[12]~73 (
// Equation(s):
// \processador|MUX|MuxSaida[12]~73_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg3|RegSaida [12]) # ((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|Reg2|RegSaida [12] 
// & \processador|MUX|MuxSaida[1]~17_combout ))))

	.dataa(\processador|Reg3|RegSaida [12]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg2|RegSaida [12]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12]~73 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[12]~74 (
// Equation(s):
// \processador|MUX|MuxSaida[12]~74_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[12]~73_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[12]~73_combout  & 
// ((\processador|Reg1|RegSaida [12]))) # (!\processador|MUX|MuxSaida[12]~73_combout  & (\processador|Reg0|RegSaida [12]))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg0|RegSaida [12]),
	.datac(\processador|Reg1|RegSaida [12]),
	.datad(\processador|MUX|MuxSaida[12]~73_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12]~74 .lut_mask = 16'hFA44;
defparam \processador|MUX|MuxSaida[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[12]~76 (
// Equation(s):
// \processador|MUX|MuxSaida[12]~76_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[12]~75_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[12]~75_combout  & 
// (\processador|Reg4|RegSaida [12])) # (!\processador|MUX|MuxSaida[12]~75_combout  & ((\processador|MUX|MuxSaida[12]~74_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|Reg4|RegSaida [12]),
	.datac(\processador|MUX|MuxSaida[12]~75_combout ),
	.datad(\processador|MUX|MuxSaida[12]~74_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12]~76 .lut_mask = 16'hE5E0;
defparam \processador|MUX|MuxSaida[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[12]~77 (
// Equation(s):
// \processador|MUX|MuxSaida[12]~77_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[12]~76_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.datad(\processador|MUX|MuxSaida[12]~76_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12]~77 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
cycloneii_lcell_comb \processador|MUX|MuxSaida[12] (
// Equation(s):
// \processador|MUX|MuxSaida [12] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[12]~77_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [12]))

	.dataa(\processador|MUX|MuxSaida [12]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[12]~77_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [12]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[12] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MuxSaida[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[12]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[12]~feeder_combout  = \processador|MUX|MuxSaida [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N25
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[12] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [12]));

// Location: LCFF_X22_Y23_N13
cycloneii_lcell_ff \processador|Reg6|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [11]));

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \processador|Reg1|RegSaida[11]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[11]~feeder_combout  = \processador|MUX|MuxSaida [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [11]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N15
cycloneii_lcell_ff \processador|Reg1|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [11]));

// Location: LCFF_X23_Y23_N1
cycloneii_lcell_ff \processador|Reg0|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [11]));

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[11]~68 (
// Equation(s):
// \processador|MUX|MuxSaida[11]~68_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & 
// (\processador|Reg2|RegSaida [11])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [11])))))

	.dataa(\processador|Reg2|RegSaida [11]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [11]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11]~68 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[11]~69 (
// Equation(s):
// \processador|MUX|MuxSaida[11]~69_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[11]~68_combout  & ((\processador|Reg1|RegSaida [11]))) # (!\processador|MUX|MuxSaida[11]~68_combout  & (\processador|Reg3|RegSaida [11])))) 
// # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[11]~68_combout ))))

	.dataa(\processador|Reg3|RegSaida [11]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg1|RegSaida [11]),
	.datad(\processador|MUX|MuxSaida[11]~68_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11]~69 .lut_mask = 16'hF388;
defparam \processador|MUX|MuxSaida[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[11]~70 (
// Equation(s):
// \processador|MUX|MuxSaida[11]~70_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida [11] & (!\processador|MUX|MuxSaida[1]~14_combout ))) # (!\processador|MUX|MuxSaida[1]~94_combout  & 
// (((\processador|MUX|MuxSaida[1]~14_combout ) # (\processador|MUX|MuxSaida[11]~69_combout ))))

	.dataa(\processador|Reg5|RegSaida [11]),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|MUX|MuxSaida[1]~14_combout ),
	.datad(\processador|MUX|MuxSaida[11]~69_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11]~70 .lut_mask = 16'h3B38;
defparam \processador|MUX|MuxSaida[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[11]~71 (
// Equation(s):
// \processador|MUX|MuxSaida[11]~71_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[11]~70_combout  & (\processador|Reg4|RegSaida [11])) # (!\processador|MUX|MuxSaida[11]~70_combout  & ((\processador|Reg6|RegSaida [11]))))) 
// # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[11]~70_combout ))))

	.dataa(\processador|Reg4|RegSaida [11]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg6|RegSaida [11]),
	.datad(\processador|MUX|MuxSaida[11]~70_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11]~71 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MuxSaida[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[11]~72 (
// Equation(s):
// \processador|MUX|MuxSaida[11]~72_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[11]~71_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.datad(\processador|MUX|MuxSaida[11]~71_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[11]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11]~72 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[11]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[11] (
// Equation(s):
// \processador|MUX|MuxSaida [11] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[11]~72_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [11]))

	.dataa(\processador|MUX|MuxSaida [11]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[11]~72_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [11]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[11] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MuxSaida[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y23_N21
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[11] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [11]));

// Location: LCCOMB_X22_Y24_N4
cycloneii_lcell_comb \processador|Reg4|RegSaida[10]~feeder (
// Equation(s):
// \processador|Reg4|RegSaida[10]~feeder_combout  = \processador|MUX|MuxSaida [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [10]),
	.cin(gnd),
	.combout(\processador|Reg4|RegSaida[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg4|RegSaida[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg4|RegSaida[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N5
cycloneii_lcell_ff \processador|Reg4|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg4|RegSaida[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [10]));

// Location: LCFF_X21_Y24_N25
cycloneii_lcell_ff \processador|Reg0|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [10]));

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \processador|Reg3|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [10]));

// Location: LCFF_X22_Y22_N23
cycloneii_lcell_ff \processador|Reg2|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [10]));

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[10]~63 (
// Equation(s):
// \processador|MUX|MuxSaida[10]~63_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[1]~16_combout  & (\processador|Reg3|RegSaida [10])) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg2|RegSaida [10]))))) # 
// (!\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[1]~16_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg3|RegSaida [10]),
	.datac(\processador|Reg2|RegSaida [10]),
	.datad(\processador|MUX|MuxSaida[1]~16_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10]~63 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[10]~64 (
// Equation(s):
// \processador|MUX|MuxSaida[10]~64_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[10]~63_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[10]~63_combout  & 
// (\processador|Reg1|RegSaida [10])) # (!\processador|MUX|MuxSaida[10]~63_combout  & ((\processador|Reg0|RegSaida [10])))))

	.dataa(\processador|Reg1|RegSaida [10]),
	.datab(\processador|MUX|MuxSaida[1]~17_combout ),
	.datac(\processador|Reg0|RegSaida [10]),
	.datad(\processador|MUX|MuxSaida[10]~63_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10]~64 .lut_mask = 16'hEE30;
defparam \processador|MUX|MuxSaida[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N11
cycloneii_lcell_ff \processador|Reg5|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [10]));

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[10]~65 (
// Equation(s):
// \processador|MUX|MuxSaida[10]~65_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [10]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [10] 
// & \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|Reg6|RegSaida [10]),
	.datab(\processador|MUX|MuxSaida[1]~14_combout ),
	.datac(\processador|Reg5|RegSaida [10]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10]~65 .lut_mask = 16'hB8CC;
defparam \processador|MUX|MuxSaida[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[10]~66 (
// Equation(s):
// \processador|MUX|MuxSaida[10]~66_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[10]~65_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[10]~65_combout  & 
// (\processador|Reg4|RegSaida [10])) # (!\processador|MUX|MuxSaida[10]~65_combout  & ((\processador|MUX|MuxSaida[10]~64_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|Reg4|RegSaida [10]),
	.datac(\processador|MUX|MuxSaida[10]~64_combout ),
	.datad(\processador|MUX|MuxSaida[10]~65_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[10]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10]~66 .lut_mask = 16'hEE50;
defparam \processador|MUX|MuxSaida[10]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[10]~67 (
// Equation(s):
// \processador|MUX|MuxSaida[10]~67_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[10]~66_combout )))) # (!\processador|DINOut~0_combout  & 
// (((\memoria|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\processador|DINOut~0_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.datad(\processador|MUX|MuxSaida[10]~66_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10]~67 .lut_mask = 16'hB830;
defparam \processador|MUX|MuxSaida[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[10] (
// Equation(s):
// \processador|MUX|MuxSaida [10] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[10]~67_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [10]))

	.dataa(\processador|MUX|MuxSaida [10]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[10]~67_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [10]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[10] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MuxSaida[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N17
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[10] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [10]));

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \processador|RegI|InstSaida[2] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [2]));

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \processador|Mux20~2 (
// Equation(s):
// \processador|Mux20~2_combout  = (!\processador|RegI|InstSaida [1] & (\processador|RegI|InstSaida [0] & (\processador|RegI|InstSaida [2] & \processador|Mux24~6_combout )))

	.dataa(\processador|RegI|InstSaida [1]),
	.datab(\processador|RegI|InstSaida [0]),
	.datac(\processador|RegI|InstSaida [2]),
	.datad(\processador|Mux24~6_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~2 .lut_mask = 16'h4000;
defparam \processador|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \processador|Mux20~3 (
// Equation(s):
// \processador|Mux20~3_combout  = (\processador|Mux20~2_combout ) # ((\processador|Mux10~2_combout  & (\processador|Mux21~2_combout  & \processador|RegI|InstSaida [5])))

	.dataa(\processador|Mux10~2_combout ),
	.datab(\processador|Mux21~2_combout ),
	.datac(\processador|Mux20~2_combout ),
	.datad(\processador|RegI|InstSaida [5]),
	.cin(gnd),
	.combout(\processador|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~3 .lut_mask = 16'hF8F0;
defparam \processador|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~94 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~94_combout  = (!\processador|Tstep|CounterSaida [1] & (\processador|Tstep|CounterSaida [2] & ((\processador|Mux20~3_combout ) # (\processador|Mux19~1_combout ))))

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|Mux20~3_combout ),
	.datad(\processador|Mux19~1_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~94 .lut_mask = 16'h4440;
defparam \processador|MUX|MuxSaida[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \processador|Reg5|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [7]));

// Location: LCFF_X23_Y24_N13
cycloneii_lcell_ff \processador|Reg3|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [7]));

// Location: LCFF_X23_Y24_N3
cycloneii_lcell_ff \processador|Reg0|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [7]));

// Location: LCCOMB_X23_Y24_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[7]~48 (
// Equation(s):
// \processador|MUX|MuxSaida[7]~48_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & (\processador|Reg2|RegSaida 
// [7])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [7])))))

	.dataa(\processador|Reg2|RegSaida [7]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [7]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7]~48 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[7]~49 (
// Equation(s):
// \processador|MUX|MuxSaida[7]~49_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[7]~48_combout  & (\processador|Reg1|RegSaida [7])) # (!\processador|MUX|MuxSaida[7]~48_combout  & ((\processador|Reg3|RegSaida [7]))))) # 
// (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[7]~48_combout ))))

	.dataa(\processador|Reg1|RegSaida [7]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg3|RegSaida [7]),
	.datad(\processador|MUX|MuxSaida[7]~48_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7]~49 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MuxSaida[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[7]~50 (
// Equation(s):
// \processador|MUX|MuxSaida[7]~50_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & (!\processador|MUX|MuxSaida[1]~94_combout )) # (!\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida 
// [7])) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[7]~49_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|Reg5|RegSaida [7]),
	.datad(\processador|MUX|MuxSaida[7]~49_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7]~50 .lut_mask = 16'h7362;
defparam \processador|MUX|MuxSaida[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[7]~51 (
// Equation(s):
// \processador|MUX|MuxSaida[7]~51_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[7]~50_combout  & (\processador|Reg4|RegSaida [7])) # (!\processador|MUX|MuxSaida[7]~50_combout  & ((\processador|Reg6|RegSaida [7]))))) # 
// (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[7]~50_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg4|RegSaida [7]),
	.datac(\processador|Reg6|RegSaida [7]),
	.datad(\processador|MUX|MuxSaida[7]~50_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7]~51 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[7]~52 (
// Equation(s):
// \processador|MUX|MuxSaida[7]~52_combout  = (\processador|DINOut~0_combout  & (((\processador|MUX|MuxSaida[0]~5_combout  & \processador|MUX|MuxSaida[7]~51_combout )))) # (!\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a 
// [7]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|MUX|MuxSaida[0]~5_combout ),
	.datad(\processador|MUX|MuxSaida[7]~51_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7]~52 .lut_mask = 16'hE222;
defparam \processador|MUX|MuxSaida[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[7] (
// Equation(s):
// \processador|MUX|MuxSaida [7] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[7]~52_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [7]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [7]),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[7]~52_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [7]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[7] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MuxSaida[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \processador|RegDOUT|RegSaida[7]~feeder (
// Equation(s):
// \processador|RegDOUT|RegSaida[7]~feeder_combout  = \processador|MUX|MuxSaida [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [7]),
	.cin(gnd),
	.combout(\processador|RegDOUT|RegSaida[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegDOUT|RegSaida[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegDOUT|RegSaida[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [7]));

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \processador|RegI|InstSaida[1] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [1]));

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \processador|Mux24~7 (
// Equation(s):
// \processador|Mux24~7_combout  = (\processador|RegI|InstSaida [0] & !\processador|RegI|InstSaida [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|RegI|InstSaida [0]),
	.datad(\processador|RegI|InstSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~7 .lut_mask = 16'h00F0;
defparam \processador|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \processador|Mux24~8 (
// Equation(s):
// \processador|Mux24~8_combout  = (!\processador|RegI|InstSaida [2] & (\processador|Mux24~7_combout  & ((\processador|Mux24~3_combout ) # (\processador|Mux24~5_combout ))))

	.dataa(\processador|RegI|InstSaida [2]),
	.datab(\processador|Mux24~7_combout ),
	.datac(\processador|Mux24~3_combout ),
	.datad(\processador|Mux24~5_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~8 .lut_mask = 16'h4440;
defparam \processador|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \processador|Mux24~9 (
// Equation(s):
// \processador|Mux24~9_combout  = (\processador|Mux24~8_combout ) # ((!\processador|RegI|InstSaida [5] & (\processador|Mux10~2_combout  & \processador|Mux21~2_combout )))

	.dataa(\processador|RegI|InstSaida [5]),
	.datab(\processador|Mux10~2_combout ),
	.datac(\processador|Mux21~2_combout ),
	.datad(\processador|Mux24~8_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~9 .lut_mask = 16'hFF40;
defparam \processador|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~16 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~16_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux22~4_combout ) # ((\processador|MUX|MuxSaida[1]~15_combout  & \processador|Mux24~9_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~15_combout ),
	.datab(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datac(\processador|Mux24~9_combout ),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~16 .lut_mask = 16'hCC80;
defparam \processador|MUX|MuxSaida[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[6]~43 (
// Equation(s):
// \processador|MUX|MuxSaida[6]~43_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[1]~16_combout  & (\processador|Reg3|RegSaida [6])) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg2|RegSaida [6]))))) # 
// (!\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[1]~16_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg3|RegSaida [6]),
	.datac(\processador|Reg2|RegSaida [6]),
	.datad(\processador|MUX|MuxSaida[1]~16_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6]~43 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[6]~44 (
// Equation(s):
// \processador|MUX|MuxSaida[6]~44_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[6]~43_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[6]~43_combout  & (\processador|Reg1|RegSaida 
// [6])) # (!\processador|MUX|MuxSaida[6]~43_combout  & ((\processador|Reg0|RegSaida [6])))))

	.dataa(\processador|MUX|MuxSaida[1]~17_combout ),
	.datab(\processador|Reg1|RegSaida [6]),
	.datac(\processador|Reg0|RegSaida [6]),
	.datad(\processador|MUX|MuxSaida[6]~43_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6]~44 .lut_mask = 16'hEE50;
defparam \processador|MUX|MuxSaida[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N19
cycloneii_lcell_ff \processador|Reg4|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [6]));

// Location: LCFF_X24_Y20_N27
cycloneii_lcell_ff \processador|Reg6|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [6]));

// Location: LCFF_X24_Y20_N9
cycloneii_lcell_ff \processador|Reg5|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [6]));

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \processador|MUX|MuxSaida[6]~45 (
// Equation(s):
// \processador|MUX|MuxSaida[6]~45_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [6]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [6] & 
// \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg6|RegSaida [6]),
	.datac(\processador|Reg5|RegSaida [6]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6]~45 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MuxSaida[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[6]~46 (
// Equation(s):
// \processador|MUX|MuxSaida[6]~46_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[6]~45_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[6]~45_combout  & ((\processador|Reg4|RegSaida 
// [6]))) # (!\processador|MUX|MuxSaida[6]~45_combout  & (\processador|MUX|MuxSaida[6]~44_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|MUX|MuxSaida[6]~44_combout ),
	.datac(\processador|Reg4|RegSaida [6]),
	.datad(\processador|MUX|MuxSaida[6]~45_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6]~46 .lut_mask = 16'hFA44;
defparam \processador|MUX|MuxSaida[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \processador|MUX|MuxSaida[6]~47 (
// Equation(s):
// \processador|MUX|MuxSaida[6]~47_combout  = (\processador|DINOut~0_combout  & (((\processador|MUX|MuxSaida[0]~5_combout  & \processador|MUX|MuxSaida[6]~46_combout )))) # (!\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a 
// [6]))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datac(\processador|MUX|MuxSaida[0]~5_combout ),
	.datad(\processador|MUX|MuxSaida[6]~46_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6]~47 .lut_mask = 16'hE444;
defparam \processador|MUX|MuxSaida[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[6] (
// Equation(s):
// \processador|MUX|MuxSaida [6] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[6]~47_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [6]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [6]),
	.datac(\processador|MUX|MuxSaida[6]~47_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [6]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[6] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MuxSaida[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N3
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [6]));

// Location: LCFF_X23_Y22_N9
cycloneii_lcell_ff \processador|RegI|InstSaida[5] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [5]));

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \processador|Mux11~0 (
// Equation(s):
// \processador|Mux11~0_combout  = (!\processador|RegI|InstSaida [3] & (!\processador|RegI|InstSaida [4] & (\processador|RegI|InstSaida [5] & \processador|Mux15~3_combout )))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux15~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux11~0 .lut_mask = 16'h1000;
defparam \processador|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \processador|Reg4|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [5]));

// Location: LCFF_X24_Y20_N25
cycloneii_lcell_ff \processador|Reg6|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [5]));

// Location: LCFF_X23_Y20_N25
cycloneii_lcell_ff \processador|Reg1|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [5]));

// Location: LCFF_X23_Y23_N29
cycloneii_lcell_ff \processador|Reg0|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [5]));

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \processador|MUX|MuxSaida[5]~38 (
// Equation(s):
// \processador|MUX|MuxSaida[5]~38_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & (\processador|Reg2|RegSaida 
// [5])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [5])))))

	.dataa(\processador|Reg2|RegSaida [5]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [5]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5]~38 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \processador|MUX|MuxSaida[5]~39 (
// Equation(s):
// \processador|MUX|MuxSaida[5]~39_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[5]~38_combout  & ((\processador|Reg1|RegSaida [5]))) # (!\processador|MUX|MuxSaida[5]~38_combout  & (\processador|Reg3|RegSaida [5])))) # 
// (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[5]~38_combout ))))

	.dataa(\processador|Reg3|RegSaida [5]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg1|RegSaida [5]),
	.datad(\processador|MUX|MuxSaida[5]~38_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5]~39 .lut_mask = 16'hF388;
defparam \processador|MUX|MuxSaida[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \processador|MUX|MuxSaida[5]~40 (
// Equation(s):
// \processador|MUX|MuxSaida[5]~40_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida [5] & (!\processador|MUX|MuxSaida[1]~14_combout ))) # (!\processador|MUX|MuxSaida[1]~94_combout  & 
// (((\processador|MUX|MuxSaida[1]~14_combout ) # (\processador|MUX|MuxSaida[5]~39_combout ))))

	.dataa(\processador|Reg5|RegSaida [5]),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|MUX|MuxSaida[1]~14_combout ),
	.datad(\processador|MUX|MuxSaida[5]~39_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[5]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5]~40 .lut_mask = 16'h3B38;
defparam \processador|MUX|MuxSaida[5]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[5]~41 (
// Equation(s):
// \processador|MUX|MuxSaida[5]~41_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[5]~40_combout  & (\processador|Reg4|RegSaida [5])) # (!\processador|MUX|MuxSaida[5]~40_combout  & ((\processador|Reg6|RegSaida [5]))))) # 
// (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[5]~40_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg4|RegSaida [5]),
	.datac(\processador|Reg6|RegSaida [5]),
	.datad(\processador|MUX|MuxSaida[5]~40_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5]~41 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[5]~42 (
// Equation(s):
// \processador|MUX|MuxSaida[5]~42_combout  = (\processador|DINOut~0_combout  & (((\processador|MUX|MuxSaida[0]~5_combout  & \processador|MUX|MuxSaida[5]~41_combout )))) # (!\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a 
// [5]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\processador|MUX|MuxSaida[0]~5_combout ),
	.datac(\processador|MUX|MuxSaida[5]~41_combout ),
	.datad(\processador|DINOut~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5]~42 .lut_mask = 16'hC0AA;
defparam \processador|MUX|MuxSaida[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[5] (
// Equation(s):
// \processador|MUX|MuxSaida [5] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[5]~42_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [5]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [5]),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[5]~42_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [5]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[5] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MuxSaida[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N29
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [5]));

// Location: LCFF_X24_Y24_N25
cycloneii_lcell_ff \processador|Reg4|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [4]));

// Location: LCFF_X23_Y24_N5
cycloneii_lcell_ff \processador|Reg0|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [4]));

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \processador|Reg3|RegSaida[4]~feeder (
// Equation(s):
// \processador|Reg3|RegSaida[4]~feeder_combout  = \processador|MUX|MuxSaida [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [4]),
	.cin(gnd),
	.combout(\processador|Reg3|RegSaida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg3|RegSaida[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg3|RegSaida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N23
cycloneii_lcell_ff \processador|Reg3|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg3|RegSaida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [4]));

// Location: LCFF_X24_Y24_N19
cycloneii_lcell_ff \processador|Reg2|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [4]));

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \processador|MUX|MuxSaida[4]~33 (
// Equation(s):
// \processador|MUX|MuxSaida[4]~33_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg3|RegSaida [4]) # ((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|Reg2|RegSaida [4] & 
// \processador|MUX|MuxSaida[1]~17_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~16_combout ),
	.datab(\processador|Reg3|RegSaida [4]),
	.datac(\processador|Reg2|RegSaida [4]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4]~33 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MuxSaida[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cycloneii_lcell_comb \processador|MUX|MuxSaida[4]~34 (
// Equation(s):
// \processador|MUX|MuxSaida[4]~34_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[4]~33_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[4]~33_combout  & (\processador|Reg1|RegSaida 
// [4])) # (!\processador|MUX|MuxSaida[4]~33_combout  & ((\processador|Reg0|RegSaida [4])))))

	.dataa(\processador|Reg1|RegSaida [4]),
	.datab(\processador|MUX|MuxSaida[1]~17_combout ),
	.datac(\processador|Reg0|RegSaida [4]),
	.datad(\processador|MUX|MuxSaida[4]~33_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4]~34 .lut_mask = 16'hEE30;
defparam \processador|MUX|MuxSaida[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N21
cycloneii_lcell_ff \processador|Reg6|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [4]));

// Location: LCFF_X24_Y20_N31
cycloneii_lcell_ff \processador|Reg5|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [4]));

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[4]~35 (
// Equation(s):
// \processador|MUX|MuxSaida[4]~35_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [4]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [4] & 
// \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg6|RegSaida [4]),
	.datac(\processador|Reg5|RegSaida [4]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4]~35 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MuxSaida[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[4]~36 (
// Equation(s):
// \processador|MUX|MuxSaida[4]~36_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[4]~35_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[4]~35_combout  & (\processador|Reg4|RegSaida 
// [4])) # (!\processador|MUX|MuxSaida[4]~35_combout  & ((\processador|MUX|MuxSaida[4]~34_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~94_combout ),
	.datab(\processador|Reg4|RegSaida [4]),
	.datac(\processador|MUX|MuxSaida[4]~34_combout ),
	.datad(\processador|MUX|MuxSaida[4]~35_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4]~36 .lut_mask = 16'hEE50;
defparam \processador|MUX|MuxSaida[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[4]~37 (
// Equation(s):
// \processador|MUX|MuxSaida[4]~37_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[4]~36_combout )))) # (!\processador|DINOut~0_combout  & (((\memoria|altsyncram_component|auto_generated|q_a 
// [4]))))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|MUX|MuxSaida[0]~5_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datad(\processador|MUX|MuxSaida[4]~36_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4]~37 .lut_mask = 16'hD850;
defparam \processador|MUX|MuxSaida[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[4] (
// Equation(s):
// \processador|MUX|MuxSaida [4] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[4]~37_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [4]))

	.dataa(\processador|MUX|MuxSaida [4]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[4]~37_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [4]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[4] .lut_mask = 16'hF0AA;
defparam \processador|MUX|MuxSaida[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \processador|RegADOut|RegSaida[4]~feeder (
// Equation(s):
// \processador|RegADOut|RegSaida[4]~feeder_combout  = \processador|MUX|MuxSaida [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [4]),
	.cin(gnd),
	.combout(\processador|RegADOut|RegSaida[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegADOut|RegSaida[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegADOut|RegSaida[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \processador|RegADOut|RegSaida[4] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegADOut|RegSaida[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [4]));

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \processador|Reg4|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [3]));

// Location: LCFF_X25_Y24_N31
cycloneii_lcell_ff \processador|Reg6|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [3]));

// Location: LCFF_X25_Y24_N13
cycloneii_lcell_ff \processador|Reg5|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [3]));

// Location: LCFF_X25_Y23_N1
cycloneii_lcell_ff \processador|Reg3|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [3]));

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \processador|Reg0|RegSaida[3]~feeder (
// Equation(s):
// \processador|Reg0|RegSaida[3]~feeder_combout  = \processador|MUX|MuxSaida [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [3]),
	.cin(gnd),
	.combout(\processador|Reg0|RegSaida[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg0|RegSaida[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg0|RegSaida[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N17
cycloneii_lcell_ff \processador|Reg0|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg0|RegSaida[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [3]));

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[3]~28 (
// Equation(s):
// \processador|MUX|MuxSaida[3]~28_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (\processador|Reg2|RegSaida [3] & ((!\processador|MUX|MuxSaida[1]~16_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|Reg0|RegSaida [3]) # 
// (\processador|MUX|MuxSaida[1]~16_combout ))))

	.dataa(\processador|Reg2|RegSaida [3]),
	.datab(\processador|Reg0|RegSaida [3]),
	.datac(\processador|MUX|MuxSaida[1]~17_combout ),
	.datad(\processador|MUX|MuxSaida[1]~16_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3]~28 .lut_mask = 16'h0FAC;
defparam \processador|MUX|MuxSaida[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[3]~29 (
// Equation(s):
// \processador|MUX|MuxSaida[3]~29_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[3]~28_combout  & (\processador|Reg1|RegSaida [3])) # (!\processador|MUX|MuxSaida[3]~28_combout  & ((\processador|Reg3|RegSaida [3]))))) # 
// (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[3]~28_combout ))))

	.dataa(\processador|Reg1|RegSaida [3]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg3|RegSaida [3]),
	.datad(\processador|MUX|MuxSaida[3]~28_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3]~29 .lut_mask = 16'hBBC0;
defparam \processador|MUX|MuxSaida[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[3]~30 (
// Equation(s):
// \processador|MUX|MuxSaida[3]~30_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & (!\processador|MUX|MuxSaida[1]~94_combout )) # (!\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida 
// [3])) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[3]~29_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|Reg5|RegSaida [3]),
	.datad(\processador|MUX|MuxSaida[3]~29_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3]~30 .lut_mask = 16'h7362;
defparam \processador|MUX|MuxSaida[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[3]~31 (
// Equation(s):
// \processador|MUX|MuxSaida[3]~31_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[3]~30_combout  & (\processador|Reg4|RegSaida [3])) # (!\processador|MUX|MuxSaida[3]~30_combout  & ((\processador|Reg6|RegSaida [3]))))) # 
// (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[3]~30_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg4|RegSaida [3]),
	.datac(\processador|Reg6|RegSaida [3]),
	.datad(\processador|MUX|MuxSaida[3]~30_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3]~31 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[3]~32 (
// Equation(s):
// \processador|MUX|MuxSaida[3]~32_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[3]~31_combout )))) # (!\processador|DINOut~0_combout  & (((\memoria|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datac(\processador|DINOut~0_combout ),
	.datad(\processador|MUX|MuxSaida[3]~31_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3]~32 .lut_mask = 16'hAC0C;
defparam \processador|MUX|MuxSaida[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[3] (
// Equation(s):
// \processador|MUX|MuxSaida [3] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[3]~32_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [3]))

	.dataa(\processador|MUX|MuxSaida [3]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[3]~32_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [3]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[3] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MuxSaida[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N17
cycloneii_lcell_ff \processador|RegADOut|RegSaida[3] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [3]));

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \processador|RegI|InstSaida[0] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [0]));

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \processador|Mux18~10 (
// Equation(s):
// \processador|Mux18~10_combout  = (\processador|Mux18~4_combout  & (((!\processador|RegI|InstSaida [2]) # (!\processador|RegI|InstSaida [1])) # (!\processador|RegI|InstSaida [0])))

	.dataa(\processador|Mux18~4_combout ),
	.datab(\processador|RegI|InstSaida [0]),
	.datac(\processador|RegI|InstSaida [1]),
	.datad(\processador|RegI|InstSaida [2]),
	.cin(gnd),
	.combout(\processador|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~10 .lut_mask = 16'h2AAA;
defparam \processador|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \processador|Mux18~5 (
// Equation(s):
// \processador|Mux18~5_combout  = (\processador|Tstep|CounterSaida [2] & ((\processador|RegI|InstSaida [8]) # ((\processador|RegI|InstSaida [7] & \processador|RegI|InstSaida [6]))))

	.dataa(\processador|RegI|InstSaida [8]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(\processador|RegI|InstSaida [6]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~5 .lut_mask = 16'hEA00;
defparam \processador|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \processador|Mux18~6 (
// Equation(s):
// \processador|Mux18~6_combout  = (\processador|Mux18~3_combout ) # ((\processador|Mux18~10_combout ) # ((\processador|RegI|InstSaida [9] & \processador|Mux18~5_combout )))

	.dataa(\processador|RegI|InstSaida [9]),
	.datab(\processador|Mux18~3_combout ),
	.datac(\processador|Mux18~10_combout ),
	.datad(\processador|Mux18~5_combout ),
	.cin(gnd),
	.combout(\processador|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~6 .lut_mask = 16'hFEFC;
defparam \processador|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \processador|Mux9~2 (
// Equation(s):
// \processador|Mux9~2_combout  = (\processador|RegI|InstSaida [4] & \processador|RegI|InstSaida [5])

	.dataa(vcc),
	.datab(\processador|RegI|InstSaida [4]),
	.datac(vcc),
	.datad(\processador|RegI|InstSaida [5]),
	.cin(gnd),
	.combout(\processador|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux9~2 .lut_mask = 16'hCC00;
defparam \processador|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \processador|Mux18~9 (
// Equation(s):
// \processador|Mux18~9_combout  = (\processador|Mux18~6_combout ) # ((\processador|Mux18~8_combout  & ((!\processador|Mux9~2_combout ) # (!\processador|RegI|InstSaida [3]))))

	.dataa(\processador|Mux18~8_combout ),
	.datab(\processador|Mux18~6_combout ),
	.datac(\processador|RegI|InstSaida [3]),
	.datad(\processador|Mux9~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~9 .lut_mask = 16'hCEEE;
defparam \processador|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[0]~5 (
// Equation(s):
// \processador|MUX|MuxSaida[0]~5_combout  = (\processador|Mux18~9_combout  & (((!\processador|WideOr27~0_combout ) # (!\processador|Tstep|CounterSaida [2])) # (!\Display6_Tstep_Q|Decoder0~0_combout )))

	.dataa(\Display6_Tstep_Q|Decoder0~0_combout ),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|WideOr27~0_combout ),
	.datad(\processador|Mux18~9_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[0]~5 .lut_mask = 16'h7F00;
defparam \processador|MUX|MuxSaida[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \processador|Reg6|RegSaida[2]~feeder (
// Equation(s):
// \processador|Reg6|RegSaida[2]~feeder_combout  = \processador|MUX|MuxSaida [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [2]),
	.cin(gnd),
	.combout(\processador|Reg6|RegSaida[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg6|RegSaida[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg6|RegSaida[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N17
cycloneii_lcell_ff \processador|Reg6|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg6|RegSaida[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [2]));

// Location: LCFF_X24_Y20_N15
cycloneii_lcell_ff \processador|Reg5|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [2]));

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \processador|MUX|MuxSaida[2]~25 (
// Equation(s):
// \processador|MUX|MuxSaida[2]~25_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|Reg6|RegSaida [2]) # ((!\processador|MUX|MuxSaida[1]~94_combout )))) # (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|Reg5|RegSaida [2] & 
// \processador|MUX|MuxSaida[1]~94_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg6|RegSaida [2]),
	.datac(\processador|Reg5|RegSaida [2]),
	.datad(\processador|MUX|MuxSaida[1]~94_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2]~25 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MuxSaida[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N17
cycloneii_lcell_ff \processador|Reg0|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [2]));

// Location: LCFF_X23_Y24_N31
cycloneii_lcell_ff \processador|Reg3|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [2]));

// Location: LCFF_X24_Y24_N31
cycloneii_lcell_ff \processador|Reg2|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [2]));

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[2]~23 (
// Equation(s):
// \processador|MUX|MuxSaida[2]~23_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|Reg3|RegSaida [2]) # ((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|Reg2|RegSaida [2] & 
// \processador|MUX|MuxSaida[1]~17_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~16_combout ),
	.datab(\processador|Reg3|RegSaida [2]),
	.datac(\processador|Reg2|RegSaida [2]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2]~23 .lut_mask = 16'hD8AA;
defparam \processador|MUX|MuxSaida[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[2]~24 (
// Equation(s):
// \processador|MUX|MuxSaida[2]~24_combout  = (\processador|MUX|MuxSaida[1]~17_combout  & (((\processador|MUX|MuxSaida[2]~23_combout )))) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|MUX|MuxSaida[2]~23_combout  & (\processador|Reg1|RegSaida 
// [2])) # (!\processador|MUX|MuxSaida[2]~23_combout  & ((\processador|Reg0|RegSaida [2])))))

	.dataa(\processador|Reg1|RegSaida [2]),
	.datab(\processador|MUX|MuxSaida[1]~17_combout ),
	.datac(\processador|Reg0|RegSaida [2]),
	.datad(\processador|MUX|MuxSaida[2]~23_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2]~24 .lut_mask = 16'hEE30;
defparam \processador|MUX|MuxSaida[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[2]~26 (
// Equation(s):
// \processador|MUX|MuxSaida[2]~26_combout  = (\processador|MUX|MuxSaida[1]~94_combout  & (((\processador|MUX|MuxSaida[2]~25_combout )))) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[2]~25_combout  & (\processador|Reg4|RegSaida 
// [2])) # (!\processador|MUX|MuxSaida[2]~25_combout  & ((\processador|MUX|MuxSaida[2]~24_combout )))))

	.dataa(\processador|Reg4|RegSaida [2]),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|MUX|MuxSaida[2]~25_combout ),
	.datad(\processador|MUX|MuxSaida[2]~24_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2]~26 .lut_mask = 16'hE3E0;
defparam \processador|MUX|MuxSaida[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \processador|MUX|MuxSaida[2]~27 (
// Equation(s):
// \processador|MUX|MuxSaida[2]~27_combout  = (\processador|DINOut~0_combout  & (((\processador|MUX|MuxSaida[0]~5_combout  & \processador|MUX|MuxSaida[2]~26_combout )))) # (!\processador|DINOut~0_combout  & (\memoria|altsyncram_component|auto_generated|q_a 
// [2]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datab(\processador|DINOut~0_combout ),
	.datac(\processador|MUX|MuxSaida[0]~5_combout ),
	.datad(\processador|MUX|MuxSaida[2]~26_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2]~27 .lut_mask = 16'hE222;
defparam \processador|MUX|MuxSaida[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \processador|MUX|MuxSaida[2] (
// Equation(s):
// \processador|MUX|MuxSaida [2] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[2]~27_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [2]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [2]),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[2]~27_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [2]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[2] .lut_mask = 16'hFC0C;
defparam \processador|MUX|MuxSaida[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \processador|RegADOut|RegSaida[2]~feeder (
// Equation(s):
// \processador|RegADOut|RegSaida[2]~feeder_combout  = \processador|MUX|MuxSaida [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [2]),
	.cin(gnd),
	.combout(\processador|RegADOut|RegSaida[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegADOut|RegSaida[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegADOut|RegSaida[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N31
cycloneii_lcell_ff \processador|RegADOut|RegSaida[2] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegADOut|RegSaida[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [2]));

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \processador|RegI|InstSaida[8] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [8]));

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \processador|Mux25~2 (
// Equation(s):
// \processador|Mux25~2_combout  = (\processador|RegI|InstSaida [6] & ((\processador|RegI|InstSaida [7] & (!\processador|RegI|InstSaida [9] & !\processador|Tstep|CounterSaida [0])) # (!\processador|RegI|InstSaida [7] & ((!\processador|Tstep|CounterSaida [0]) 
// # (!\processador|RegI|InstSaida [9]))))) # (!\processador|RegI|InstSaida [6] & (((!\processador|Tstep|CounterSaida [0]))))

	.dataa(\processador|RegI|InstSaida [6]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(\processador|RegI|InstSaida [9]),
	.datad(\processador|Tstep|CounterSaida [0]),
	.cin(gnd),
	.combout(\processador|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~2 .lut_mask = 16'h027F;
defparam \processador|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \processador|Mux25~3 (
// Equation(s):
// \processador|Mux25~3_combout  = (\processador|Mux25~2_combout  & ((!\processador|RegI|InstSaida [8]) # (!\processador|RegI|InstSaida [9])))

	.dataa(\processador|RegI|InstSaida [9]),
	.datab(\processador|RegI|InstSaida [8]),
	.datac(vcc),
	.datad(\processador|Mux25~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~3 .lut_mask = 16'h7700;
defparam \processador|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \processador|Mux23~4 (
// Equation(s):
// \processador|Mux23~4_combout  = (!\processador|RegI|InstSaida [3] & (!\processador|Mux24~2_combout  & (!\processador|RegI|InstSaida [5] & \processador|RegI|InstSaida [4])))

	.dataa(\processador|RegI|InstSaida [3]),
	.datab(\processador|Mux24~2_combout ),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|RegI|InstSaida [4]),
	.cin(gnd),
	.combout(\processador|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~4 .lut_mask = 16'h0100;
defparam \processador|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \processador|Mux23~5 (
// Equation(s):
// \processador|Mux23~5_combout  = (!\processador|Mux24~3_combout  & (\processador|Mux25~3_combout  & (\processador|Mux23~4_combout  & !\processador|Mux24~5_combout )))

	.dataa(\processador|Mux24~3_combout ),
	.datab(\processador|Mux25~3_combout ),
	.datac(\processador|Mux23~4_combout ),
	.datad(\processador|Mux24~5_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~5 .lut_mask = 16'h0040;
defparam \processador|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \processador|Mux23~6 (
// Equation(s):
// \processador|Mux23~6_combout  = (\processador|Tstep|CounterSaida [1]) # (((!\processador|Mux23~3_combout  & !\processador|Mux23~5_combout )) # (!\processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Mux23~3_combout ),
	.datab(\processador|Tstep|CounterSaida [1]),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Mux23~5_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~6 .lut_mask = 16'hCFDF;
defparam \processador|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \processador|Mux25~4 (
// Equation(s):
// \processador|Mux25~4_combout  = (!\processador|RegI|InstSaida [2] & (!\processador|RegI|InstSaida [0] & (!\processador|RegI|InstSaida [1] & \processador|Mux24~6_combout )))

	.dataa(\processador|RegI|InstSaida [2]),
	.datab(\processador|RegI|InstSaida [0]),
	.datac(\processador|RegI|InstSaida [1]),
	.datad(\processador|Mux24~6_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~4 .lut_mask = 16'h0100;
defparam \processador|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \processador|Mux25~5 (
// Equation(s):
// \processador|Mux25~5_combout  = (\processador|Mux25~4_combout ) # ((!\processador|RegI|InstSaida [4] & (\processador|Mux21~3_combout  & !\processador|RegI|InstSaida [5])))

	.dataa(\processador|RegI|InstSaida [4]),
	.datab(\processador|Mux21~3_combout ),
	.datac(\processador|RegI|InstSaida [5]),
	.datad(\processador|Mux25~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~5 .lut_mask = 16'hFF04;
defparam \processador|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \processador|Mux25~6 (
// Equation(s):
// \processador|Mux25~6_combout  = (\processador|Mux25~5_combout  & (\processador|Tstep|CounterSaida [2] & !\processador|Tstep|CounterSaida [1]))

	.dataa(vcc),
	.datab(\processador|Mux25~5_combout ),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux25~6 .lut_mask = 16'h00C0;
defparam \processador|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~12 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~12_combout  = (\processador|Mux20~4_combout  & (!\processador|Mux21~6_combout  & (\processador|Mux23~6_combout  & !\processador|Mux25~6_combout )))

	.dataa(\processador|Mux20~4_combout ),
	.datab(\processador|Mux21~6_combout ),
	.datac(\processador|Mux23~6_combout ),
	.datad(\processador|Mux25~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~12 .lut_mask = 16'h0020;
defparam \processador|MUX|MuxSaida[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \processador|Mux22~5 (
// Equation(s):
// \processador|Mux22~5_combout  = (!\processador|Tstep|CounterSaida [1] & (\processador|Tstep|CounterSaida [2] & \processador|Mux22~4_combout ))

	.dataa(vcc),
	.datab(\processador|Tstep|CounterSaida [1]),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Mux22~4_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~5 .lut_mask = 16'h3000;
defparam \processador|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \processador|Mux24~11 (
// Equation(s):
// \processador|Mux24~11_combout  = (\processador|Mux24~9_combout  & (\processador|Tstep|CounterSaida [2] & !\processador|Tstep|CounterSaida [1]))

	.dataa(vcc),
	.datab(\processador|Mux24~9_combout ),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~11 .lut_mask = 16'h00C0;
defparam \processador|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~11 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~11_combout  = (\processador|Mux19~2_combout  & (!\processador|Mux22~5_combout  & (\processador|Mux18~9_combout  & !\processador|Mux24~11_combout ))) # (!\processador|Mux19~2_combout  & ((\processador|Mux22~5_combout  & 
// (\processador|Mux18~9_combout  & !\processador|Mux24~11_combout )) # (!\processador|Mux22~5_combout  & (\processador|Mux18~9_combout  $ (!\processador|Mux24~11_combout )))))

	.dataa(\processador|Mux19~2_combout ),
	.datab(\processador|Mux22~5_combout ),
	.datac(\processador|Mux18~9_combout ),
	.datad(\processador|Mux24~11_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~11 .lut_mask = 16'h1061;
defparam \processador|MUX|MuxSaida[15]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \processador|Mux19~2 (
// Equation(s):
// \processador|Mux19~2_combout  = (\Display6_Tstep_Q|WideOr4~1_combout  & ((\processador|Mux19~0_combout ) # ((\processador|Mux21~3_combout  & \processador|Mux9~2_combout ))))

	.dataa(\processador|Mux21~3_combout ),
	.datab(\processador|Mux19~0_combout ),
	.datac(\processador|Mux9~2_combout ),
	.datad(\Display6_Tstep_Q|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~2 .lut_mask = 16'hEC00;
defparam \processador|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~8 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~8_combout  = (\processador|Mux20~4_combout  & ((\processador|Mux21~6_combout  & (\processador|Mux23~6_combout  & !\processador|Mux25~6_combout )) # (!\processador|Mux21~6_combout  & (\processador|Mux23~6_combout  $ 
// (!\processador|Mux25~6_combout ))))) # (!\processador|Mux20~4_combout  & (!\processador|Mux21~6_combout  & (\processador|Mux23~6_combout  & !\processador|Mux25~6_combout )))

	.dataa(\processador|Mux20~4_combout ),
	.datab(\processador|Mux21~6_combout ),
	.datac(\processador|Mux23~6_combout ),
	.datad(\processador|Mux25~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~8 .lut_mask = 16'h2092;
defparam \processador|MUX|MuxSaida[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~9 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~9_combout  = (\processador|MUX|MuxSaida[15]~93_combout  & (!\processador|Mux19~2_combout  & (\processador|Mux18~9_combout  & \processador|MUX|MuxSaida[15]~8_combout )))

	.dataa(\processador|MUX|MuxSaida[15]~93_combout ),
	.datab(\processador|Mux19~2_combout ),
	.datac(\processador|Mux18~9_combout ),
	.datad(\processador|MUX|MuxSaida[15]~8_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~9 .lut_mask = 16'h2000;
defparam \processador|MUX|MuxSaida[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \processador|MUX|MuxSaida[15]~13 (
// Equation(s):
// \processador|MUX|MuxSaida[15]~13_combout  = (\processador|MUX|MuxSaida[15]~10_combout ) # ((\processador|MUX|MuxSaida[15]~9_combout ) # ((\processador|MUX|MuxSaida[15]~12_combout  & \processador|MUX|MuxSaida[15]~11_combout )))

	.dataa(\processador|MUX|MuxSaida[15]~10_combout ),
	.datab(\processador|MUX|MuxSaida[15]~12_combout ),
	.datac(\processador|MUX|MuxSaida[15]~11_combout ),
	.datad(\processador|MUX|MuxSaida[15]~9_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~13 .lut_mask = 16'hFFEA;
defparam \processador|MUX|MuxSaida[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \processador|MUX|MuxSaida[15]~13clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processador|MUX|MuxSaida[15]~13_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ));
// synopsys translate_off
defparam \processador|MUX|MuxSaida[15]~13clkctrl .clock_type = "global clock";
defparam \processador|MUX|MuxSaida[15]~13clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X24_Y24_N17
cycloneii_lcell_ff \processador|Reg4|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg4|RegSaida [1]));

// Location: LCFF_X25_Y24_N1
cycloneii_lcell_ff \processador|Reg6|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [1]));

// Location: LCFF_X25_Y24_N3
cycloneii_lcell_ff \processador|Reg5|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [1]));

// Location: LCFF_X24_Y23_N1
cycloneii_lcell_ff \processador|Reg1|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [1]));

// Location: LCFF_X23_Y24_N25
cycloneii_lcell_ff \processador|Reg3|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg3|RegSaida [1]));

// Location: LCFF_X23_Y24_N11
cycloneii_lcell_ff \processador|Reg0|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [1]));

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~18 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~18_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & (((!\processador|MUX|MuxSaida[1]~17_combout )))) # (!\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~17_combout  & (\processador|Reg2|RegSaida 
// [1])) # (!\processador|MUX|MuxSaida[1]~17_combout  & ((\processador|Reg0|RegSaida [1])))))

	.dataa(\processador|Reg2|RegSaida [1]),
	.datab(\processador|MUX|MuxSaida[1]~16_combout ),
	.datac(\processador|Reg0|RegSaida [1]),
	.datad(\processador|MUX|MuxSaida[1]~17_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~18 .lut_mask = 16'h22FC;
defparam \processador|MUX|MuxSaida[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~19 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~19_combout  = (\processador|MUX|MuxSaida[1]~16_combout  & ((\processador|MUX|MuxSaida[1]~18_combout  & (\processador|Reg1|RegSaida [1])) # (!\processador|MUX|MuxSaida[1]~18_combout  & ((\processador|Reg3|RegSaida [1]))))) # 
// (!\processador|MUX|MuxSaida[1]~16_combout  & (((\processador|MUX|MuxSaida[1]~18_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~16_combout ),
	.datab(\processador|Reg1|RegSaida [1]),
	.datac(\processador|Reg3|RegSaida [1]),
	.datad(\processador|MUX|MuxSaida[1]~18_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~19 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~20 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~20_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & (!\processador|MUX|MuxSaida[1]~94_combout )) # (!\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[1]~94_combout  & (\processador|Reg5|RegSaida 
// [1])) # (!\processador|MUX|MuxSaida[1]~94_combout  & ((\processador|MUX|MuxSaida[1]~19_combout )))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|MUX|MuxSaida[1]~94_combout ),
	.datac(\processador|Reg5|RegSaida [1]),
	.datad(\processador|MUX|MuxSaida[1]~19_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~20 .lut_mask = 16'h7362;
defparam \processador|MUX|MuxSaida[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~21 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~21_combout  = (\processador|MUX|MuxSaida[1]~14_combout  & ((\processador|MUX|MuxSaida[1]~20_combout  & (\processador|Reg4|RegSaida [1])) # (!\processador|MUX|MuxSaida[1]~20_combout  & ((\processador|Reg6|RegSaida [1]))))) # 
// (!\processador|MUX|MuxSaida[1]~14_combout  & (((\processador|MUX|MuxSaida[1]~20_combout ))))

	.dataa(\processador|MUX|MuxSaida[1]~14_combout ),
	.datab(\processador|Reg4|RegSaida [1]),
	.datac(\processador|Reg6|RegSaida [1]),
	.datad(\processador|MUX|MuxSaida[1]~20_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~21 .lut_mask = 16'hDDA0;
defparam \processador|MUX|MuxSaida[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \processador|MUX|MuxSaida[1]~22 (
// Equation(s):
// \processador|MUX|MuxSaida[1]~22_combout  = (\processador|DINOut~0_combout  & (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|MuxSaida[1]~21_combout )))) # (!\processador|DINOut~0_combout  & (((\memoria|altsyncram_component|auto_generated|q_a 
// [1]))))

	.dataa(\processador|MUX|MuxSaida[0]~5_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\processador|DINOut~0_combout ),
	.datad(\processador|MUX|MuxSaida[1]~21_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1]~22 .lut_mask = 16'hAC0C;
defparam \processador|MUX|MuxSaida[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[1] (
// Equation(s):
// \processador|MUX|MuxSaida [1] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[1]~22_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [1]))

	.dataa(\processador|MUX|MuxSaida [1]),
	.datab(vcc),
	.datac(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.datad(\processador|MUX|MuxSaida[1]~22_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [1]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[1] .lut_mask = 16'hFA0A;
defparam \processador|MUX|MuxSaida[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \processador|RegADOut|RegSaida[1]~feeder (
// Equation(s):
// \processador|RegADOut|RegSaida[1]~feeder_combout  = \processador|MUX|MuxSaida [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [1]),
	.cin(gnd),
	.combout(\processador|RegADOut|RegSaida[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegADOut|RegSaida[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|RegADOut|RegSaida[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N9
cycloneii_lcell_ff \processador|RegADOut|RegSaida[1] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegADOut|RegSaida[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [1]));

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \processador|RegI|InstSaida[9] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [9]));

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \processador|WideOr1~0 (
// Equation(s):
// \processador|WideOr1~0_combout  = (\processador|RegI|InstSaida [7]) # ((\processador|RegI|InstSaida [9]) # ((\processador|RegI|InstSaida [6] & \processador|RegI|InstSaida [8])))

	.dataa(\processador|RegI|InstSaida [6]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(\processador|RegI|InstSaida [9]),
	.datad(\processador|RegI|InstSaida [8]),
	.cin(gnd),
	.combout(\processador|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideOr1~0 .lut_mask = 16'hFEFC;
defparam \processador|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \processador|Mux26~0 (
// Equation(s):
// \processador|Mux26~0_combout  = (!\processador|Tstep|CounterSaida [0] & (!\processador|Tstep|CounterSaida [1] & ((!\processador|WideOr1~0_combout ) # (!\processador|Tstep|CounterSaida [2]))))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|WideOr1~0_combout ),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\processador|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux26~0 .lut_mask = 16'h0015;
defparam \processador|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N5
cycloneii_lcell_ff \processador|RegADOut|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [0]));

// Location: LCFF_X23_Y22_N23
cycloneii_lcell_ff \processador|RegI|InstSaida[7] (
	.clk(\KEY~combout [1]),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [7]));

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \processador|WideOr36~0 (
// Equation(s):
// \processador|WideOr36~0_combout  = (\processador|RegI|InstSaida [8] & (!\processador|RegI|InstSaida [9] & ((\processador|RegI|InstSaida [6]) # (\processador|RegI|InstSaida [7])))) # (!\processador|RegI|InstSaida [8] & ((\processador|RegI|InstSaida [6] & 
// (!\processador|RegI|InstSaida [7])) # (!\processador|RegI|InstSaida [6] & ((\processador|RegI|InstSaida [9])))))

	.dataa(\processador|RegI|InstSaida [6]),
	.datab(\processador|RegI|InstSaida [7]),
	.datac(\processador|RegI|InstSaida [8]),
	.datad(\processador|RegI|InstSaida [9]),
	.cin(gnd),
	.combout(\processador|WideOr36~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideOr36~0 .lut_mask = 16'h07E2;
defparam \processador|WideOr36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \processador|Mux16~1 (
// Equation(s):
// \processador|Mux16~1_combout  = (!\processador|RegI|InstSaida [9] & ((\processador|Mux16~0_combout ) # ((!\processador|RegI|InstSaida [8] & \processador|Mux15~0_combout ))))

	.dataa(\processador|RegI|InstSaida [9]),
	.datab(\processador|RegI|InstSaida [8]),
	.datac(\processador|Mux15~0_combout ),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~1 .lut_mask = 16'h5510;
defparam \processador|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \processador|Mux16~2 (
// Equation(s):
// \processador|Mux16~2_combout  = (\processador|Tstep|CounterSaida [2] & ((\processador|Mux16~1_combout ) # ((\Display6_Tstep_Q|Decoder0~0_combout  & \processador|WideOr36~0_combout ))))

	.dataa(\processador|Tstep|CounterSaida [2]),
	.datab(\Display6_Tstep_Q|Decoder0~0_combout ),
	.datac(\processador|WideOr36~0_combout ),
	.datad(\processador|Mux16~1_combout ),
	.cin(gnd),
	.combout(\processador|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~2 .lut_mask = 16'hAA80;
defparam \processador|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N27
cycloneii_lcell_ff \processador|RegDOUT|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegDOUT|RegSaida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux16~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegDOUT|RegSaida [0]));

// Location: LCFF_X23_Y22_N31
cycloneii_lcell_ff \processador|RegI|InstSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display6_Tstep_Q|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegI|InstSaida [6]));

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \processador|WideOr27~0 (
// Equation(s):
// \processador|WideOr27~0_combout  = (\processador|RegI|InstSaida [8] & (!\processador|RegI|InstSaida [9] & ((\processador|RegI|InstSaida [6]) # (\processador|RegI|InstSaida [7])))) # (!\processador|RegI|InstSaida [8] & (\processador|RegI|InstSaida [9] & 
// ((!\processador|RegI|InstSaida [7]) # (!\processador|RegI|InstSaida [6]))))

	.dataa(\processador|RegI|InstSaida [8]),
	.datab(\processador|RegI|InstSaida [6]),
	.datac(\processador|RegI|InstSaida [9]),
	.datad(\processador|RegI|InstSaida [7]),
	.cin(gnd),
	.combout(\processador|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|WideOr27~0 .lut_mask = 16'h1A58;
defparam \processador|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \processador|ula|LessThan0~2 (
// Equation(s):
// \processador|ula|LessThan0~2_combout  = (\processador|MUX|MuxSaida [11]) # ((\processador|MUX|MuxSaida [10]) # ((\processador|MUX|MuxSaida [9]) # (\processador|MUX|MuxSaida [8])))

	.dataa(\processador|MUX|MuxSaida [11]),
	.datab(\processador|MUX|MuxSaida [10]),
	.datac(\processador|MUX|MuxSaida [9]),
	.datad(\processador|MUX|MuxSaida [8]),
	.cin(gnd),
	.combout(\processador|ula|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \processador|ula|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \processador|ula|LessThan0~1 (
// Equation(s):
// \processador|ula|LessThan0~1_combout  = (\processador|MUX|MuxSaida [6]) # ((\processador|MUX|MuxSaida [7]) # ((\processador|MUX|MuxSaida [5]) # (\processador|MUX|MuxSaida [4])))

	.dataa(\processador|MUX|MuxSaida [6]),
	.datab(\processador|MUX|MuxSaida [7]),
	.datac(\processador|MUX|MuxSaida [5]),
	.datad(\processador|MUX|MuxSaida [4]),
	.cin(gnd),
	.combout(\processador|ula|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \processador|ula|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \processador|ula|LessThan0~0 (
// Equation(s):
// \processador|ula|LessThan0~0_combout  = (\processador|MUX|MuxSaida [0]) # ((\processador|MUX|MuxSaida [3]) # ((\processador|MUX|MuxSaida [2]) # (\processador|MUX|MuxSaida [1])))

	.dataa(\processador|MUX|MuxSaida [0]),
	.datab(\processador|MUX|MuxSaida [3]),
	.datac(\processador|MUX|MuxSaida [2]),
	.datad(\processador|MUX|MuxSaida [1]),
	.cin(gnd),
	.combout(\processador|ula|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \processador|ula|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \processador|ula|LessThan0~4 (
// Equation(s):
// \processador|ula|LessThan0~4_combout  = (\processador|ula|LessThan0~3_combout ) # ((\processador|ula|LessThan0~2_combout ) # ((\processador|ula|LessThan0~1_combout ) # (\processador|ula|LessThan0~0_combout )))

	.dataa(\processador|ula|LessThan0~3_combout ),
	.datab(\processador|ula|LessThan0~2_combout ),
	.datac(\processador|ula|LessThan0~1_combout ),
	.datad(\processador|ula|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\processador|ula|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \processador|ula|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \processador|ula|Mux0~0 (
// Equation(s):
// \processador|ula|Mux0~0_combout  = (\processador|RegI|InstSaida [8] & (((\processador|MUX|MuxSaida [0])))) # (!\processador|RegI|InstSaida [8] & (\processador|Mux24~10_combout  & ((\processador|ula|LessThan0~4_combout ))))

	.dataa(\processador|Mux24~10_combout ),
	.datab(\processador|RegI|InstSaida [8]),
	.datac(\processador|MUX|MuxSaida [0]),
	.datad(\processador|ula|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\processador|ula|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|ula|Mux0~0 .lut_mask = 16'hE2C0;
defparam \processador|ula|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \processador|ula|ResultadoULA[0] (
// Equation(s):
// \processador|ula|ResultadoULA [0] = (\processador|WideOr27~0_combout  & ((\processador|ula|Mux0~0_combout ))) # (!\processador|WideOr27~0_combout  & (\processador|ula|ResultadoULA [0]))

	.dataa(vcc),
	.datab(\processador|ula|ResultadoULA [0]),
	.datac(\processador|WideOr27~0_combout ),
	.datad(\processador|ula|Mux0~0_combout ),
	.cin(gnd),
	.combout(\processador|ula|ResultadoULA [0]),
	.cout());
// synopsys translate_off
defparam \processador|ula|ResultadoULA[0] .lut_mask = 16'hFC0C;
defparam \processador|ula|ResultadoULA[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneii_lcell_comb \processador|RegG|RegSaida[0]~3 (
// Equation(s):
// \processador|RegG|RegSaida[0]~3_combout  = (\processador|Tstep|CounterSaida [0] & (\processador|Tstep|CounterSaida [2] & (!\processador|Tstep|CounterSaida [1] & \processador|WideOr27~0_combout )))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|WideOr27~0_combout ),
	.cin(gnd),
	.combout(\processador|RegG|RegSaida[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegG|RegSaida[0]~3 .lut_mask = 16'h0800;
defparam \processador|RegG|RegSaida[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneii_lcell_comb \processador|RegG|RegSaida[0]~2 (
// Equation(s):
// \processador|RegG|RegSaida[0]~2_combout  = (\processador|RegG|RegSaida[0]~3_combout  & (\processador|ula|ResultadoULA [0])) # (!\processador|RegG|RegSaida[0]~3_combout  & ((\processador|RegG|RegSaida [0])))

	.dataa(vcc),
	.datab(\processador|ula|ResultadoULA [0]),
	.datac(\processador|RegG|RegSaida [0]),
	.datad(\processador|RegG|RegSaida[0]~3_combout ),
	.cin(gnd),
	.combout(\processador|RegG|RegSaida[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|RegG|RegSaida[0]~2 .lut_mask = 16'hCCF0;
defparam \processador|RegG|RegSaida[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N19
cycloneii_lcell_ff \processador|RegG|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|RegG|RegSaida[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegG|RegSaida [0]));

// Location: LCCOMB_X20_Y22_N16
cycloneii_lcell_comb \processador|MUX|MuxSaida[0]~4 (
// Equation(s):
// \processador|MUX|MuxSaida[0]~4_combout  = (\processador|WideOr27~0_combout  & (\processador|RegG|RegSaida [0] & (\Display6_Tstep_Q|Decoder0~0_combout  & \processador|Tstep|CounterSaida [2])))

	.dataa(\processador|WideOr27~0_combout ),
	.datab(\processador|RegG|RegSaida [0]),
	.datac(\Display6_Tstep_Q|Decoder0~0_combout ),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[0]~4 .lut_mask = 16'h8000;
defparam \processador|MUX|MuxSaida[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \processador|Reg1|RegSaida[0]~feeder (
// Equation(s):
// \processador|Reg1|RegSaida[0]~feeder_combout  = \processador|MUX|MuxSaida [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|MUX|MuxSaida [0]),
	.cin(gnd),
	.combout(\processador|Reg1|RegSaida[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Reg1|RegSaida[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|Reg1|RegSaida[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N1
cycloneii_lcell_ff \processador|Reg1|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|Reg1|RegSaida[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg1|RegSaida [0]));

// Location: LCFF_X21_Y22_N15
cycloneii_lcell_ff \processador|Reg0|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg0|RegSaida [0]));

// Location: LCCOMB_X21_Y22_N14
cycloneii_lcell_comb \processador|MUX|Selector0~6 (
// Equation(s):
// \processador|MUX|Selector0~6_combout  = (\processador|Mux24~11_combout  & (\processador|Reg1|RegSaida [0] & ((!\processador|Mux25~6_combout )))) # (!\processador|Mux24~11_combout  & (((\processador|Reg0|RegSaida [0] & \processador|Mux25~6_combout ))))

	.dataa(\processador|Mux24~11_combout ),
	.datab(\processador|Reg1|RegSaida [0]),
	.datac(\processador|Reg0|RegSaida [0]),
	.datad(\processador|Mux25~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~6 .lut_mask = 16'h5088;
defparam \processador|MUX|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N7
cycloneii_lcell_ff \processador|Reg2|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg2|RegSaida [0]));

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \processador|MUX|Selector0~4 (
// Equation(s):
// \processador|MUX|Selector0~4_combout  = (\processador|Mux22~5_combout  & (\processador|Reg3|RegSaida [0] & ((\processador|Mux23~6_combout )))) # (!\processador|Mux22~5_combout  & (((\processador|Reg2|RegSaida [0] & !\processador|Mux23~6_combout ))))

	.dataa(\processador|Reg3|RegSaida [0]),
	.datab(\processador|Mux22~5_combout ),
	.datac(\processador|Reg2|RegSaida [0]),
	.datad(\processador|Mux23~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~4 .lut_mask = 16'h8830;
defparam \processador|MUX|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneii_lcell_comb \processador|MUX|Selector0~5 (
// Equation(s):
// \processador|MUX|Selector0~5_combout  = (\processador|MUX|Selector0~4_combout  & (((!\processador|Mux24~9_combout  & !\processador|Mux25~5_combout )) # (!\Display6_Tstep_Q|WideOr4~1_combout )))

	.dataa(\Display6_Tstep_Q|WideOr4~1_combout ),
	.datab(\processador|Mux24~9_combout ),
	.datac(\processador|Mux25~5_combout ),
	.datad(\processador|MUX|Selector0~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~5 .lut_mask = 16'h5700;
defparam \processador|MUX|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneii_lcell_comb \processador|MUX|Selector0~7 (
// Equation(s):
// \processador|MUX|Selector0~7_combout  = (\processador|MUX|Selector0~5_combout ) # ((\processador|Mux23~6_combout  & (!\processador|Mux22~5_combout  & \processador|MUX|Selector0~6_combout )))

	.dataa(\processador|Mux23~6_combout ),
	.datab(\processador|Mux22~5_combout ),
	.datac(\processador|MUX|Selector0~6_combout ),
	.datad(\processador|MUX|Selector0~5_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~7 .lut_mask = 16'hFF20;
defparam \processador|MUX|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N27
cycloneii_lcell_ff \processador|Reg6|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg6|RegSaida [0]));

// Location: LCFF_X20_Y22_N31
cycloneii_lcell_ff \processador|Reg5|RegSaida[0] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Reg5|RegSaida [0]));

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \processador|Mux20~4 (
// Equation(s):
// \processador|Mux20~4_combout  = (\processador|Tstep|CounterSaida [1]) # ((!\processador|Mux20~3_combout ) # (!\processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Tstep|CounterSaida [1]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [2]),
	.datad(\processador|Mux20~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~4 .lut_mask = 16'hAFFF;
defparam \processador|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneii_lcell_comb \processador|MUX|Selector0~2 (
// Equation(s):
// \processador|MUX|Selector0~2_combout  = (\processador|Mux19~2_combout  & (\processador|Reg6|RegSaida [0] & ((\processador|Mux20~4_combout )))) # (!\processador|Mux19~2_combout  & (((\processador|Reg5|RegSaida [0] & !\processador|Mux20~4_combout ))))

	.dataa(\processador|Mux19~2_combout ),
	.datab(\processador|Reg6|RegSaida [0]),
	.datac(\processador|Reg5|RegSaida [0]),
	.datad(\processador|Mux20~4_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~2 .lut_mask = 16'h8850;
defparam \processador|MUX|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneii_lcell_comb \processador|MUX|Selector0~0 (
// Equation(s):
// \processador|MUX|Selector0~0_combout  = (!\processador|Mux24~11_combout  & (!\processador|Mux22~5_combout  & (\processador|Mux23~6_combout  & !\processador|Mux25~6_combout )))

	.dataa(\processador|Mux24~11_combout ),
	.datab(\processador|Mux22~5_combout ),
	.datac(\processador|Mux23~6_combout ),
	.datad(\processador|Mux25~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~0 .lut_mask = 16'h0010;
defparam \processador|MUX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneii_lcell_comb \processador|MUX|Selector0~3 (
// Equation(s):
// \processador|MUX|Selector0~3_combout  = (\processador|MUX|Selector0~0_combout  & ((\processador|Mux21~6_combout  & (\processador|MUX|Selector0~1_combout )) # (!\processador|Mux21~6_combout  & ((\processador|MUX|Selector0~2_combout )))))

	.dataa(\processador|MUX|Selector0~1_combout ),
	.datab(\processador|Mux21~6_combout ),
	.datac(\processador|MUX|Selector0~2_combout ),
	.datad(\processador|MUX|Selector0~0_combout ),
	.cin(gnd),
	.combout(\processador|MUX|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|Selector0~3 .lut_mask = 16'hB800;
defparam \processador|MUX|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneii_lcell_comb \processador|MUX|MuxSaida[0]~6 (
// Equation(s):
// \processador|MUX|MuxSaida[0]~6_combout  = (\processador|MUX|MuxSaida[0]~5_combout  & ((\processador|MUX|Selector0~3_combout ) # ((\processador|MUX|Selector0~8_combout  & \processador|MUX|Selector0~7_combout ))))

	.dataa(\processador|MUX|Selector0~8_combout ),
	.datab(\processador|MUX|MuxSaida[0]~5_combout ),
	.datac(\processador|MUX|Selector0~7_combout ),
	.datad(\processador|MUX|Selector0~3_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[0]~6 .lut_mask = 16'hCC80;
defparam \processador|MUX|MuxSaida[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \processador|MUX|MuxSaida[0]~7 (
// Equation(s):
// \processador|MUX|MuxSaida[0]~7_combout  = (\processador|DINOut~0_combout  & ((\processador|MUX|MuxSaida[0]~4_combout ) # ((\processador|MUX|MuxSaida[0]~6_combout )))) # (!\processador|DINOut~0_combout  & (((\memoria|altsyncram_component|auto_generated|q_a 
// [0]))))

	.dataa(\processador|DINOut~0_combout ),
	.datab(\processador|MUX|MuxSaida[0]~4_combout ),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datad(\processador|MUX|MuxSaida[0]~6_combout ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[0]~7 .lut_mask = 16'hFAD8;
defparam \processador|MUX|MuxSaida[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneii_lcell_comb \processador|MUX|MuxSaida[0] (
// Equation(s):
// \processador|MUX|MuxSaida [0] = (GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & ((\processador|MUX|MuxSaida[0]~7_combout ))) # (!GLOBAL(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ) & (\processador|MUX|MuxSaida [0]))

	.dataa(vcc),
	.datab(\processador|MUX|MuxSaida [0]),
	.datac(\processador|MUX|MuxSaida[0]~7_combout ),
	.datad(\processador|MUX|MuxSaida[15]~13clkctrl_outclk ),
	.cin(gnd),
	.combout(\processador|MUX|MuxSaida [0]),
	.cout());
// synopsys translate_off
defparam \processador|MUX|MuxSaida[0] .lut_mask = 16'hF0CC;
defparam \processador|MUX|MuxSaida[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \processador|Write~1 (
// Equation(s):
// \processador|Write~1_combout  = (\processador|RegI|InstSaida [6] & !\processador|RegI|InstSaida [7])

	.dataa(vcc),
	.datab(\processador|RegI|InstSaida [6]),
	.datac(vcc),
	.datad(\processador|RegI|InstSaida [7]),
	.cin(gnd),
	.combout(\processador|Write~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~1 .lut_mask = 16'h00CC;
defparam \processador|Write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \processador|Write~2 (
// Equation(s):
// \processador|Write~2_combout  = (\processador|Write~1_combout  & (\Display6_Tstep_Q|Decoder0~0_combout  & (\processador|Write~0_combout  & \processador|Tstep|CounterSaida [2])))

	.dataa(\processador|Write~1_combout ),
	.datab(\Display6_Tstep_Q|Decoder0~0_combout ),
	.datac(\processador|Write~0_combout ),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\processador|Write~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Write~2 .lut_mask = 16'h8000;
defparam \processador|Write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \Display0_DIN|WideOr6~0 (
// Equation(s):
// \Display0_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [2] & (\memoria|altsyncram_component|auto_generated|q_a [0] & \memoria|altsyncram_component|auto_generated|q_a [1])) # (!\memoria|altsyncram_component|auto_generated|q_a 
// [2] & ((!\memoria|altsyncram_component|auto_generated|q_a [1])))

	.dataa(vcc),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr6~0 .lut_mask = 16'hC033;
defparam \Display0_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \Display0_DIN|WideOr5~0 (
// Equation(s):
// \Display0_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [2]) # ((!\memoria|altsyncram_component|auto_generated|q_a [0] & !\memoria|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr5~0 .lut_mask = 16'hCDCD;
defparam \Display0_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \Display0_DIN|WideOr4~0 (
// Equation(s):
// \Display0_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [0]) # ((!\memoria|altsyncram_component|auto_generated|q_a [1] & \memoria|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr4~0 .lut_mask = 16'hBABA;
defparam \Display0_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \Display0_DIN|WideOr3~0 (
// Equation(s):
// \Display0_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [1] $ (!\memoria|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [0] & (!\memoria|altsyncram_component|auto_generated|q_a [1] & \memoria|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr3~0 .lut_mask = 16'h9292;
defparam \Display0_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \Display0_DIN|Decoder0~0 (
// Equation(s):
// \Display0_DIN|Decoder0~0_combout  = (!\memoria|altsyncram_component|auto_generated|q_a [0] & (\memoria|altsyncram_component|auto_generated|q_a [1] & !\memoria|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|Decoder0~0 .lut_mask = 16'h0404;
defparam \Display0_DIN|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \Display0_DIN|WideOr1~0 (
// Equation(s):
// \Display0_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [0] $ (!\memoria|altsyncram_component|auto_generated|q_a [1])) # (!\memoria|altsyncram_component|auto_generated|q_a [2])

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr1~0 .lut_mask = 16'h9F9F;
defparam \Display0_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \Display0_DIN|WideOr0~0 (
// Equation(s):
// \Display0_DIN|WideOr0~0_combout  = (!\memoria|altsyncram_component|auto_generated|q_a [1] & (\memoria|altsyncram_component|auto_generated|q_a [0] $ (\memoria|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Display0_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display0_DIN|WideOr0~0 .lut_mask = 16'h1212;
defparam \Display0_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \Display1_DIN|WideOr6~0 (
// Equation(s):
// \Display1_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [3] & \memoria|altsyncram_component|auto_generated|q_a [4])) # (!\memoria|altsyncram_component|auto_generated|q_a 
// [5] & ((!\memoria|altsyncram_component|auto_generated|q_a [4])))

	.dataa(vcc),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr6~0 .lut_mask = 16'hC033;
defparam \Display1_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \Display1_DIN|WideOr5~0 (
// Equation(s):
// \Display1_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5]) # ((!\memoria|altsyncram_component|auto_generated|q_a [3] & !\memoria|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr5~0 .lut_mask = 16'hAABB;
defparam \Display1_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \Display1_DIN|WideOr4~0 (
// Equation(s):
// \Display1_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [3]) # ((\memoria|altsyncram_component|auto_generated|q_a [5] & !\memoria|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(vcc),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr4~0 .lut_mask = 16'hFF0A;
defparam \Display1_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \Display1_DIN|WideOr3~0 (
// Equation(s):
// \Display1_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [4] $ (!\memoria|altsyncram_component|auto_generated|q_a [3]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [5] & (!\memoria|altsyncram_component|auto_generated|q_a [4] & \memoria|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(vcc),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr3~0 .lut_mask = 16'hA50A;
defparam \Display1_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \Display1_DIN|Decoder0~0 (
// Equation(s):
// \Display1_DIN|Decoder0~0_combout  = (!\memoria|altsyncram_component|auto_generated|q_a [5] & (\memoria|altsyncram_component|auto_generated|q_a [4] & !\memoria|altsyncram_component|auto_generated|q_a [3]))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(vcc),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Display1_DIN|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|Decoder0~0 .lut_mask = 16'h0050;
defparam \Display1_DIN|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \Display1_DIN|WideOr1~0 (
// Equation(s):
// \Display1_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [3] $ (!\memoria|altsyncram_component|auto_generated|q_a [4])) # (!\memoria|altsyncram_component|auto_generated|q_a [5])

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr1~0 .lut_mask = 16'hDD77;
defparam \Display1_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \Display1_DIN|WideOr0~0 (
// Equation(s):
// \Display1_DIN|WideOr0~0_combout  = (!\memoria|altsyncram_component|auto_generated|q_a [4] & (\memoria|altsyncram_component|auto_generated|q_a [3] $ (\memoria|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Display1_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display1_DIN|WideOr0~0 .lut_mask = 16'h0066;
defparam \Display1_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N28
cycloneii_lcell_comb \Display2_DIN|WideOr6~0 (
// Equation(s):
// \Display2_DIN|WideOr6~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [6] & ((\memoria|altsyncram_component|auto_generated|q_a [9]) # (\memoria|altsyncram_component|auto_generated|q_a [7] $ (\memoria|altsyncram_component|auto_generated|q_a 
// [8])))) # (!\memoria|altsyncram_component|auto_generated|q_a [6] & ((\memoria|altsyncram_component|auto_generated|q_a [7]) # (\memoria|altsyncram_component|auto_generated|q_a [8] $ (\memoria|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr6~0 .lut_mask = 16'hFB6E;
defparam \Display2_DIN|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N30
cycloneii_lcell_comb \Display2_DIN|WideOr5~0 (
// Equation(s):
// \Display2_DIN|WideOr5~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & (!\memoria|altsyncram_component|auto_generated|q_a [8] & ((!\memoria|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [6] & (\memoria|altsyncram_component|auto_generated|q_a [8] $ (!\memoria|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr5~0 .lut_mask = 16'h4032;
defparam \Display2_DIN|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N12
cycloneii_lcell_comb \Display2_DIN|WideOr4~0 (
// Equation(s):
// \Display2_DIN|WideOr4~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & (((\memoria|altsyncram_component|auto_generated|q_a [6] & !\memoria|altsyncram_component|auto_generated|q_a [9])))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [7] & ((\memoria|altsyncram_component|auto_generated|q_a [8] & ((!\memoria|altsyncram_component|auto_generated|q_a [9]))) # (!\memoria|altsyncram_component|auto_generated|q_a [8] & 
// (\memoria|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr4~0 .lut_mask = 16'h10F4;
defparam \Display2_DIN|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N14
cycloneii_lcell_comb \Display2_DIN|WideOr3~0 (
// Equation(s):
// \Display2_DIN|WideOr3~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & ((\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [6])) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [8] & (!\memoria|altsyncram_component|auto_generated|q_a [6] & \memoria|altsyncram_component|auto_generated|q_a [9])))) # (!\memoria|altsyncram_component|auto_generated|q_a [7] & 
// (!\memoria|altsyncram_component|auto_generated|q_a [9] & (\memoria|altsyncram_component|auto_generated|q_a [8] $ (\memoria|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr3~0 .lut_mask = 16'h8294;
defparam \Display2_DIN|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N16
cycloneii_lcell_comb \Display2_DIN|WideOr2~0 (
// Equation(s):
// \Display2_DIN|WideOr2~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [9] & ((\memoria|altsyncram_component|auto_generated|q_a [7]) # (!\memoria|altsyncram_component|auto_generated|q_a 
// [6])))) # (!\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [7] & (!\memoria|altsyncram_component|auto_generated|q_a [6] & !\memoria|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr2~0 .lut_mask = 16'h8C02;
defparam \Display2_DIN|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N10
cycloneii_lcell_comb \Display2_DIN|WideOr1~0 (
// Equation(s):
// \Display2_DIN|WideOr1~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [7] & ((\memoria|altsyncram_component|auto_generated|q_a [6] & ((\memoria|altsyncram_component|auto_generated|q_a [9]))) # 
// (!\memoria|altsyncram_component|auto_generated|q_a [6] & (\memoria|altsyncram_component|auto_generated|q_a [8])))) # (!\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [8] & 
// (\memoria|altsyncram_component|auto_generated|q_a [6] $ (\memoria|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr1~0 .lut_mask = 16'hAC48;
defparam \Display2_DIN|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y16_N20
cycloneii_lcell_comb \Display2_DIN|WideOr0~0 (
// Equation(s):
// \Display2_DIN|WideOr0~0_combout  = (\memoria|altsyncram_component|auto_generated|q_a [8] & (!\memoria|altsyncram_component|auto_generated|q_a [7] & (\memoria|altsyncram_component|auto_generated|q_a [6] $ (!\memoria|altsyncram_component|auto_generated|q_a 
// [9])))) # (!\memoria|altsyncram_component|auto_generated|q_a [8] & (\memoria|altsyncram_component|auto_generated|q_a [6] & (\memoria|altsyncram_component|auto_generated|q_a [7] $ (!\memoria|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Display2_DIN|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display2_DIN|WideOr0~0 .lut_mask = 16'h6014;
defparam \Display2_DIN|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \Display4_AddressOut|WideOr6~0 (
// Equation(s):
// \Display4_AddressOut|WideOr6~0_combout  = (\processador|RegADOut|RegSaida [0] & ((\processador|RegADOut|RegSaida [3]) # (\processador|RegADOut|RegSaida [1] $ (\processador|RegADOut|RegSaida [2])))) # (!\processador|RegADOut|RegSaida [0] & 
// ((\processador|RegADOut|RegSaida [1]) # (\processador|RegADOut|RegSaida [3] $ (\processador|RegADOut|RegSaida [2]))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr6~0 .lut_mask = 16'hBDFA;
defparam \Display4_AddressOut|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \Display4_AddressOut|WideOr5~0 (
// Equation(s):
// \Display4_AddressOut|WideOr5~0_combout  = (\processador|RegADOut|RegSaida [1] & (!\processador|RegADOut|RegSaida [3] & ((!\processador|RegADOut|RegSaida [2])))) # (!\processador|RegADOut|RegSaida [1] & (\processador|RegADOut|RegSaida [0] & 
// (\processador|RegADOut|RegSaida [3] $ (!\processador|RegADOut|RegSaida [2]))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr5~0 .lut_mask = 16'h0854;
defparam \Display4_AddressOut|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \Display4_AddressOut|WideOr4~0 (
// Equation(s):
// \Display4_AddressOut|WideOr4~0_combout  = (\processador|RegADOut|RegSaida [1] & (!\processador|RegADOut|RegSaida [3] & (\processador|RegADOut|RegSaida [0]))) # (!\processador|RegADOut|RegSaida [1] & ((\processador|RegADOut|RegSaida [2] & 
// (!\processador|RegADOut|RegSaida [3])) # (!\processador|RegADOut|RegSaida [2] & ((\processador|RegADOut|RegSaida [0])))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr4~0 .lut_mask = 16'h454C;
defparam \Display4_AddressOut|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \Display4_AddressOut|WideOr3~0 (
// Equation(s):
// \Display4_AddressOut|WideOr3~0_combout  = (\processador|RegADOut|RegSaida [1] & ((\processador|RegADOut|RegSaida [0] & ((\processador|RegADOut|RegSaida [2]))) # (!\processador|RegADOut|RegSaida [0] & (\processador|RegADOut|RegSaida [3] & 
// !\processador|RegADOut|RegSaida [2])))) # (!\processador|RegADOut|RegSaida [1] & (!\processador|RegADOut|RegSaida [3] & (\processador|RegADOut|RegSaida [0] $ (\processador|RegADOut|RegSaida [2]))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr3~0 .lut_mask = 16'hC124;
defparam \Display4_AddressOut|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \Display4_AddressOut|WideOr2~0 (
// Equation(s):
// \Display4_AddressOut|WideOr2~0_combout  = (\processador|RegADOut|RegSaida [3] & (\processador|RegADOut|RegSaida [2] & ((\processador|RegADOut|RegSaida [1]) # (!\processador|RegADOut|RegSaida [0])))) # (!\processador|RegADOut|RegSaida [3] & 
// (!\processador|RegADOut|RegSaida [0] & (\processador|RegADOut|RegSaida [1] & !\processador|RegADOut|RegSaida [2])))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr2~0 .lut_mask = 16'hA210;
defparam \Display4_AddressOut|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \Display4_AddressOut|WideOr1~0 (
// Equation(s):
// \Display4_AddressOut|WideOr1~0_combout  = (\processador|RegADOut|RegSaida [3] & ((\processador|RegADOut|RegSaida [0] & (\processador|RegADOut|RegSaida [1])) # (!\processador|RegADOut|RegSaida [0] & ((\processador|RegADOut|RegSaida [2]))))) # 
// (!\processador|RegADOut|RegSaida [3] & (\processador|RegADOut|RegSaida [2] & (\processador|RegADOut|RegSaida [0] $ (\processador|RegADOut|RegSaida [1]))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr1~0 .lut_mask = 16'hB680;
defparam \Display4_AddressOut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \Display4_AddressOut|WideOr0~0 (
// Equation(s):
// \Display4_AddressOut|WideOr0~0_combout  = (\processador|RegADOut|RegSaida [3] & (\processador|RegADOut|RegSaida [0] & (\processador|RegADOut|RegSaida [1] $ (\processador|RegADOut|RegSaida [2])))) # (!\processador|RegADOut|RegSaida [3] & 
// (!\processador|RegADOut|RegSaida [1] & (\processador|RegADOut|RegSaida [0] $ (\processador|RegADOut|RegSaida [2]))))

	.dataa(\processador|RegADOut|RegSaida [3]),
	.datab(\processador|RegADOut|RegSaida [0]),
	.datac(\processador|RegADOut|RegSaida [1]),
	.datad(\processador|RegADOut|RegSaida [2]),
	.cin(gnd),
	.combout(\Display4_AddressOut|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display4_AddressOut|WideOr0~0 .lut_mask = 16'h0984;
defparam \Display4_AddressOut|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N5
cycloneii_lcell_ff \processador|RegADOut|RegSaida[5] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|MUX|MuxSaida [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [5]));

// Location: LCFF_X22_Y20_N31
cycloneii_lcell_ff \processador|RegADOut|RegSaida[6] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [6]));

// Location: LCFF_X23_Y20_N31
cycloneii_lcell_ff \processador|RegADOut|RegSaida[7] (
	.clk(\KEY[1]~clkctrl_outclk ),
	.datain(\processador|MUX|MuxSaida [7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux26~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|RegADOut|RegSaida [7]));

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \Display5_AddressOut|WideOr6~0 (
// Equation(s):
// \Display5_AddressOut|WideOr6~0_combout  = (\processador|RegADOut|RegSaida [4] & ((\processador|RegADOut|RegSaida [7]) # (\processador|RegADOut|RegSaida [5] $ (\processador|RegADOut|RegSaida [6])))) # (!\processador|RegADOut|RegSaida [4] & 
// ((\processador|RegADOut|RegSaida [5]) # (\processador|RegADOut|RegSaida [6] $ (\processador|RegADOut|RegSaida [7]))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [6]),
	.datac(\processador|RegADOut|RegSaida [7]),
	.datad(\processador|RegADOut|RegSaida [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr6~0 .lut_mask = 16'hF6BE;
defparam \Display5_AddressOut|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \Display5_AddressOut|WideOr5~0 (
// Equation(s):
// \Display5_AddressOut|WideOr5~0_combout  = (\processador|RegADOut|RegSaida [5] & (!\processador|RegADOut|RegSaida [6] & (!\processador|RegADOut|RegSaida [7]))) # (!\processador|RegADOut|RegSaida [5] & (\processador|RegADOut|RegSaida [4] & 
// (\processador|RegADOut|RegSaida [6] $ (!\processador|RegADOut|RegSaida [7]))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [6]),
	.datac(\processador|RegADOut|RegSaida [7]),
	.datad(\processador|RegADOut|RegSaida [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr5~0 .lut_mask = 16'h4302;
defparam \Display5_AddressOut|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \Display5_AddressOut|WideOr4~0 (
// Equation(s):
// \Display5_AddressOut|WideOr4~0_combout  = (\processador|RegADOut|RegSaida [5] & (((!\processador|RegADOut|RegSaida [7] & \processador|RegADOut|RegSaida [4])))) # (!\processador|RegADOut|RegSaida [5] & ((\processador|RegADOut|RegSaida [6] & 
// (!\processador|RegADOut|RegSaida [7])) # (!\processador|RegADOut|RegSaida [6] & ((\processador|RegADOut|RegSaida [4])))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [6]),
	.datac(\processador|RegADOut|RegSaida [7]),
	.datad(\processador|RegADOut|RegSaida [4]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr4~0 .lut_mask = 16'h1F04;
defparam \Display5_AddressOut|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \Display5_AddressOut|WideOr3~0 (
// Equation(s):
// \Display5_AddressOut|WideOr3~0_combout  = (\processador|RegADOut|RegSaida [5] & ((\processador|RegADOut|RegSaida [4] & ((\processador|RegADOut|RegSaida [6]))) # (!\processador|RegADOut|RegSaida [4] & (\processador|RegADOut|RegSaida [7] & 
// !\processador|RegADOut|RegSaida [6])))) # (!\processador|RegADOut|RegSaida [5] & (!\processador|RegADOut|RegSaida [7] & (\processador|RegADOut|RegSaida [4] $ (\processador|RegADOut|RegSaida [6]))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [7]),
	.datac(\processador|RegADOut|RegSaida [4]),
	.datad(\processador|RegADOut|RegSaida [6]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr3~0 .lut_mask = 16'hA118;
defparam \Display5_AddressOut|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \Display5_AddressOut|WideOr2~0 (
// Equation(s):
// \Display5_AddressOut|WideOr2~0_combout  = (\processador|RegADOut|RegSaida [7] & (\processador|RegADOut|RegSaida [6] & ((\processador|RegADOut|RegSaida [5]) # (!\processador|RegADOut|RegSaida [4])))) # (!\processador|RegADOut|RegSaida [7] & 
// (\processador|RegADOut|RegSaida [5] & (!\processador|RegADOut|RegSaida [4] & !\processador|RegADOut|RegSaida [6])))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [7]),
	.datac(\processador|RegADOut|RegSaida [4]),
	.datad(\processador|RegADOut|RegSaida [6]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr2~0 .lut_mask = 16'h8C02;
defparam \Display5_AddressOut|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \Display5_AddressOut|WideOr1~0 (
// Equation(s):
// \Display5_AddressOut|WideOr1~0_combout  = (\processador|RegADOut|RegSaida [5] & ((\processador|RegADOut|RegSaida [4] & (\processador|RegADOut|RegSaida [7])) # (!\processador|RegADOut|RegSaida [4] & ((\processador|RegADOut|RegSaida [6]))))) # 
// (!\processador|RegADOut|RegSaida [5] & (\processador|RegADOut|RegSaida [6] & (\processador|RegADOut|RegSaida [7] $ (\processador|RegADOut|RegSaida [4]))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [7]),
	.datac(\processador|RegADOut|RegSaida [4]),
	.datad(\processador|RegADOut|RegSaida [6]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr1~0 .lut_mask = 16'h9E80;
defparam \Display5_AddressOut|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \Display5_AddressOut|WideOr0~0 (
// Equation(s):
// \Display5_AddressOut|WideOr0~0_combout  = (\processador|RegADOut|RegSaida [7] & (\processador|RegADOut|RegSaida [4] & (\processador|RegADOut|RegSaida [5] $ (\processador|RegADOut|RegSaida [6])))) # (!\processador|RegADOut|RegSaida [7] & 
// (!\processador|RegADOut|RegSaida [5] & (\processador|RegADOut|RegSaida [4] $ (\processador|RegADOut|RegSaida [6]))))

	.dataa(\processador|RegADOut|RegSaida [5]),
	.datab(\processador|RegADOut|RegSaida [7]),
	.datac(\processador|RegADOut|RegSaida [4]),
	.datad(\processador|RegADOut|RegSaida [6]),
	.cin(gnd),
	.combout(\Display5_AddressOut|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display5_AddressOut|WideOr0~0 .lut_mask = 16'h4190;
defparam \Display5_AddressOut|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr6~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr6~0_combout  = (\processador|Tstep|CounterSaida [1] & (\processador|Tstep|CounterSaida [0] & \processador|Tstep|CounterSaida [2])) # (!\processador|Tstep|CounterSaida [1] & ((!\processador|Tstep|CounterSaida [2])))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr6~0 .lut_mask = 16'hA00F;
defparam \Display6_Tstep_Q|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr5~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr5~0_combout  = (\processador|Tstep|CounterSaida [2]) # ((!\processador|Tstep|CounterSaida [0] & !\processador|Tstep|CounterSaida [1]))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr5~0 .lut_mask = 16'hFF05;
defparam \Display6_Tstep_Q|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr4~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr4~0_combout  = (\processador|Tstep|CounterSaida [0]) # ((\processador|Tstep|CounterSaida [2] & !\processador|Tstep|CounterSaida [1]))

	.dataa(vcc),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|Tstep|CounterSaida [0]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr4~0 .lut_mask = 16'hF0FC;
defparam \Display6_Tstep_Q|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr3~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr3~0_combout  = (\processador|Tstep|CounterSaida [0] & (\processador|Tstep|CounterSaida [1] $ (!\processador|Tstep|CounterSaida [2]))) # (!\processador|Tstep|CounterSaida [0] & (!\processador|Tstep|CounterSaida [1] & 
// \processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr3~0 .lut_mask = 16'hA50A;
defparam \Display6_Tstep_Q|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneii_lcell_comb \Display6_Tstep_Q|Decoder0~1 (
// Equation(s):
// \Display6_Tstep_Q|Decoder0~1_combout  = (!\processador|Tstep|CounterSaida [0] & (\processador|Tstep|CounterSaida [1] & !\processador|Tstep|CounterSaida [2]))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|Decoder0~1 .lut_mask = 16'h0050;
defparam \Display6_Tstep_Q|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr1~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr1~0_combout  = (\processador|Tstep|CounterSaida [0] $ (!\processador|Tstep|CounterSaida [1])) # (!\processador|Tstep|CounterSaida [2])

	.dataa(vcc),
	.datab(\processador|Tstep|CounterSaida [2]),
	.datac(\processador|Tstep|CounterSaida [0]),
	.datad(\processador|Tstep|CounterSaida [1]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr1~0 .lut_mask = 16'hF33F;
defparam \Display6_Tstep_Q|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneii_lcell_comb \Display6_Tstep_Q|WideOr0~0 (
// Equation(s):
// \Display6_Tstep_Q|WideOr0~0_combout  = (!\processador|Tstep|CounterSaida [1] & (\processador|Tstep|CounterSaida [0] $ (\processador|Tstep|CounterSaida [2])))

	.dataa(\processador|Tstep|CounterSaida [0]),
	.datab(vcc),
	.datac(\processador|Tstep|CounterSaida [1]),
	.datad(\processador|Tstep|CounterSaida [2]),
	.cin(gnd),
	.combout(\Display6_Tstep_Q|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display6_Tstep_Q|WideOr0~0 .lut_mask = 16'h050A;
defparam \Display6_Tstep_Q|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N4
cycloneii_lcell_comb \Display7_BusWires|WideOr6~0 (
// Equation(s):
// \Display7_BusWires|WideOr6~0_combout  = (\processador|MUX|MuxSaida [12] & ((\processador|MUX|MuxSaida [15]) # (\processador|MUX|MuxSaida [14] $ (\processador|MUX|MuxSaida [13])))) # (!\processador|MUX|MuxSaida [12] & ((\processador|MUX|MuxSaida [13]) # 
// (\processador|MUX|MuxSaida [14] $ (\processador|MUX|MuxSaida [15]))))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [15]),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr6~0 .lut_mask = 16'hF6DE;
defparam \Display7_BusWires|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \Display7_BusWires|WideOr5~0 (
// Equation(s):
// \Display7_BusWires|WideOr5~0_combout  = (\processador|MUX|MuxSaida [13] & (!\processador|MUX|MuxSaida [15] & ((!\processador|MUX|MuxSaida [14])))) # (!\processador|MUX|MuxSaida [13] & (\processador|MUX|MuxSaida [12] & (\processador|MUX|MuxSaida [15] $ 
// (!\processador|MUX|MuxSaida [14]))))

	.dataa(\processador|MUX|MuxSaida [13]),
	.datab(\processador|MUX|MuxSaida [15]),
	.datac(\processador|MUX|MuxSaida [12]),
	.datad(\processador|MUX|MuxSaida [14]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr5~0 .lut_mask = 16'h4032;
defparam \Display7_BusWires|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N10
cycloneii_lcell_comb \Display7_BusWires|WideOr4~0 (
// Equation(s):
// \Display7_BusWires|WideOr4~0_combout  = (\processador|MUX|MuxSaida [13] & (((!\processador|MUX|MuxSaida [15] & \processador|MUX|MuxSaida [12])))) # (!\processador|MUX|MuxSaida [13] & ((\processador|MUX|MuxSaida [14] & (!\processador|MUX|MuxSaida [15])) # 
// (!\processador|MUX|MuxSaida [14] & ((\processador|MUX|MuxSaida [12])))))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [15]),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr4~0 .lut_mask = 16'h1F02;
defparam \Display7_BusWires|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \Display7_BusWires|WideOr3~0 (
// Equation(s):
// \Display7_BusWires|WideOr3~0_combout  = (\processador|MUX|MuxSaida [13] & ((\processador|MUX|MuxSaida [12] & ((\processador|MUX|MuxSaida [14]))) # (!\processador|MUX|MuxSaida [12] & (\processador|MUX|MuxSaida [15] & !\processador|MUX|MuxSaida [14])))) # 
// (!\processador|MUX|MuxSaida [13] & (!\processador|MUX|MuxSaida [15] & (\processador|MUX|MuxSaida [12] $ (\processador|MUX|MuxSaida [14]))))

	.dataa(\processador|MUX|MuxSaida [13]),
	.datab(\processador|MUX|MuxSaida [15]),
	.datac(\processador|MUX|MuxSaida [12]),
	.datad(\processador|MUX|MuxSaida [14]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr3~0 .lut_mask = 16'hA118;
defparam \Display7_BusWires|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N16
cycloneii_lcell_comb \Display7_BusWires|WideOr2~0 (
// Equation(s):
// \Display7_BusWires|WideOr2~0_combout  = (\processador|MUX|MuxSaida [14] & (\processador|MUX|MuxSaida [15] & ((\processador|MUX|MuxSaida [13]) # (!\processador|MUX|MuxSaida [12])))) # (!\processador|MUX|MuxSaida [14] & (\processador|MUX|MuxSaida [13] & 
// (!\processador|MUX|MuxSaida [15] & !\processador|MUX|MuxSaida [12])))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [15]),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr2~0 .lut_mask = 16'h80A4;
defparam \Display7_BusWires|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N22
cycloneii_lcell_comb \Display7_BusWires|WideOr1~0 (
// Equation(s):
// \Display7_BusWires|WideOr1~0_combout  = (\processador|MUX|MuxSaida [13] & ((\processador|MUX|MuxSaida [12] & ((\processador|MUX|MuxSaida [15]))) # (!\processador|MUX|MuxSaida [12] & (\processador|MUX|MuxSaida [14])))) # (!\processador|MUX|MuxSaida [13] & 
// (\processador|MUX|MuxSaida [14] & (\processador|MUX|MuxSaida [15] $ (\processador|MUX|MuxSaida [12]))))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [15]),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \Display7_BusWires|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N12
cycloneii_lcell_comb \Display7_BusWires|WideOr0~0 (
// Equation(s):
// \Display7_BusWires|WideOr0~0_combout  = (\processador|MUX|MuxSaida [14] & (!\processador|MUX|MuxSaida [13] & (\processador|MUX|MuxSaida [15] $ (!\processador|MUX|MuxSaida [12])))) # (!\processador|MUX|MuxSaida [14] & (\processador|MUX|MuxSaida [12] & 
// (\processador|MUX|MuxSaida [13] $ (!\processador|MUX|MuxSaida [15]))))

	.dataa(\processador|MUX|MuxSaida [14]),
	.datab(\processador|MUX|MuxSaida [13]),
	.datac(\processador|MUX|MuxSaida [15]),
	.datad(\processador|MUX|MuxSaida [12]),
	.cin(gnd),
	.combout(\Display7_BusWires|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Display7_BusWires|WideOr0~0 .lut_mask = 16'h6102;
defparam \Display7_BusWires|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\processador|MUX|MuxSaida [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\processador|MUX|MuxSaida [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\processador|MUX|MuxSaida [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\processador|MUX|MuxSaida [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\processador|MUX|MuxSaida [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\processador|MUX|MuxSaida [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\processador|MUX|MuxSaida [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\processador|MUX|MuxSaida [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\processador|MUX|MuxSaida [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\processador|MUX|MuxSaida [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\processador|MUX|MuxSaida [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\processador|MUX|MuxSaida [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\processador|MUX|MuxSaida [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\processador|MUX|MuxSaida [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\processador|MUX|MuxSaida [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\processador|MUX|MuxSaida [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\processador|Mux16~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\processador|Write~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\Display0_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(!\Display0_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\Display0_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\Display0_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\Display0_DIN|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(!\Display0_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\Display0_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\Display1_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(!\Display1_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\Display1_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\Display1_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\Display1_DIN|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(!\Display1_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\Display1_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(!\Display2_DIN|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\Display2_DIN|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\Display2_DIN|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\Display2_DIN|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\Display2_DIN|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\Display2_DIN|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\Display2_DIN|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(!\Display4_AddressOut|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\Display4_AddressOut|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\Display4_AddressOut|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\Display4_AddressOut|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\Display4_AddressOut|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\Display4_AddressOut|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\Display4_AddressOut|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(!\Display5_AddressOut|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\Display5_AddressOut|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\Display5_AddressOut|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\Display5_AddressOut|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\Display5_AddressOut|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\Display5_AddressOut|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(\Display5_AddressOut|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\Display6_Tstep_Q|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(!\Display6_Tstep_Q|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\Display6_Tstep_Q|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\Display6_Tstep_Q|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\Display6_Tstep_Q|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(!\Display6_Tstep_Q|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\Display6_Tstep_Q|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(!\Display7_BusWires|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\Display7_BusWires|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\Display7_BusWires|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\Display7_BusWires|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\Display7_BusWires|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\Display7_BusWires|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(\Display7_BusWires|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
