

================================================================
== Vitis HLS Report for 'gen_puppi'
================================================================
* Date:           Fri Jul 14 17:20:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_gen4
* Solution:       solution (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku15p-ffva1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.50 ns|  1.237 ns|     0.68 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rnd_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %rnd"   --->   Operation 6 'read' 'rnd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = trunc i34 %rnd_read"   --->   Operation 7 'trunc' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%fill_V = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %rnd_read, i32 10, i32 33"   --->   Operation 8 'partselect' 'fill_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %idx"   --->   Operation 9 'zext' 'zext_ln587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ptLUT_V_addr = getelementptr i8 %ptLUT_V, i64 0, i64 %zext_ln587" [gen4.cc:75]   --->   Operation 10 'getelementptr' 'ptLUT_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.23ns)   --->   "%pt_V = load i10 %ptLUT_V_addr" [gen4.cc:75]   --->   Operation 11 'load' 'pt_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1023> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lhs = trunc i34 %rnd_read"   --->   Operation 12 'trunc' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1539 = zext i12 %lhs"   --->   Operation 13 'zext' 'zext_ln1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 14 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs_1 = trunc i34 %rnd_read"   --->   Operation 15 'trunc' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_2 = partselect i10 @_ssdm_op_PartSelect.i10.i34.i32.i32, i34 %rnd_read, i32 11, i32 20"   --->   Operation 16 'partselect' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1539_2 = zext i10 %lhs_2"   --->   Operation 17 'zext' 'zext_ln1539_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 18 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%charge = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %rnd_read, i32 21"   --->   Operation 19 'bitselect' 'charge' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 20 [1/2] (1.23ns)   --->   "%pt_V = load i10 %ptLUT_V_addr" [gen4.cc:75]   --->   Operation 20 'load' 'pt_V' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1023> <ROM>
ST_2 : Operation 21 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 21 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1539_1 = zext i11 %lhs_1"   --->   Operation 22 'zext' 'zext_ln1539_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [4/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 23 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 24 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 25 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 25 'mul' 'ret' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [3/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 26 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 27 'mul' 'ret_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.91>
ST_4 : Operation 28 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret = mul i23 %zext_ln1539, i23 1100"   --->   Operation 28 'mul' 'ret' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%ueta = partselect i11 @_ssdm_op_PartSelect.i11.i23.i32.i32, i23 %ret, i32 12, i32 22"   --->   Operation 29 'partselect' 'ueta' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/4] (0.53ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 30 'mul' 'ret_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_2 = mul i20 %zext_ln1539_2, i20 1000"   --->   Operation 31 'mul' 'ret_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%prob = partselect i10 @_ssdm_op_PartSelect.i10.i20.i32.i32, i20 %ret_2, i32 10, i32 19"   --->   Operation 32 'partselect' 'prob' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.91ns)   --->   "%icmp_ln1080 = icmp_ugt  i10 %prob, i10 850"   --->   Operation 33 'icmp' 'icmp_ln1080' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.91ns)   --->   "%icmp_ln1084 = icmp_ult  i10 %prob, i10 859"   --->   Operation 34 'icmp' 'icmp_ln1084' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.91ns)   --->   "%icmp_ln1080_1 = icmp_ugt  i10 %prob, i10 858"   --->   Operation 35 'icmp' 'icmp_ln1080_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.91ns)   --->   "%icmp_ln1084_1 = icmp_ult  i10 %prob, i10 873"   --->   Operation 36 'icmp' 'icmp_ln1084_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.91ns)   --->   "%icmp_ln1080_2 = icmp_ugt  i10 %prob, i10 872"   --->   Operation 37 'icmp' 'icmp_ln1080_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.91ns)   --->   "%icmp_ln1080_3 = icmp_ugt  i10 %prob, i10 930"   --->   Operation 38 'icmp' 'icmp_ln1080_3' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.91ns)   --->   "%icmp_ln1084_2 = icmp_ult  i10 %prob, i10 1001"   --->   Operation 39 'icmp' 'icmp_ln1084_2' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %pt_V" [gen4.cc:75]   --->   Operation 40 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.79ns)   --->   "%eta_V = add i11 %ueta, i11 1498"   --->   Operation 41 'add' 'eta_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i11 %eta_V" [gen4.cc:77]   --->   Operation 42 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_1 = mul i22 %zext_ln1539_1, i22 1440"   --->   Operation 43 'mul' 'ret_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%uphi = partselect i11 @_ssdm_op_PartSelect.i11.i22.i32.i32, i22 %ret_1, i32 11, i32 21"   --->   Operation 44 'partselect' 'uphi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.79ns)   --->   "%phi_V = add i11 %uphi, i11 1328"   --->   Operation 45 'add' 'phi_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%select_ln1080 = select i1 %charge, i3 2, i3 3"   --->   Operation 46 'select' 'select_ln1080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%and_ln52 = and i1 %icmp_ln1080, i1 %icmp_ln1084" [gen4.cc:52]   --->   Operation 47 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node id_V)   --->   "%select_ln52 = select i1 %charge, i3 6, i3 7" [gen4.cc:52]   --->   Operation 48 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V = select i1 %and_ln52, i3 %select_ln52, i3 %select_ln1080" [gen4.cc:52]   --->   Operation 49 'select' 'id_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node id_V_2)   --->   "%and_ln56 = and i1 %icmp_ln1080_1, i1 %icmp_ln1084_1" [gen4.cc:56]   --->   Operation 50 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node id_V_2)   --->   "%id_V_1 = select i1 %charge, i3 4, i3 5" [gen4.cc:57]   --->   Operation 51 'select' 'id_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V_2 = select i1 %and_ln56, i3 %id_V_1, i3 %id_V" [gen4.cc:56]   --->   Operation 52 'select' 'id_V_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%and_ln63 = and i1 %icmp_ln1080_3, i1 %icmp_ln1084_2" [gen4.cc:63]   --->   Operation 53 'and' 'and_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%xor_ln63 = xor i1 %and_ln63, i1 1" [gen4.cc:63]   --->   Operation 54 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%zext_ln66 = zext i1 %xor_ln63" [gen4.cc:66]   --->   Operation 55 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node id_V_3)   --->   "%and_ln66 = and i1 %icmp_ln1080_2, i1 %icmp_ln1084_2" [gen4.cc:66]   --->   Operation 56 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.35ns) (out node of the LUT)   --->   "%id_V_3 = select i1 %and_ln66, i3 %zext_ln66, i3 %id_V_2" [gen4.cc:66]   --->   Operation 57 'select' 'id_V_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i24.i3.i11.i12.i14, i24 %fill_V, i3 %id_V_3, i11 %phi_V, i12 %sext_ln77, i14 %zext_ln75"   --->   Operation 58 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln86 = ret i64 %p_Result_s" [gen4.cc:86]   --->   Operation 59 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rnd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ptLUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rnd_read      (read          ) [ 000000]
idx           (trunc         ) [ 000000]
fill_V        (partselect    ) [ 011111]
zext_ln587    (zext          ) [ 000000]
ptLUT_V_addr  (getelementptr ) [ 011000]
lhs           (trunc         ) [ 000000]
zext_ln1539   (zext          ) [ 011110]
lhs_1         (trunc         ) [ 011000]
lhs_2         (partselect    ) [ 000000]
zext_ln1539_2 (zext          ) [ 011110]
charge        (bitselect     ) [ 011111]
pt_V          (load          ) [ 010111]
zext_ln1539_1 (zext          ) [ 010111]
ret           (mul           ) [ 000000]
ueta          (partselect    ) [ 010001]
ret_2         (mul           ) [ 000000]
prob          (partselect    ) [ 000000]
icmp_ln1080   (icmp          ) [ 010001]
icmp_ln1084   (icmp          ) [ 010001]
icmp_ln1080_1 (icmp          ) [ 010001]
icmp_ln1084_1 (icmp          ) [ 010001]
icmp_ln1080_2 (icmp          ) [ 010001]
icmp_ln1080_3 (icmp          ) [ 010001]
icmp_ln1084_2 (icmp          ) [ 010001]
zext_ln75     (zext          ) [ 000000]
eta_V         (add           ) [ 000000]
sext_ln77     (sext          ) [ 000000]
ret_1         (mul           ) [ 000000]
uphi          (partselect    ) [ 000000]
phi_V         (add           ) [ 000000]
select_ln1080 (select        ) [ 000000]
and_ln52      (and           ) [ 000000]
select_ln52   (select        ) [ 000000]
id_V          (select        ) [ 000000]
and_ln56      (and           ) [ 000000]
id_V_1        (select        ) [ 000000]
id_V_2        (select        ) [ 000000]
and_ln63      (and           ) [ 000000]
xor_ln63      (xor           ) [ 000000]
zext_ln66     (zext          ) [ 000000]
and_ln66      (and           ) [ 000000]
id_V_3        (select        ) [ 000000]
p_Result_s    (bitconcatenate) [ 000000]
ret_ln86      (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rnd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ptLUT_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptLUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i34"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i34.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i24.i3.i11.i12.i14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rnd_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="34" slack="0"/>
<pin id="78" dir="0" index="1" bw="34" slack="0"/>
<pin id="79" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rnd_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ptLUT_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="10" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptLUT_V_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_V/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="idx_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="34" slack="0"/>
<pin id="97" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="fill_V_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="24" slack="0"/>
<pin id="101" dir="0" index="1" bw="34" slack="0"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="0" index="3" bw="7" slack="0"/>
<pin id="104" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="fill_V/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln587_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="lhs_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="34" slack="0"/>
<pin id="116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln1539_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="lhs_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="34" slack="0"/>
<pin id="124" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lhs_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="34" slack="0"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="6" slack="0"/>
<pin id="131" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln1539_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="charge_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="34" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="charge/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln1539_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1539_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="ueta_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="23" slack="0"/>
<pin id="154" dir="0" index="2" bw="5" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ueta/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="prob_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="20" slack="0"/>
<pin id="163" dir="0" index="2" bw="5" slack="0"/>
<pin id="164" dir="0" index="3" bw="6" slack="0"/>
<pin id="165" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="prob/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln1080_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="0" index="1" bw="10" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln1084_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="10" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln1080_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln1084_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="10" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_1/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1080_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080_2/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln1080_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080_3/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln1084_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="10" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084_2/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln75_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="3"/>
<pin id="213" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="eta_V_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="1"/>
<pin id="216" dir="0" index="1" bw="11" slack="0"/>
<pin id="217" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="eta_V/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln77_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="uphi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="22" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="uphi/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="phi_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="11" slack="0"/>
<pin id="235" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phi_V/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln1080_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="4"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1080/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="and_ln52_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="1" slack="1"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln52_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="4"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="id_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="0" index="2" bw="3" slack="0"/>
<pin id="260" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_V/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln56_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="1" slack="1"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="id_V_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="4"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_V_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="id_V_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="3" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_V_2/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln63_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="1" slack="1"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="xor_ln63_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln66_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln66_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="1" slack="1"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="id_V_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="id_V_3/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_Result_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="24" slack="4"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="0" index="3" bw="11" slack="0"/>
<pin id="314" dir="0" index="4" bw="11" slack="0"/>
<pin id="315" dir="0" index="5" bw="8" slack="0"/>
<pin id="316" dir="1" index="6" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="322" class="1007" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="329" class="1007" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="0" index="1" bw="10" slack="0"/>
<pin id="332" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_2/1 "/>
</bind>
</comp>

<comp id="336" class="1007" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="11" slack="0"/>
<pin id="339" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_1/2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="fill_V_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="4"/>
<pin id="345" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="fill_V "/>
</bind>
</comp>

<comp id="348" class="1005" name="ptLUT_V_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ptLUT_V_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="zext_ln1539_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="1"/>
<pin id="355" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539 "/>
</bind>
</comp>

<comp id="358" class="1005" name="lhs_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="1"/>
<pin id="360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lhs_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="zext_ln1539_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="20" slack="1"/>
<pin id="365" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="charge_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="4"/>
<pin id="370" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="charge "/>
</bind>
</comp>

<comp id="375" class="1005" name="pt_V_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="3"/>
<pin id="377" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pt_V "/>
</bind>
</comp>

<comp id="380" class="1005" name="zext_ln1539_1_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="22" slack="1"/>
<pin id="382" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1539_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="ueta_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="1"/>
<pin id="387" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ueta "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln1080_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1080 "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln1084_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln1080_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1080_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="icmp_ln1084_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1084_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="icmp_ln1080_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1080_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="icmp_ln1080_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1080_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln1084_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1084_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="76" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="76" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="95" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="117"><net_src comp="76" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="76" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="76" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="160" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="160" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="160" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="160" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="160" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="160" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="160" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="245" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="249" pin="3"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="238" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="273"><net_src comp="68" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="256" pin="3"/><net_sink comp="275" pin=2"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="72" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="293" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="275" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="301" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="232" pin="2"/><net_sink comp="309" pin=3"/></net>

<net id="320"><net_src comp="219" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="321"><net_src comp="211" pin="1"/><net_sink comp="309" pin=5"/></net>

<net id="326"><net_src comp="118" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="14" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="333"><net_src comp="136" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="329" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="340"><net_src comp="148" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="346"><net_src comp="99" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="351"><net_src comp="82" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="356"><net_src comp="118" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="361"><net_src comp="122" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="366"><net_src comp="136" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="371"><net_src comp="140" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="378"><net_src comp="89" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="383"><net_src comp="148" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="388"><net_src comp="151" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="393"><net_src comp="169" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="398"><net_src comp="175" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="403"><net_src comp="181" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="408"><net_src comp="187" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="413"><net_src comp="193" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="418"><net_src comp="199" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="423"><net_src comp="205" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="297" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gen_puppi : rnd | {1 }
	Port: gen_puppi : ptLUT_V | {1 2 }
  - Chain level:
	State 1
		zext_ln587 : 1
		ptLUT_V_addr : 2
		pt_V : 3
		zext_ln1539 : 1
		ret : 2
		zext_ln1539_2 : 1
		ret_2 : 2
	State 2
		ret_1 : 1
	State 3
	State 4
		ueta : 1
		prob : 1
		icmp_ln1080 : 2
		icmp_ln1084 : 2
		icmp_ln1080_1 : 2
		icmp_ln1084_1 : 2
		icmp_ln1080_2 : 2
		icmp_ln1080_3 : 2
		icmp_ln1084_2 : 2
	State 5
		sext_ln77 : 1
		uphi : 1
		phi_V : 2
		id_V : 1
		id_V_2 : 2
		id_V_3 : 1
		p_Result_s : 2
		ret_ln86 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |  icmp_ln1080_fu_169  |    0    |    0    |    11   |
|          |  icmp_ln1084_fu_175  |    0    |    0    |    11   |
|          | icmp_ln1080_1_fu_181 |    0    |    0    |    11   |
|   icmp   | icmp_ln1084_1_fu_187 |    0    |    0    |    11   |
|          | icmp_ln1080_2_fu_193 |    0    |    0    |    11   |
|          | icmp_ln1080_3_fu_199 |    0    |    0    |    11   |
|          | icmp_ln1084_2_fu_205 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    add   |     eta_V_fu_214     |    0    |    0    |    18   |
|          |     phi_V_fu_232     |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln1080_fu_238 |    0    |    0    |    3    |
|          |  select_ln52_fu_249  |    0    |    0    |    2    |
|  select  |      id_V_fu_256     |    0    |    0    |    3    |
|          |     id_V_1_fu_268    |    0    |    0    |    3    |
|          |     id_V_2_fu_275    |    0    |    0    |    3    |
|          |     id_V_3_fu_301    |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln52_fu_245   |    0    |    0    |    2    |
|    and   |    and_ln56_fu_264   |    0    |    0    |    2    |
|          |    and_ln63_fu_283   |    0    |    0    |    2    |
|          |    and_ln66_fu_297   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_322      |    1    |    0    |    0    |
|    mul   |      grp_fu_329      |    1    |    0    |    0    |
|          |      grp_fu_336      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln63_fu_287   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   read   |  rnd_read_read_fu_76 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       idx_fu_95      |    0    |    0    |    0    |
|   trunc  |      lhs_fu_114      |    0    |    0    |    0    |
|          |     lhs_1_fu_122     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     fill_V_fu_99     |    0    |    0    |    0    |
|          |     lhs_2_fu_126     |    0    |    0    |    0    |
|partselect|      ueta_fu_151     |    0    |    0    |    0    |
|          |      prob_fu_160     |    0    |    0    |    0    |
|          |      uphi_fu_223     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln587_fu_109  |    0    |    0    |    0    |
|          |  zext_ln1539_fu_118  |    0    |    0    |    0    |
|   zext   | zext_ln1539_2_fu_136 |    0    |    0    |    0    |
|          | zext_ln1539_1_fu_148 |    0    |    0    |    0    |
|          |   zext_ln75_fu_211   |    0    |    0    |    0    |
|          |   zext_ln66_fu_293   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     charge_fu_140    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln77_fu_219   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|   p_Result_s_fu_309  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    3    |    0    |   140   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    charge_reg_368   |    1   |
|    fill_V_reg_343   |   24   |
|icmp_ln1080_1_reg_400|    1   |
|icmp_ln1080_2_reg_410|    1   |
|icmp_ln1080_3_reg_415|    1   |
| icmp_ln1080_reg_390 |    1   |
|icmp_ln1084_1_reg_405|    1   |
|icmp_ln1084_2_reg_420|    1   |
| icmp_ln1084_reg_395 |    1   |
|    lhs_1_reg_358    |   11   |
| ptLUT_V_addr_reg_348|   10   |
|     pt_V_reg_375    |    8   |
|     ueta_reg_385    |   11   |
|zext_ln1539_1_reg_380|   22   |
|zext_ln1539_2_reg_363|   20   |
| zext_ln1539_reg_353 |   23   |
+---------------------+--------+
|        Total        |   137  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_322    |  p0  |   2  |  12  |   24   ||    9    |
|    grp_fu_329    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_336    |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   ||  1.708  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   140  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   137  |   176  |
+-----------+--------+--------+--------+--------+
