
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-1 for linux64 - Mar 08, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /user/stud/fall23/yl5334/.synopsys_dv_prefs.tcl
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level ALU
ALU
source -verbose "../common_script/common.tcl"
Error: could not open script file "../common_script/common.tcl" (CMD-015)
read_verilog {../../rtl/$top_level/$top_level.v }
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Error: Cannot read file '../../rtl/ALU/ALU.v'. (UID-58)
No designs were read
set set_fix_multiple_port_nets "true"
true
list_designs
Warning: No designs to list. (UID-275)
0
if { [check_error -v] == 1 } { exit 1 }
{CMD-015, UID-58}

Thank you...
