{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446012966141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446012966141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 14:16:06 2015 " "Processing started: Wed Oct 28 14:16:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446012966141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446012966141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_test -c sd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_test -c sd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446012966141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1446012966369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446012966428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446012966428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "rtl/sd_write.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/rtl/sd_write.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446012966430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446012966430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_test " "Found entity 1: sd_test" {  } { { "rtl/sd_test.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/rtl/sd_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446012966432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446012966432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "rtl/sd_read.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/rtl/sd_read.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446012966434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446012966434 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "rx sd_initial.v(27) " "Verilog HDL error at sd_initial.v(27): object rx declared in a list of port declarations cannot be redeclared within the module body" {  } { { "rtl/sd_initial.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/rtl/sd_initial.v" 27 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "" 0 -1 1446012966437 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "sd_initial sd_initial.v(5) " "Ignored design unit \"sd_initial\" at sd_initial.v(5) due to previous errors" {  } { { "rtl/sd_initial.v" "" { Text "E:/Project/AX530/verilog/17_sd_test/rtl/sd_initial.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1446012966438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sd_initial.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sd_initial.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446012966438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446012966585 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 28 14:16:06 2015 " "Processing ended: Wed Oct 28 14:16:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446012966585 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446012966585 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446012966585 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446012966585 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446012967166 ""}
