// Seed: 3522709057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output tri0 id_10;
  inout wire id_9;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_12,
      id_9,
      id_7,
      id_12,
      id_8
  );
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire _id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = -1;
  logic [id_5 : 1] id_13;
endmodule
