module ALU (
	input wire [31:0] A,
	input wire [31:0] B,
	input wire [4:0] op,
	output reg [31:0] Result
);

always @(*):
	case(op)
		4'b0000: Result = A + B;
		4'b0001: Result = A - B;
		4'b0010: Result = A & B;
		4'b0011: Result = A | B;
		default: Result = A + B;
		endcase
	end
endmodule
		