/* Generated by Yosys 0.9+2406 (git sha1 f44a4f90, gcc 8.4.0 -fPIC -Os) */

module and2_latch(a, b, clk, c, d);
  wire _0_;
  wire _1_;
  wire _2_;
  input a;
  input b;
  output c;
  input clk;
  output d;
  dff _3_ (
    .C(clk),
    .D(c),
    .Q(d)
  );
  assign c = 4'h8 >> { a, b };
  assign _0_ = 1'h0;
  assign _1_ = 1'h1;
  assign _2_ = 1'hx;
endmodule
