INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.sim/sim_3/synth/timing/xsim/uart_receiver_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-311] analyzing module receiver_baud
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_3/new/uart_receiver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver_tb
