* Chip-level netlist, converted from dtflop-ms_test.net by bb.py on Wed Apr 16 23:14:15 2008
* Flattened top-level, before part assignment:
** Vclk CLK 0 PULSE(-5 5 0 1p 1p 10n 20n)
** Vd D 0 PWL(0 0 1n 0 5n -5 8n -5 9n 0 10n 0 11n 5 21n 5 22n 0 24n 0 25n -5 34n -5 35n -5 40n -5 41n -5 42n 0 43n 5 44n 5 45n -5 46n 0 47n -5 48n 0)
** * Instance of subcircuit tpower: $G_Vdd $G_Vss
** V$XX1$Vdd $G_Vdd 0 5V
** V$XX1$Vss 0 $G_Vss 5V
** * Instance of subcircuit dtflop-ms: D CLK Q
** * Instance of subcircuit sti: tg_master _Q_master
** XXX2$XX2$Xinv XX2$XX2$tg_master XX2$XX2$NC_01 XX2$XX2$_Q_master XX2$XX2$NC_02 tinv
** * Instance of subcircuit sti: tg_D tg_master
** XXX4$XX4$Xinv XX4$XX4$tg_D XX4$XX4$NC_01 XX4$XX4$tg_master XX4$XX4$NC_02 tinv
** * Instance of subcircuit sti: tg_slave Q
** XXX3$XX3$Xinv XX3$XX3$tg_slave XX3$XX3$NC_01 XX3$XX3$Q XX3$XX3$NC_02 tinv
** * Instance of subcircuit sti: Q _Q_slave
** XXX1$XX1$Xinv XX1$XX1$Q XX1$XX1$NC_01 XX1$XX1$_Q_slave XX1$XX1$NC_02 tinv
** X$Xflipflop$XXB $Xflipflop$_Q_master $Xflipflop$tg_D CLK tg
** X$Xflipflop$XXC $Xflipflop$tg_slave $Xflipflop$tg_master CLK tg
** X$Xflipflop$XXA D $Xflipflop$tg_D $Xflipflop$_C tg
** X$Xflipflop$XXD $Xflipflop$_Q_slave $Xflipflop$tg_slave $Xflipflop$_C tg
** * Instance of subcircuit sti: C _C
** XXX5$XX5$Xinv XX5$XX5$C XX5$XX5$NC_01 XX5$XX5$_C XX5$XX5$NC_02 tinv
* Begin converted circuit

Vclk CLK 0 PULSE(-5 5 0 1p 1p 10n 20n)
Vd D 0 PWL(0 0 1n 0 5n -5 8n -5 9n 0 10n 0 11n 5 21n 5 22n 0 24n 0 25n -5 34n -5 35n -5 40n -5 41n -5 42n 0 43n 5 44n 5 45n -5 46n 0 47n -5 48n 0)
* Instance of subcircuit tpower: $G_Vdd $G_Vss
V$XX1$Vdd $G_Vdd 0 5V
V$XX1$Vss 0 $G_Vss 5V
* Instance of subcircuit dtflop-ms: D CLK Q
* Instance of subcircuit sti: tg_master _Q_master
* Instance of subcircuit sti: tg_D tg_master
* Instance of subcircuit sti: tg_slave Q
* Instance of subcircuit sti: Q _Q_slave
* Instance of subcircuit sti: C _C
* Chip #0 - CD4007 pinout:
* 	1: XX4$XX4$NC_01
* 	2: $G_Vdd
* 	3: XX4$XX4$tg_D
* 	4: $G_Vss
* 	5: XX4$XX4$NC_02
* 	6: XX2$XX2$tg_master
* 	7: $G_Vss
* 	8: XX2$XX2$NC_02
* 	9: NC__8
* 	10: NC__9
* 	11: NC__10
* 	12: NC__11
* 	13: XX2$XX2$NC_01
* 	14: $G_Vdd
X_IC_0_CD4007 XX4$XX4$NC_01 $G_Vdd XX4$XX4$tg_D $G_Vss XX4$XX4$NC_02 XX2$XX2$tg_master $G_Vss XX2$XX2$NC_02 NC__8 NC__9 NC__10 NC__11 XX2$XX2$NC_01 $G_Vdd CD4007

* Chip #1 - CD4007 pinout:
* 	1: XX1$XX1$NC_01
* 	2: $G_Vdd
* 	3: XX1$XX1$Q
* 	4: $G_Vss
* 	5: XX1$XX1$NC_02
* 	6: XX3$XX3$tg_slave
* 	7: $G_Vss
* 	8: XX3$XX3$NC_02
* 	9: NC__22
* 	10: NC__23
* 	11: NC__24
* 	12: NC__25
* 	13: XX3$XX3$NC_01
* 	14: $G_Vdd
X_IC_1_CD4007 XX1$XX1$NC_01 $G_Vdd XX1$XX1$Q $G_Vss XX1$XX1$NC_02 XX3$XX3$tg_slave $G_Vss XX3$XX3$NC_02 NC__22 NC__23 NC__24 NC__25 XX3$XX3$NC_01 $G_Vdd CD4007

* Chip #2 - CD4007 pinout:
* 	1: NC__28
* 	2: NC__29
* 	3: NC__30
* 	4: NC__31
* 	5: NC__32
* 	6: XX5$XX5$C
* 	7: $G_Vss
* 	8: XX5$XX5$NC_02
* 	9: NC__36
* 	10: NC__37
* 	11: NC__38
* 	12: NC__39
* 	13: XX5$XX5$NC_01
* 	14: $G_Vdd
X_IC_2_CD4007 NC__28 NC__29 NC__30 NC__31 NC__32 XX5$XX5$C $G_Vss XX5$XX5$NC_02 NC__36 NC__37 NC__38 NC__39 XX5$XX5$NC_01 $G_Vdd CD4007

* Chip #3 - CD4016 pinout:
* 	1: $Xflipflop$_Q_master
* 	2: $Xflipflop$tg_D
* 	3: $Xflipflop$tg_master
* 	4: $Xflipflop$tg_slave
* 	5: CLK
* 	6: $Xflipflop$_C
* 	7: $G_Vss
* 	8: D
* 	9: $Xflipflop$tg_D
* 	10: $Xflipflop$tg_slave
* 	11: $Xflipflop$_Q_slave
* 	12: $Xflipflop$_C
* 	13: CLK
* 	14: $G_Vdd
X_IC_3_CD4016 $Xflipflop$_Q_master $Xflipflop$tg_D $Xflipflop$tg_master $Xflipflop$tg_slave CLK $Xflipflop$_C $G_Vss D $Xflipflop$tg_D $Xflipflop$tg_slave $Xflipflop$_Q_slave $Xflipflop$_C CLK $G_Vdd CD4016

* Parts to support subcircuits:
RXXX2$XX2$Xinv$RP XX2$XX2$NC_01 XX2$XX2$_Q_master 12k
RXXX2$XX2$Xinv$RN XX2$XX2$_Q_master XX2$XX2$NC_02 12k
RXXX4$XX4$Xinv$RP XX4$XX4$NC_01 XX4$XX4$tg_master 12k
RXXX4$XX4$Xinv$RN XX4$XX4$tg_master XX4$XX4$NC_02 12k
RXXX3$XX3$Xinv$RP XX3$XX3$NC_01 XX3$XX3$Q 12k
RXXX3$XX3$Xinv$RN XX3$XX3$Q XX3$XX3$NC_02 12k
RXXX1$XX1$Xinv$RP XX1$XX1$NC_01 XX1$XX1$_Q_slave 12k
RXXX1$XX1$Xinv$RN XX1$XX1$_Q_slave XX1$XX1$NC_02 12k
RXXX5$XX5$Xinv$RP XX5$XX5$NC_01 XX5$XX5$_C 12k
RXXX5$XX5$Xinv$RN XX5$XX5$_C XX5$XX5$NC_02 12k
