// Seed: 300865964
`define pp_9 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output logic id_8
);
  assign id_3 = 1;
  logic id_9;
  assign (pull1, weak0) id_4 = id_2;
endmodule
