

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Jul 24 02:25:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        MatMul
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      112|      112| 1.120 us | 1.120 us |  112|  112|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      110|      110|        12|          1|          1|   100|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %in_1) nounwind, !map !11"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %in_2) nounwind, !map !17"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x float]* %output_1) nounwind, !map !21"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [MatMul/coretest.cpp:3]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_begin ]"   --->   Operation 20 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln3 = icmp eq i7 %i_0, -28" [MatMul/coretest.cpp:3]   --->   Operation 21 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [MatMul/coretest.cpp:3]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %2, label %hls_label_0_begin" [MatMul/coretest.cpp:3]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %i_0 to i64" [MatMul/coretest.cpp:7]   --->   Operation 25 'zext' 'zext_ln7' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr [100 x float]* %in_1, i64 0, i64 %zext_ln7" [MatMul/coretest.cpp:7]   --->   Operation 26 'getelementptr' 'in_1_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%reg_in_1 = load float* %in_1_addr, align 4" [MatMul/coretest.cpp:7]   --->   Operation 27 'load' 'reg_in_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr [100 x float]* %in_2, i64 0, i64 %zext_ln7" [MatMul/coretest.cpp:8]   --->   Operation 28 'getelementptr' 'in_2_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%reg_in_2 = load float* %in_2_addr, align 4" [MatMul/coretest.cpp:8]   --->   Operation 29 'load' 'reg_in_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%reg_in_1 = load float* %in_1_addr, align 4" [MatMul/coretest.cpp:7]   --->   Operation 30 'load' 'reg_in_1' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%reg_in_2 = load float* %in_2_addr, align 4" [MatMul/coretest.cpp:8]   --->   Operation 31 'load' 'reg_in_2' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 6.94>
ST_4 : Operation 32 [4/4] (6.94ns)   --->   "%reg_buff = fmul float %reg_in_1, %reg_in_2" [MatMul/coretest.cpp:9]   --->   Operation 32 'fmul' 'reg_buff' <Predicate = (!icmp_ln3)> <Delay = 6.94> <Core = "FMul_fulldsp">   --->   Core 133 'FMul_fulldsp' <Latency = 3> <II = 1> <Delay = 6.94> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 33 [3/4] (6.94ns)   --->   "%reg_buff = fmul float %reg_in_1, %reg_in_2" [MatMul/coretest.cpp:9]   --->   Operation 33 'fmul' 'reg_buff' <Predicate = (!icmp_ln3)> <Delay = 6.94> <Core = "FMul_fulldsp">   --->   Core 133 'FMul_fulldsp' <Latency = 3> <II = 1> <Delay = 6.94> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.94>
ST_6 : Operation 34 [2/4] (6.94ns)   --->   "%reg_buff = fmul float %reg_in_1, %reg_in_2" [MatMul/coretest.cpp:9]   --->   Operation 34 'fmul' 'reg_buff' <Predicate = (!icmp_ln3)> <Delay = 6.94> <Core = "FMul_fulldsp">   --->   Core 133 'FMul_fulldsp' <Latency = 3> <II = 1> <Delay = 6.94> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.94>
ST_7 : Operation 35 [1/4] (6.94ns)   --->   "%reg_buff = fmul float %reg_in_1, %reg_in_2" [MatMul/coretest.cpp:9]   --->   Operation 35 'fmul' 'reg_buff' <Predicate = (!icmp_ln3)> <Delay = 6.94> <Core = "FMul_fulldsp">   --->   Core 133 'FMul_fulldsp' <Latency = 3> <II = 1> <Delay = 6.94> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %reg_buff, [54 x i8]* @p_str3, [1 x i8]* @p_str1, [13 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MatMul/coretest.cpp:10]   --->   Operation 36 'specfucore' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_8 : Operation 37 [5/5] (7.25ns)   --->   "%reg_output = fadd float %reg_buff, %reg_in_1" [MatMul/coretest.cpp:10]   --->   Operation 37 'fadd' 'reg_output' <Predicate = (!icmp_ln3)> <Delay = 7.25> <Core = "FAddSub_fulldsp">   --->   Core 130 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 38 [4/5] (7.25ns)   --->   "%reg_output = fadd float %reg_buff, %reg_in_1" [MatMul/coretest.cpp:10]   --->   Operation 38 'fadd' 'reg_output' <Predicate = (!icmp_ln3)> <Delay = 7.25> <Core = "FAddSub_fulldsp">   --->   Core 130 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 39 [3/5] (7.25ns)   --->   "%reg_output = fadd float %reg_buff, %reg_in_1" [MatMul/coretest.cpp:10]   --->   Operation 39 'fadd' 'reg_output' <Predicate = (!icmp_ln3)> <Delay = 7.25> <Core = "FAddSub_fulldsp">   --->   Core 130 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 40 [2/5] (7.25ns)   --->   "%reg_output = fadd float %reg_buff, %reg_in_1" [MatMul/coretest.cpp:10]   --->   Operation 40 'fadd' 'reg_output' <Predicate = (!icmp_ln3)> <Delay = 7.25> <Core = "FAddSub_fulldsp">   --->   Core 130 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 41 [1/5] (7.25ns)   --->   "%reg_output = fadd float %reg_buff, %reg_in_1" [MatMul/coretest.cpp:10]   --->   Operation 41 'fadd' 'reg_output' <Predicate = (!icmp_ln3)> <Delay = 7.25> <Core = "FAddSub_fulldsp">   --->   Core 130 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [MatMul/coretest.cpp:3]   --->   Operation 42 'specregionbegin' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [MatMul/coretest.cpp:4]   --->   Operation 43 'specpipeline' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([54 x i8]* @p_str3) nounwind" [MatMul/coretest.cpp:10]   --->   Operation 44 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([54 x i8]* @p_str3, i32 %tmp_1) nounwind" [MatMul/coretest.cpp:11]   --->   Operation 45 'specregionend' 'empty_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([60 x i8]* @p_str6) nounwind" [MatMul/coretest.cpp:11]   --->   Operation 46 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(float %reg_output, [60 x i8]* @p_str6, [1 x i8]* @p_str1, [16 x i8]* @p_str7, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [MatMul/coretest.cpp:11]   --->   Operation 47 'specfucore' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 48 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([60 x i8]* @p_str6, i32 %tmp_2) nounwind" [MatMul/coretest.cpp:12]   --->   Operation 48 'specregionend' 'empty_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr [100 x float]* %output_1, i64 0, i64 %zext_ln7" [MatMul/coretest.cpp:11]   --->   Operation 49 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (3.25ns)   --->   "store float %reg_output, float* %output_1_addr, align 4" [MatMul/coretest.cpp:11]   --->   Operation 50 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [MatMul/coretest.cpp:12]   --->   Operation 51 'specregionend' 'empty_4' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "br label %1" [MatMul/coretest.cpp:3]   --->   Operation 52 'br' <Predicate = (!icmp_ln3)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [MatMul/coretest.cpp:14]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
br_ln3            (br               ) [ 011111111111110]
i_0               (phi              ) [ 001000000000000]
icmp_ln3          (icmp             ) [ 001111111111110]
empty             (speclooptripcount) [ 000000000000000]
i                 (add              ) [ 011111111111110]
br_ln3            (br               ) [ 000000000000000]
zext_ln7          (zext             ) [ 001111111111110]
in_1_addr         (getelementptr    ) [ 001100000000000]
in_2_addr         (getelementptr    ) [ 001100000000000]
reg_in_1          (load             ) [ 001011111111100]
reg_in_2          (load             ) [ 001011110000000]
reg_buff          (fmul             ) [ 001000001111100]
specfucore_ln10   (specfucore       ) [ 000000000000000]
reg_output        (fadd             ) [ 001000000000010]
tmp               (specregionbegin  ) [ 000000000000000]
specpipeline_ln4  (specpipeline     ) [ 000000000000000]
tmp_1             (specregionbegin  ) [ 000000000000000]
empty_2           (specregionend    ) [ 000000000000000]
tmp_2             (specregionbegin  ) [ 000000000000000]
specfucore_ln11   (specfucore       ) [ 000000000000000]
empty_3           (specregionend    ) [ 000000000000000]
output_1_addr     (getelementptr    ) [ 000000000000000]
store_ln11        (store            ) [ 000000000000000]
empty_4           (specregionend    ) [ 000000000000000]
br_ln3            (br               ) [ 011111111111110]
ret_ln14          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="in_1_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_in_1/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="in_2_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="7" slack="0"/>
<pin id="67" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_in_2/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_1_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="11"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/13 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln11_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="1"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/13 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="1"/>
<pin id="91" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="5"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="reg_output/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="reg_buff/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln3_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="icmp_ln3_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="135" class="1005" name="zext_ln7_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="11"/>
<pin id="137" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="140" class="1005" name="in_1_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="1"/>
<pin id="142" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="145" class="1005" name="in_2_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="1"/>
<pin id="147" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="reg_in_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_in_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="reg_in_2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_in_2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="reg_buff_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_buff "/>
</bind>
</comp>

<comp id="166" class="1005" name="reg_output_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_output "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="112"><net_src comp="93" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="93" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="93" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="129"><net_src comp="108" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="114" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="138"><net_src comp="120" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="143"><net_src comp="50" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="148"><net_src comp="63" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="153"><net_src comp="57" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="159"><net_src comp="70" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="164"><net_src comp="104" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="169"><net_src comp="100" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="83" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_1 | {13 }
 - Input state : 
	Port: top : in_1 | {2 3 }
	Port: top : in_2 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln3 : 1
		i : 1
		br_ln3 : 2
		zext_ln7 : 1
		in_1_addr : 2
		reg_in_1 : 3
		in_2_addr : 2
		reg_in_2 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		empty_2 : 1
		empty_3 : 1
		store_ln11 : 1
		empty_4 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   fadd   |    grp_fu_100   |    2    |   205   |   390   |
|----------|-----------------|---------|---------|---------|
|   fmul   |    grp_fu_104   |    2    |   144   |   297   |
|----------|-----------------|---------|---------|---------|
|    add   |     i_fu_114    |    0    |    0    |    15   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln3_fu_108 |    0    |    0    |    11   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln7_fu_120 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    4    |   349   |   713   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_89    |    7   |
|     i_reg_130    |    7   |
| icmp_ln3_reg_126 |    1   |
| in_1_addr_reg_140|    7   |
| in_2_addr_reg_145|    7   |
| reg_buff_reg_161 |   32   |
| reg_in_1_reg_150 |   32   |
| reg_in_2_reg_156 |   32   |
|reg_output_reg_166|   32   |
| zext_ln7_reg_135 |   64   |
+------------------+--------+
|       Total      |   221  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_70 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   349  |   713  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   221  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   570  |   731  |
+-----------+--------+--------+--------+--------+
