/**********************************************************************
* $Id$		platform_init.h			2012-03-16
*//**
* @file		platform_init.h
* @brief	LPC43xx Dual Core Interrupt configuration 
* @version	1.0
* @date		03. March. 2012
* @author	NXP MCU SW Application Team
*
* Copyright(C) 2012, NXP Semiconductor
* All rights reserved.
*
***********************************************************************
* Software that is described herein is for illustrative purposes only
* which provides customers with programming information regarding the
* products. This software is supplied "AS IS" without any warranties.
* NXP Semiconductors assumes no responsibility or liability for the
* use of the software, conveys no license or title under any patent,
* copyright, or mask work right to the product. NXP Semiconductors
* reserves the right to make changes in the software without
* notification. NXP Semiconductors also make no representation or
* warranty that such application will be suitable for the specified
* use without further testing or modification.
**********************************************************************/
#ifndef __PLATFORM_CONFIG_H 
#define __PLATFORM_CONFIG_H

#include "stdint.h"
#include "project_init.h"

/****************************************************/
/* USER CONFIGURATION SECTION						*/
/****************************************************/

/* choose the platform you want to build against 	*/
#define PLATFORM HITEX_BOARD

/* choose the device you want to build against 	*/
#define DEVICE	LPC43xx

/* define which boot mode is used */
#ifdef BOOT_FROM_NOR
#define MASTER_BOOT_MODE	(NOR_BOOT)
#elif BOOT_FROM_SPIFI
#define MASTER_BOOT_MODE	(SPIFI_BOOT)
#else
#define MASTER_BOOT_MODE	(OTHER_BOOT)
#endif

/****************************************************
  INTERRUPT IPC
 ****************************************************/
/* specify the filename used for the slave image */
#define SLAVE_IMAGE_FILE "CM0_image.c"
/* configure which priority the interrupt should have on the M4 side */
/* cmsis definition, priority from 0 to 7 */
#define MASTER_INTERRUPT_PRIORITY	(0)
/* configure which priority the interrupt should have on the M0 side */
/* cmsis definition, priority from 0 to 3 */
#define SLAVE_INTERRUPT_PRIORITY	(0)

/****************************************************
  MBX IPC
 ****************************************************/
/* specify the filename used for the slave image */
#define SLAVE_IMAGE_FILE "CM0_image.c"
/* configure which priority the interrupt should have on the M4 side */
/* cmsis definition, priority from 0 to 7 */
#define MASTER_MAILBOX_PRIORITY	(0)
/* configure which priority the interrupt should have on the M0 side */
/* cmsis definition, priority from 0 to 3 */
#define SLAVE_MAILBOX_PRIORITY	(0)

#define MASTER_MBX_START	0x20008000
#define SLAVE_MBX_START	0x2000A000


#ifdef CORE_M4

/* slave runs from internal ram @ 0x10080000 */
#define SLAVE_ROM_START	0x10080000

/* defined if BOOT_FROM_SPIFI is set as build rule */
#if (BOOT_MODE == SPIFI_BOOT)

	/* relocate vector table in ram? */
	/* note: (only meaningful for standalone flash projects) */
	#define RELOCATE_IRQ_TABLE	(YES)

/* defined if BOOT_FROM_NORFLASH is set as build rule */
#elif (BOOT_MODE == NOR_BOOT)

	/* relocate vector table in ram? */
	/* note: (only meaningful for standalone flash projects) */
	#define RELOCATE_IRQ_TABLE	(YES)

#else 

	/* executes already from ram, do not change */
	#define RELOCATE_IRQ_TABLE	(NO)

#endif

#endif	  /* ifdef CORE_M4 */


/****************************************************/
/* END OF USER CONFIGURATION 						*/
/* DO NOT EDIT BELOW THIS LINE						*/
/****************************************************/





/* assign the roles for the devices */
#if (DEVICE==LPC43xx)

#include "LPC43xx.h"

/* these definitions are used in case the interrupt vector table */
/* gets relocated into internal ram */
/* total of system + user defined interrupts, 68 vectors in total */
#define LPC4300_SYSTEM_INTERRUPTS 	(16)
#define LPC4300_USER_INTERRUPTS 	(53)
#define LPC4300_TOTAL_INTERRUPTS 	(LPC4300_SYSTEM_INTERRUPTS + LPC4300_USER_INTERRUPTS)

#define MASTER_CPU 	CORE_M4
#define SLAVE_CPU 	CORE_M0

#define MASTER_IRQn (1)
#define SLAVE_IRQn 	(1)

#define MASTER_TXEV_QUIT()	{ LPC_CREG->M4TXEVENT = 0x0; }
#define SLAVE_TXEV_QUIT() 	{ LPC_CREG->M0TXEVENT = 0x0; }

#define SET_SLAVE_SHADOWREG(n) {LPC_CREG->M0APPMEMMAP = n; }

#endif

/****************************************************/
/* platform wise initialization function 			*/
/****************************************************/
void platformInit(void);



#endif /* __PLATFORM_CONFIG_H */

