$date
	Tue Dec 12 00:45:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! notq $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#2
0"
1!
1#
#4
0#
#6
1#
#8
0#
#10
1#
#12
0#
#14
1#
#16
0#
#18
1#
#20
0#
#22
1#
#24
0#
#26
1#
#28
0#
#30
1#
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
#42
1#
#44
0#
#46
1#
#48
0#
#50
0!
1"
1#
1$
#52
0#
#54
0!
1#
#56
0#
#58
0!
1#
#60
0#
#62
0!
1#
#64
0#
#66
0!
1#
#68
0#
#70
0!
1#
#72
0#
#74
0!
1#
#76
0#
#78
0!
1#
#80
0#
#82
0!
1#
#84
0#
#86
0!
1#
#88
0#
#90
0!
1#
#92
0#
#94
0!
1#
#96
0#
#98
0!
1#
#100
0#
0$
#102
0"
1!
1#
#104
0#
#106
1#
#108
0#
#110
1#
#112
0#
#114
1#
#116
0#
#118
1#
#120
0#
#122
1#
#124
0#
#126
1#
#128
0#
#130
1#
#132
0#
#134
1#
#136
0#
#138
1#
#140
0#
#142
1#
#144
0#
#146
1#
#148
0#
#150
1#
