# Generated by Yosys 0.17+76 (git sha1 035496b50, gcc 9.1.0 -fPIC -Os)

.model and2_latch
.inputs a b clk
.outputs c d
.names $false
.names $true
1
.names $undef
.subckt dffsre C=clk D=c E=$true Q=d R=$true S=$true
.names b a $false c
001 1
011 1
110 1
111 1
.end
