# compile vhdl design source files
vhdl xil_defaultlib  \
"alu_setup_tb_func_synth.vhd" \
"../../../../../reaction_timer.srcs/sources_1/new/alu.vhd" \
"../../../../../reaction_timer.srcs/sources_1/new/binary_to_bcd_8.vhd" \
"../../../../../reaction_timer.srcs/sources_1/new/circular_buffer.vhd" \
"../../../../../reaction_timer.srcs/sim_1/new/alu_setup_tb.vhd" \

# Do not sort compile order
nosort
