{"kind":"symbol","sections":[],"topicSections":[{"title":"Initializers","identifiers":["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(bramFor:in:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(bramName:numberOfAddresses:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheMonitorName:numberOfMembers:cache:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheName:elementSize:numberOfElements:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(decoderName:numberOfElements:elementSize:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(dividerName:size:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(encoderName:numberOfElements:elementSize:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(ringletCacheFor:in:maxExecutionSize:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesBRAMFor:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesCacheFor:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDecoderFor:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDividerFor:)","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesEncoderFor:)"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"languages":["swift"]}]}],"metadata":{"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLMemoryStructures"}],"extendedModule":"VHDLParsing","title":"VHDLFile","symbolKind":"extension","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","kind":"identifier","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"role":"symbol","externalID":"s:e:s:11VHDLParsing8VHDLFileV20VHDLMemoryStructuresE11decoderName16numberOfElements11elementSizeACSgAA08VariableF0V_S2itcfc","roleHeading":"Extended Structure"},"hierarchy":{"paths":[["doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing"]]},"abstract":[{"text":"Create a generic decoder.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile"},"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(ringletCacheFor:in:maxExecutionSize:)":{"type":"topic","title":"init(ringletCacheFor:in:maxExecutionSize:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(ringletCacheFor:in:maxExecutionSize:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"ringletCacheFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines5StateV","text":"State"},{"kind":"text","text":", "},{"kind":"externalParam","text":"in"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":", "},{"kind":"externalParam","text":"maxExecutionSize"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Si","text":"Int"},{"kind":"text","text":"?)"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(ringletcachefor:in:maxexecutionsize:)","role":"symbol","abstract":[]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesDividerFor:)":{"abstract":[],"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesDividerFor"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesdividerfor:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDividerFor:)","title":"init(targetStatesDividerFor:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(cacheName:elementSize:numberOfElements:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"cacheName","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"elementSize","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"numberOfElements","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":")","kind":"text"}],"kind":"symbol","type":"topic","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(cachename:elementsize:numberofelements:)","role":"symbol","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheName:elementSize:numberOfElements:)","title":"init(cacheName:elementSize:numberOfElements:)","abstract":[{"type":"text","text":"Create a cache of elements that may be mapped to underlying BRAM structures."}]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(encoderName:numberOfElements:elementSize:)":{"type":"topic","abstract":[{"type":"text","text":"Creates an encoder for the elements specified."}],"role":"symbol","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(encodername:numberofelements:elementsize:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"encoderName"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"numberOfElements"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":", "},{"kind":"externalParam","text":"elementSize"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":")"}],"title":"init(encoderName:numberOfElements:elementSize:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(encoderName:numberOfElements:elementSize:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesEncoderFor:)":{"type":"topic","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesencoderfor:)","kind":"symbol","role":"symbol","title":"init(targetStatesEncoderFor:)","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesEncoderFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"abstract":[],"identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesEncoderFor:)"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile":{"abstract":[{"text":"Create a generic decoder.","type":"text"}],"fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile","navigatorTitle":[{"kind":"identifier","text":"VHDLFile"}],"role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile","title":"VHDLFile","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing","title":"VHDLParsing","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(decoderName:numberOfElements:elementSize:)":{"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"decoderName","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"numberOfElements","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"elementSize","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Si","text":"Int","kind":"typeIdentifier"},{"text":")","kind":"text"}],"kind":"symbol","type":"topic","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(decodername:numberofelements:elementsize:)","role":"symbol","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(decoderName:numberOfElements:elementSize:)","title":"init(decoderName:numberOfElements:elementSize:)","abstract":[{"type":"text","text":"Create a generic decoder."}]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(bramFor:in:)":{"type":"topic","abstract":[],"role":"symbol","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(bramfor:in:)","fragments":[{"text":"init","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"bramFor","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines5StateV","text":"State","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"in","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(bramFor:in:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(bramFor:in:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures":{"abstract":[],"url":"\/documentation\/vhdlmemorystructures","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures","title":"VHDLMemoryStructures","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesDecoderFor:)":{"abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesDecoderFor","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesdecoderfor:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesDecoderFor:)","title":"init(targetStatesDecoderFor:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(cacheMonitorName:numberOfMembers:cache:)":{"type":"topic","title":"init(cacheMonitorName:numberOfMembers:cache:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(cacheMonitorName:numberOfMembers:cache:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"cacheMonitorName"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":", "},{"kind":"externalParam","text":"numberOfMembers"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"},{"kind":"text","text":", "},{"kind":"externalParam","text":"cache"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing6EntityV","kind":"typeIdentifier","text":"Entity"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(cachemonitorname:numberofmembers:cache:)","role":"symbol","abstract":[{"type":"text","text":"Create a "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" file for a cache monitor."}]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesCacheFor:)":{"type":"topic","url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatescachefor:)","kind":"symbol","role":"symbol","title":"init(targetStatesCacheFor:)","fragments":[{"text":"init","kind":"identifier"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"targetStatesCacheFor","kind":"externalParam"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"abstract":[],"identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesCacheFor:)"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(bramName:numberOfAddresses:)":{"abstract":[],"fragments":[{"text":"init","kind":"identifier"},{"text":"?(","kind":"text"},{"text":"bramName","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"kind":"externalParam","text":"numberOfAddresses"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Si","kind":"typeIdentifier","text":"Int"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(bramname:numberofaddresses:)","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(bramName:numberOfAddresses:)","title":"init(bramName:numberOfAddresses:)","kind":"symbol"},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(targetStatesBRAMFor:)":{"type":"topic","title":"init(targetStatesBRAMFor:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(targetStatesBRAMFor:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"targetStatesBRAMFor"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(targetstatesbramfor:)","role":"symbol","abstract":[]},"doc://VHDLMemoryStructures/documentation/VHDLMemoryStructures/VHDLParsing/VHDLFile/init(dividerName:size:)":{"type":"topic","title":"init(dividerName:size:)","identifier":"doc:\/\/VHDLMemoryStructures\/documentation\/VHDLMemoryStructures\/VHDLParsing\/VHDLFile\/init(dividerName:size:)","kind":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"dividerName"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Int","preciseIdentifier":"s:Si"},{"kind":"text","text":")"}],"url":"\/documentation\/vhdlmemorystructures\/vhdlparsing\/vhdlfile\/init(dividername:size:)","role":"symbol","abstract":[]}}}