{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619180292236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619180292237 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 09:18:12 2021 " "Processing started: Fri Apr 23 09:18:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619180292237 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619180292237 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARQ_Lab1 -c ARQ_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619180292237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1619180292750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arq_lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arq_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARQ_Lab1 " "Found entity 1: ARQ_Lab1" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4_bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador_4_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador_4_bits " "Found entity 1: Registrador_4_bits" {  } { { "Registrador_4_bits.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Registrador_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucao.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucao.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instrucao_64x17 " "Found entity 1: Instrucao_64x17" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dados_16x4 " "Found entity 1: Dados_16x4" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "Mux4x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux4x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_bits_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4_bits_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_bits_demux " "Found entity 1: 4_bits_demux" {  } { { "4_bits_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/4_bits_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_4_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_4_bits " "Found entity 1: Register_4_bits" {  } { { "Register_4_bits.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Register_4_bits.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_bit_demux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_bit_demux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_demux " "Found entity 1: 8_bit_demux" {  } { { "8_bit_demux.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_4_bits_registers.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_4_bits_registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_4_bits_registers " "Found entity 1: 8_4_bits_registers" {  } { { "8_4_bits_registers.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8x1 " "Found entity 1: Mux8x1" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_3and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8_3and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_3AND " "Found entity 1: 8_3AND" {  } { { "8_3AND.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_3AND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180292866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180292866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARQ_Lab1 " "Elaborating entity \"ARQ_Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619180292950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador Decodificador:inst " "Elaborating entity \"Decodificador\" for hierarchy \"Decodificador:inst\"" {  } { { "ARQ_Lab1.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 672 -456 -24 944 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180292954 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decodificador.sv(17) " "Verilog HDL Case Statement warning at Decodificador.sv(17): incomplete case statement has no default case item" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1619180292956 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292956 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292956 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"S2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Imediato Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Imediato\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"ALU0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Memoria Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Mux_Memoria\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "externo Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"externo\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Enable_Write Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Enable_Write\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_Pc Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_Pc\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Write_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Write_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Read_RAM Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Read_RAM\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Const_in Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"Const_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292957 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"A2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_dados Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_dados\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "endereco_Salto Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"endereco_Salto\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B0 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B0\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B2 Decodificador.sv(16) " "Verilog HDL Always Construct warning at Decodificador.sv(16): inferring latch(es) for variable \"B2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2 Decodificador.sv(16) " "Inferred latch for \"B2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1 Decodificador.sv(16) " "Inferred latch for \"B1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B0 Decodificador.sv(16) " "Inferred latch for \"B0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[4\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[4\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_Salto\[5\] Decodificador.sv(16) " "Inferred latch for \"endereco_Salto\[5\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[0\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[1\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292958 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[2\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "endereco_dados\[3\] Decodificador.sv(16) " "Inferred latch for \"endereco_dados\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A2 Decodificador.sv(16) " "Inferred latch for \"A2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1 Decodificador.sv(16) " "Inferred latch for \"A1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A0 Decodificador.sv(16) " "Inferred latch for \"A0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[0\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[0\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[1\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[1\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[2\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[2\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Const_in\[3\] Decodificador.sv(16) " "Inferred latch for \"Const_in\[3\]\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_RAM Decodificador.sv(16) " "Inferred latch for \"Read_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_RAM Decodificador.sv(16) " "Inferred latch for \"Write_RAM\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_Pc Decodificador.sv(16) " "Inferred latch for \"Write_Pc\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear Decodificador.sv(16) " "Inferred latch for \"clear\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enable_Write Decodificador.sv(16) " "Inferred latch for \"Enable_Write\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "externo Decodificador.sv(16) " "Inferred latch for \"externo\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Memoria Decodificador.sv(16) " "Inferred latch for \"Mux_Memoria\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin Decodificador.sv(16) " "Inferred latch for \"Cin\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292959 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU0 Decodificador.sv(16) " "Inferred latch for \"ALU0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU1 Decodificador.sv(16) " "Inferred latch for \"ALU1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Imediato Decodificador.sv(16) " "Inferred latch for \"Mux_Imediato\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S2 Decodificador.sv(16) " "Inferred latch for \"S2\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1 Decodificador.sv(16) " "Inferred latch for \"S1\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0 Decodificador.sv(16) " "Inferred latch for \"S0\" at Decodificador.sv(16)" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292960 "|ARQ_Lab1|Decodificador:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "ARQ_Lab1.bdf" "inst1" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 712 672 816 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180292962 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "G ALU.sv(13) " "Verilog HDL Always Construct warning at ALU.sv(13): inferring latch(es) for variable \"G\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1619180292964 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[0\] ALU.sv(13) " "Inferred latch for \"G\[0\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292964 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[1\] ALU.sv(13) " "Inferred latch for \"G\[1\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292964 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[2\] ALU.sv(13) " "Inferred latch for \"G\[2\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292965 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G\[3\] ALU.sv(13) " "Inferred latch for \"G\[3\]\" at ALU.sv(13)" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1619180292965 "|ARQ_Lab1|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x1 Mux8x1:Mux_A " "Elaborating entity \"Mux8x1\" for hierarchy \"Mux8x1:Mux_A\"" {  } { { "ARQ_Lab1.bdf" "Mux_A" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 296 552 680 520 "Mux_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180292967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "inst6" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180292992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619180292993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mux8x1:Mux_A\|BUSMUX:inst6 " "Instantiated megafunction \"Mux8x1:Mux_A\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180292994 ""}  } { { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1619180292994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293027 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000 Mux8x1:Mux_A\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Mux8x1:Mux_A\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Mux8x1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Mux8x1.bdf" { { 968 1128 1240 1056 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/mux_omc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619180293107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619180293107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated " "Elaborating entity \"mux_omc\" for hierarchy \"Mux8x1:Mux_A\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_4_bits_registers 8_4_bits_registers:Register " "Elaborating entity \"8_4_bits_registers\" for hierarchy \"8_4_bits_registers:Register\"" {  } { { "ARQ_Lab1.bdf" "Register" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 144 216 368 368 "Register" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador_4_bits 8_4_bits_registers:Register\|Registrador_4_bits:inst " "Elaborating entity \"Registrador_4_bits\" for hierarchy \"8_4_bits_registers:Register\|Registrador_4_bits:inst\"" {  } { { "8_4_bits_registers.bdf" "inst" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_4_bits_registers.bdf" { { 224 400 528 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_3AND 8_3AND:inst4 " "Elaborating entity \"8_3AND\" for hierarchy \"8_3AND:inst4\"" {  } { { "ARQ_Lab1.bdf" "inst4" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 152 -40 104 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_bit_demux 8_bit_demux:inst3 " "Elaborating entity \"8_bit_demux\" for hierarchy \"8_bit_demux:inst3\"" {  } { { "ARQ_Lab1.bdf" "inst3" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 160 -272 -176 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_bits_demux 8_bit_demux:inst3\|4_bits_demux:insasdasdasdt " "Elaborating entity \"4_bits_demux\" for hierarchy \"8_bit_demux:inst3\|4_bits_demux:insasdasdasdt\"" {  } { { "8_bit_demux.bdf" "insasdasdasdt" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/8_bit_demux.bdf" { { 328 520 616 456 "insasdasdasdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dados_16x4 Dados_16x4:Data_memory " "Elaborating entity \"Dados_16x4\" for hierarchy \"Dados_16x4:Data_memory\"" {  } { { "ARQ_Lab1.bdf" "Data_memory" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 592 1056 1272 736 "Data_memory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instrucao_64x17 Instrucao_64x17:inst14 " "Elaborating entity \"Instrucao_64x17\" for hierarchy \"Instrucao_64x17:inst14\"" {  } { { "ARQ_Lab1.bdf" "inst14" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 728 -664 -584 944 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293273 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 64 Memoria_Instrucao.sv(9) " "Verilog HDL warning at Memoria_Instrucao.sv(9): number of words (6) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1619180293274 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.data_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619180293274 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.waddr_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619180293274 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 Memoria_Instrucao.sv(7) " "Net \"RAM.we_a\" at Memoria_Instrucao.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Memoria_Instrucao.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_Instrucao.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1619180293274 "|ARQ_Lab1|Instrucao_64x17:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst16 " "Elaborating entity \"PC\" for hierarchy \"PC:inst16\"" {  } { { "ARQ_Lab1.bdf" "inst16" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 424 -736 -496 536 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(35) " "Verilog HDL assignment warning at PC.sv(35): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619180293278 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PC.sv(40) " "Verilog HDL assignment warning at PC.sv(40): truncated value with size 32 to match size of target (6)" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1619180293278 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_memoria PC.sv(7) " "Output port \"write_memoria\" at PC.sv(7) has no driver" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1619180293278 "|ARQ_Lab1|PC:inst16"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[0\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619180293479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[1\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619180293479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[2\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619180293479 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Dados_16x4:Data_memory\|dado_out\[3\] " "Converted tri-state buffer \"Dados_16x4:Data_memory\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "Memoria_dados.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1619180293479 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1619180293479 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Dados_16x4:Data_memory\|RAM " "RAM logic \"Dados_16x4:Data_memory\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "Memoria_dados.sv" "RAM" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Memoria_dados.sv" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1619180293550 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1619180293550 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 65 C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory depth (128) in the design file differs from memory depth (65) in the Memory Initialization File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1619180293552 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/db/ARQ_Lab1.ram0_Instrucao_64x17_16b39421.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1619180293553 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[0\] " "LATCH primitive \"ALU:inst1\|G\[0\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619180293620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[1\] " "LATCH primitive \"ALU:inst1\|G\[1\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619180293620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[2\] " "LATCH primitive \"ALU:inst1\|G\[2\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619180293620 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst1\|G\[3\] " "LATCH primitive \"ALU:inst1\|G\[3\]\" is permanently enabled" {  } { { "ALU.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ALU.sv" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1619180293620 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decodificador:inst\|B2 Decodificador:inst\|B0 " "Duplicate LATCH primitive \"Decodificador:inst\|B2\" merged with LATCH primitive \"Decodificador:inst\|B0\"" {  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619180293927 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1619180293927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Enable_Write " "Latch Decodificador:inst\|Enable_Write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293928 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|clear " "Latch Decodificador:inst\|clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293928 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Cin " "Latch Decodificador:inst\|Cin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293928 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|ALU0 " "Latch Decodificador:inst\|ALU0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|ALU1 " "Latch Decodificador:inst\|ALU1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Mux_Imediato " "Latch Decodificador:inst\|Mux_Imediato has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|B1 " "Latch Decodificador:inst\|B1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[1\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[1\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|B0 " "Latch Decodificador:inst\|B0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|A1 " "Latch Decodificador:inst\|A1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|A0 " "Latch Decodificador:inst\|A0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Const_in\[2\] " "Latch Decodificador:inst\|Const_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Const_in\[0\] " "Latch Decodificador:inst\|Const_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[5\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[5\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293929 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Mux_Memoria " "Latch Decodificador:inst\|Mux_Memoria has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|externo " "Latch Decodificador:inst\|externo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Write_Pc " "Latch Decodificador:inst\|Write_Pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|endereco_Salto\[4\] " "Latch Decodificador:inst\|endereco_Salto\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|endereco_Salto\[3\] " "Latch Decodificador:inst\|endereco_Salto\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|endereco_Salto\[1\] " "Latch Decodificador:inst\|endereco_Salto\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[1\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[1\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|Write_RAM " "Latch Decodificador:inst\|Write_RAM has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|S2 " "Latch Decodificador:inst\|S2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293930 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|S1 " "Latch Decodificador:inst\|S1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293931 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decodificador:inst\|S0 " "Latch Decodificador:inst\|S0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:inst16\|endereco_instrucao\[0\] " "Ports D and ENA on the latch are fed by the same signal PC:inst16\|endereco_instrucao\[0\]" {  } { { "PC.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/PC.sv" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1619180293931 ""}  } { { "Decodificador.sv" "" { Text "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/Decodificador.sv" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1619180293931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[11\] GND " "Pin \"Instrucao\[11\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619180294051 "|ARQ_Lab1|Instrucao[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[8\] GND " "Pin \"Instrucao\[8\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619180294051 "|ARQ_Lab1|Instrucao[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[6\] GND " "Pin \"Instrucao\[6\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619180294051 "|ARQ_Lab1|Instrucao[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[3\] GND " "Pin \"Instrucao\[3\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619180294051 "|ARQ_Lab1|Instrucao[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instrucao\[1\] GND " "Pin \"Instrucao\[1\]\" is stuck at GND" {  } { { "ARQ_Lab1.bdf" "" { Schematic "C:/Users/Daniel Ribeiro/Documents/GitHub/single_cycle_processor_fpga/quartus_project/ARQ_Lab1.bdf" { { 992 -560 -544 1168 "Instrucao\[16..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619180294051 "|ARQ_Lab1|Instrucao[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619180294051 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1619180294614 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619180294842 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619180294842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619180294912 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619180294912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "186 " "Implemented 186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619180294912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619180294912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619180294940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 23 09:18:14 2021 " "Processing ended: Fri Apr 23 09:18:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619180294940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619180294940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619180294940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619180294940 ""}
