$date
	Sun May 24 16:14:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RSLatch_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clr $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module latch $end
$var wire 1 # clr $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#1
1"
0#
1%
#2
1!
0"
0%
1$
#3
0!
1%
#4
0%
0$
#5
1"
1%
#6
1!
0"
0%
1$
#7
0!
1%
#8
0%
0$
#9
1"
1%
#10
1!
0"
0%
1$
