ieee clock synchron dual slave clock slave kyeong soo kim member ieee abstract letter chin chen propos ieee clock synchron method base dual slave clock claim multipl unknown paramet clock offset clock skew master slave delay estim time transfer equat usual comment investig chin dual clock scheme detail model master dual slave clock formul multi paramet estim invalid affirm imposs distinguish delay clock offset slave dual slave clock term clock synchron clock offset clock skew path delay dual slave clock method propos overcom thelimit convent ieee clock synchron approach caus clock synchron error asymmet ric link exchang time messag author claim multipl unknown paramet clock synchron clock offset clock skew master slave delay estim simultan equat usual dual slave clock claim contrari well fact clock offset delay differenti messag dissemin investig issu formul multi paramet estim model master clock dual slave clock generat common signal term ideal global refer time clock master clock slave offset general mag process signal ieee network sensor wireless synchron clock serpedin chaudhari jun lett commun ieee slave clock slave dual synchron clock ieee chen chin refer suggest neglig assum offset clock skew clock estim equat best wsns network sensor wireless tion synchroniza clock applic practic note estim likelihood maximum invalid versa vice offset clock delay separ manipul equat origin rewritten equat case simplic compon nois random ignor condit meet clock slave time time reset clock slave case note invalid estim paramet multi formul chin verifi slave valu valid equat estim paramet slave unknown side hand reduc side hand left paramet number discuss clock master respect offset common clock slave condit general case clock master respect offset fig clock drive signal singl argu chen chin clock slave master relationship time instant time express general jitter clock repres compon nois period clock slave jitter random clock slave 