{"sha": "6eeea7a76e7741882185847fd061bb8ff59c4c1e", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NmVlZWE3YTc2ZTc3NDE4ODIxODU4NDdmZDA2MWJiOGZmNTljNGMxZQ==", "commit": {"author": {"name": "Vladimir Makarov", "email": "vmakarov@redhat.com", "date": "2010-02-01T19:52:42Z"}, "committer": {"name": "Vladimir Makarov", "email": "vmakarov@gcc.gnu.org", "date": "2010-02-01T19:52:42Z"}, "message": "re PR target/41399 (Scheduler gives huge dependence graph compiling fortran/intrinsic.c on ARM)\n\n2010-02-01  Vladimir Makarov  <vmakarov@redhat.com>\n\n\tPR target/41399\n\t* sched-deps.c (sched_analyze_insn): Ignore fixed registers for\n\timplicitly set registers.\n\nFrom-SVN: r156431", "tree": {"sha": "4712bc481a40d7891f2458b626bd1b8e871d5f65", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4712bc481a40d7891f2458b626bd1b8e871d5f65"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/6eeea7a76e7741882185847fd061bb8ff59c4c1e", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6eeea7a76e7741882185847fd061bb8ff59c4c1e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6eeea7a76e7741882185847fd061bb8ff59c4c1e", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6eeea7a76e7741882185847fd061bb8ff59c4c1e/comments", "author": {"login": "vnmakarov", "id": 9855671, "node_id": "MDQ6VXNlcjk4NTU2NzE=", "avatar_url": "https://avatars.githubusercontent.com/u/9855671?v=4", "gravatar_id": "", "url": "https://api.github.com/users/vnmakarov", "html_url": "https://github.com/vnmakarov", "followers_url": "https://api.github.com/users/vnmakarov/followers", "following_url": "https://api.github.com/users/vnmakarov/following{/other_user}", "gists_url": "https://api.github.com/users/vnmakarov/gists{/gist_id}", "starred_url": "https://api.github.com/users/vnmakarov/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/vnmakarov/subscriptions", "organizations_url": "https://api.github.com/users/vnmakarov/orgs", "repos_url": "https://api.github.com/users/vnmakarov/repos", "events_url": "https://api.github.com/users/vnmakarov/events{/privacy}", "received_events_url": "https://api.github.com/users/vnmakarov/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "15ecdcc6fc24f1ead4f93d36195b4a4186a57e29", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/15ecdcc6fc24f1ead4f93d36195b4a4186a57e29", "html_url": "https://github.com/Rust-GCC/gccrs/commit/15ecdcc6fc24f1ead4f93d36195b4a4186a57e29"}], "stats": {"total": 7, "additions": 7, "deletions": 0}, "files": [{"sha": "0755576afa69fe04ec4a2ead695c98c299064b8f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6eeea7a76e7741882185847fd061bb8ff59c4c1e/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6eeea7a76e7741882185847fd061bb8ff59c4c1e/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=6eeea7a76e7741882185847fd061bb8ff59c4c1e", "patch": "@@ -1,3 +1,9 @@\n+2010-02-01  Vladimir Makarov  <vmakarov@redhat.com>\n+\n+\tPR target/41399\n+\t* sched-deps.c (sched_analyze_insn): Ignore fixed registers for\n+\timplicitly set registers.\n+\n 2010-02-01  Richard Earnshaw  <rearnsha@arm.com>\n \n \t* arm.c (FL_FOR_ARCH_7A): is also a superset of ARMv6K."}, {"sha": "8a6a860ec923d8161df7813e6bd0c3ee7c6257f4", "filename": "gcc/sched-deps.c", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/6eeea7a76e7741882185847fd061bb8ff59c4c1e/gcc%2Fsched-deps.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/6eeea7a76e7741882185847fd061bb8ff59c4c1e/gcc%2Fsched-deps.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fsched-deps.c?ref=6eeea7a76e7741882185847fd061bb8ff59c4c1e", "patch": "@@ -2623,6 +2623,7 @@ sched_analyze_insn (struct deps *deps, rtx x, rtx insn)\n       extract_insn (insn);\n       preprocess_constraints ();\n       ira_implicitly_set_insn_hard_regs (&temp);\n+      AND_COMPL_HARD_REG_SET (temp, ira_no_alloc_regs);\n       IOR_HARD_REG_SET (implicit_reg_pending_clobbers, temp);\n     }\n "}]}