<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h' l='338' ll='340' type='UnaryOp_match&lt;SrcTy, TargetOpcode::G_ZEXT&gt; llvm::MIPatternMatch::m_GZExt(const SrcTy &amp; Src)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1831' u='c' c='_ZN4llvm14CombinerHelper23matchCombineShlOfExtendERNS_12MachineInstrERNS_15RegisterImmPairE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2025' u='c' c='_ZN4llvm14CombinerHelper29matchCombineUnmergeZExtToZExtERNS_12MachineInstrE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='73' u='c' c='_ZN4llvm28LegalizationArtifactCombiner16tryCombineAnyExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='131' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineZExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEERNS_20GISelObserverWrapperE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='188' u='c' c='_ZN4llvm28LegalizationArtifactCombiner14tryCombineSExtERNS_12MachineInstrERNS_15SmallVectorImplIPS1_EERNS3_INS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3458' u='c' c='_ZL22matchZeroExtendFromS32RN4llvm19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUPostLegalizerCombiner.cpp' l='207' u='c' c='_ZN33AMDGPUPostLegalizerCombinerHelper17matchCvtF32UByteNERN4llvm12MachineInstrERNS_20CvtF32UByteMatchInfoE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='296' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_MatchExtendsTrunc_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/PatternMatchTest.cpp' l='312' u='c' c='_ZN12_GLOBAL__N_141AArch64GISelMITest_MatchExtendsTrunc_Test8TestBodyEv'/>
