

================================================================
== Vitis HLS Report for 'main_process_Pipeline_reset_loop'
================================================================
* Date:           Mon Oct 27 17:27:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.787 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16386|    16386|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- reset_loop  |    16384|    16384|         1|          1|          1|  16384|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/main.cpp:28]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln28 = store i15 0, i15 %i" [../src/main.cpp:28]   --->   Operation 14 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_3 = load i15 %i" [../src/main.cpp:30]   --->   Operation 16 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%icmp_ln28 = icmp_eq  i15 %i_3, i15 16384" [../src/main.cpp:28]   --->   Operation 17 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.94ns)   --->   "%i_4 = add i15 %i_3, i15 1" [../src/main.cpp:28]   --->   Operation 18 'add' 'i_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body.split, void %for.end.exitStub" [../src/main.cpp:28]   --->   Operation 19 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [../src/main.cpp:28]   --->   Operation 20 'specpipeline' 'specpipeline_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384" [../src/main.cpp:28]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/main.cpp:28]   --->   Operation 22 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %i_3, i32 7, i32 13" [../src/main.cpp:29]   --->   Operation 23 'partselect' 'n' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m = trunc i15 %i_3" [../src/main.cpp:30]   --->   Operation 24 'trunc' 'm' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %m, i7 %n" [../src/main.cpp:37]   --->   Operation 25 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i14 %tmp_s" [../src/main.cpp:37]   --->   Operation 26 'zext' 'zext_ln37' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8, i64 0, i64 %zext_ln37" [../src/main.cpp:37]   --->   Operation 27 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7, i64 0, i64 %zext_ln37" [../src/main.cpp:37]   --->   Operation 28 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_6, i64 0, i64 %zext_ln37" [../src/main.cpp:38]   --->   Operation 29 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_5, i64 0, i64 %zext_ln37" [../src/main.cpp:38]   --->   Operation 30 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_4, i64 0, i64 %zext_ln37" [../src/main.cpp:38]   --->   Operation 31 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_3, i64 0, i64 %zext_ln37" [../src/main.cpp:39]   --->   Operation 32 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_2, i64 0, i64 %zext_ln37" [../src/main.cpp:39]   --->   Operation 33 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_1, i64 0, i64 %zext_ln37" [../src/main.cpp:39]   --->   Operation 34 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17 = getelementptr i8 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f, i64 0, i64 %zext_ln37" [../src/main.cpp:37]   --->   Operation 35 'getelementptr' 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_9" [../src/main.cpp:37]   --->   Operation 36 'store' 'store_ln37' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_17" [../src/main.cpp:37]   --->   Operation 37 'store' 'store_ln37' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%store_ln37 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_10" [../src/main.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_11" [../src/main.cpp:38]   --->   Operation 39 'store' 'store_ln38' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_12" [../src/main.cpp:38]   --->   Operation 40 'store' 'store_ln38' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln38 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_13" [../src/main.cpp:38]   --->   Operation 41 'store' 'store_ln38' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_14" [../src/main.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_15" [../src/main.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln39 = store i8 255, i14 %main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_16" [../src/main.cpp:39]   --->   Operation 44 'store' 'store_ln39' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 92 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%call_ln40 = call void @zbuffer, i7 %m, i7 %n, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_8, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_7, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_6, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_5, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_4, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_3, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_2, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer_1, i18 %zbuffer_bool_ap_uint_ap_uint_ap_uint_ap_uint_ap_fixed_bool_z_buffer" [../src/main.cpp:40]   --->   Operation 45 'call' 'call_ln40' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln28 = store i15 %i_4, i15 %i" [../src/main.cpp:28]   --->   Operation 46 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body" [../src/main.cpp:28]   --->   Operation 47 'br' 'br_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.500ns.

 <State 1>: 6.787ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', ../src/main.cpp:28) of constant 0 on local variable 'i', ../src/main.cpp:28 [29]  (1.588 ns)
	'load' operation 15 bit ('i', ../src/main.cpp:30) on local variable 'i', ../src/main.cpp:28 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', ../src/main.cpp:28) [33]  (1.944 ns)
	'store' operation 0 bit ('store_ln37', ../src/main.cpp:37) of constant 255 on array 'main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8' [53]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
