// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_LOOP_12_proc_HH_
#define _Loop_LOOP_12_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rbf_kernel_faddfsbkb.h"
#include "rbf_kernel_fsub_3cud.h"
#include "rbf_kernel_fadd_3dEe.h"
#include "rbf_kernel_fmul_3eOg.h"

namespace ap_rtl {

struct Loop_LOOP_12_proc : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > temp_buf_address0;
    sc_out< sc_logic > temp_buf_ce0;
    sc_in< sc_lv<32> > temp_buf_q0;
    sc_out< sc_lv<10> > temp_buf_address1;
    sc_out< sc_logic > temp_buf_ce1;
    sc_in< sc_lv<32> > temp_buf_q1;
    sc_out< sc_lv<10> > temp2_buf_address0;
    sc_out< sc_logic > temp2_buf_ce0;
    sc_in< sc_lv<32> > temp2_buf_q0;
    sc_out< sc_lv<10> > temp2_buf_address1;
    sc_out< sc_logic > temp2_buf_ce1;
    sc_in< sc_lv<32> > temp2_buf_q1;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Loop_LOOP_12_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_LOOP_12_proc);

    ~Loop_LOOP_12_proc();

    sc_trace_file* mVcdFile;

    rbf_kernel_faddfsbkb<1,5,32,32,32>* rbf_kernel_faddfsbkb_U17;
    rbf_kernel_fsub_3cud<1,5,32,32,32>* rbf_kernel_fsub_3cud_U18;
    rbf_kernel_fadd_3dEe<1,5,32,32,32>* rbf_kernel_fadd_3dEe_U19;
    rbf_kernel_fmul_3eOg<1,4,32,32,32>* rbf_kernel_fmul_3eOg_U20;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<42> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > i_0_i2_reg_232;
    sc_signal< sc_lv<32> > sum_0_i_reg_244;
    sc_signal< sc_lv<32> > grp_fu_256_p2;
    sc_signal< sc_lv<32> > reg_276;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state48_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state52_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<1> > tmp_7_4_reg_507;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage19;
    sc_signal< bool > ap_block_state21_pp0_stage19_iter0;
    sc_signal< bool > ap_block_pp0_stage19_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage23;
    sc_signal< bool > ap_block_state25_pp0_stage23_iter0;
    sc_signal< bool > ap_block_pp0_stage23_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage27;
    sc_signal< bool > ap_block_state29_pp0_stage27_iter0;
    sc_signal< bool > ap_block_pp0_stage27_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage31;
    sc_signal< bool > ap_block_state33_pp0_stage31_iter0;
    sc_signal< bool > ap_block_pp0_stage31_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage35;
    sc_signal< bool > ap_block_state37_pp0_stage35_iter0;
    sc_signal< bool > ap_block_pp0_stage35_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage39;
    sc_signal< bool > ap_block_state41_pp0_stage39_iter0;
    sc_signal< bool > ap_block_pp0_stage39_11001;
    sc_signal< sc_lv<32> > reg_283;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state49_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > tmp_7_4_reg_507_pp0_iter1_reg;
    sc_signal< sc_lv<32> > grp_fu_272_p2;
    sc_signal< sc_lv<32> > reg_291;
    sc_signal< sc_lv<32> > reg_296;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state53_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > temp_buf_load_reg_447;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > temp2_buf_load_reg_452;
    sc_signal< sc_lv<32> > temp_buf_load_1_reg_457;
    sc_signal< sc_lv<32> > temp2_buf_load_1_reg_462;
    sc_signal< sc_lv<32> > temp_buf_load_2_reg_487;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > temp2_buf_load_2_reg_492;
    sc_signal< sc_lv<32> > temp_buf_load_3_reg_497;
    sc_signal< sc_lv<32> > temp2_buf_load_3_reg_502;
    sc_signal< sc_lv<1> > tmp_7_4_fu_349_p2;
    sc_signal< sc_lv<32> > temp_buf_load_4_reg_531;
    sc_signal< sc_lv<32> > temp2_buf_load_4_reg_536;
    sc_signal< sc_lv<32> > temp_buf_load_5_reg_541;
    sc_signal< sc_lv<32> > temp2_buf_load_5_reg_546;
    sc_signal< sc_lv<32> > temp_buf_load_6_reg_571;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > temp2_buf_load_6_reg_576;
    sc_signal< sc_lv<32> > temp_buf_load_7_reg_581;
    sc_signal< sc_lv<32> > temp2_buf_load_7_reg_586;
    sc_signal< sc_lv<32> > temp_buf_load_8_reg_611;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state47_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > temp2_buf_load_8_reg_616;
    sc_signal< sc_lv<32> > temp_buf_load_9_reg_621;
    sc_signal< sc_lv<32> > temp2_buf_load_9_reg_626;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_631;
    sc_signal< sc_lv<32> > tmp_11_3_reg_637;
    sc_signal< sc_lv<32> > tmp_11_4_reg_643;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state50_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<32> > tmp_11_5_reg_649;
    sc_signal< sc_lv<32> > tmp_11_6_reg_655;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state51_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<32> > tmp_11_7_reg_661;
    sc_signal< sc_lv<32> > tmp_11_9_reg_667;
    sc_signal< sc_lv<32> > tmp_12_2_reg_673;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<32> > tmp_12_3_reg_678;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<32> > tmp_12_4_reg_683;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<32> > tmp_12_6_reg_688;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<32> > tmp_12_7_reg_693;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<32> > tmp_12_8_reg_698;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage18;
    sc_signal< bool > ap_block_state20_pp0_stage18_iter0;
    sc_signal< bool > ap_block_pp0_stage18_11001;
    sc_signal< sc_lv<10> > i_1_9_fu_421_p2;
    sc_signal< sc_lv<10> > i_1_9_reg_703;
    sc_signal< sc_lv<32> > grp_fu_266_p2;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage27_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state29;
    sc_signal< bool > ap_block_pp0_stage39_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_0_i2_phi_fu_236_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_0_i_phi_fu_248_p4;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<64> > tmp_s_fu_301_p1;
    sc_signal< sc_lv<64> > tmp_1_9_fu_313_p1;
    sc_signal< sc_lv<64> > tmp_2_10_fu_325_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_3_fu_337_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_355_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_5_fu_367_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_379_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_7_fu_391_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_403_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_9_fu_415_p1;
    sc_signal< sc_lv<32> > grp_fu_256_p0;
    sc_signal< sc_lv<32> > grp_fu_256_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage19;
    sc_signal< bool > ap_block_pp0_stage23;
    sc_signal< bool > ap_block_pp0_stage27;
    sc_signal< bool > ap_block_pp0_stage31;
    sc_signal< bool > ap_block_pp0_stage35;
    sc_signal< bool > ap_block_pp0_stage39;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<32> > grp_fu_260_p0;
    sc_signal< sc_lv<32> > grp_fu_260_p1;
    sc_signal< sc_lv<32> > grp_fu_272_p0;
    sc_signal< sc_lv<32> > grp_fu_272_p1;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_lv<10> > i_1_s_fu_307_p2;
    sc_signal< sc_lv<10> > i_1_1_fu_319_p2;
    sc_signal< sc_lv<10> > i_1_2_fu_331_p2;
    sc_signal< sc_lv<10> > i_1_3_fu_343_p2;
    sc_signal< sc_lv<10> > i_1_4_fu_361_p2;
    sc_signal< sc_lv<10> > i_1_5_fu_373_p2;
    sc_signal< sc_lv<10> > i_1_6_fu_385_p2;
    sc_signal< sc_lv<10> > i_1_7_fu_397_p2;
    sc_signal< sc_lv<10> > i_1_8_fu_409_p2;
    sc_signal< sc_lv<2> > grp_fu_256_opcode;
    sc_signal< bool > ap_block_pp0_stage11_00001;
    sc_signal< bool > ap_block_pp0_stage15_00001;
    sc_signal< bool > ap_block_pp0_stage19_00001;
    sc_signal< bool > ap_block_pp0_stage23_00001;
    sc_signal< bool > ap_block_pp0_stage27_00001;
    sc_signal< bool > ap_block_pp0_stage31_00001;
    sc_signal< bool > ap_block_pp0_stage35_00001;
    sc_signal< bool > ap_block_pp0_stage39_00001;
    sc_signal< bool > ap_block_pp0_stage7_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< bool > ap_block_pp0_stage4_00001;
    sc_signal< bool > ap_block_pp0_stage5_00001;
    sc_signal< bool > ap_block_pp0_stage6_00001;
    sc_signal< sc_logic > ap_CS_fsm_state54;
    sc_signal< sc_lv<42> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< bool > ap_block_pp0_stage18_subdone;
    sc_signal< bool > ap_block_pp0_stage19_subdone;
    sc_signal< bool > ap_block_state22_pp0_stage20_iter0;
    sc_signal< bool > ap_block_pp0_stage20_subdone;
    sc_signal< bool > ap_block_state23_pp0_stage21_iter0;
    sc_signal< bool > ap_block_pp0_stage21_subdone;
    sc_signal< bool > ap_block_state24_pp0_stage22_iter0;
    sc_signal< bool > ap_block_pp0_stage22_subdone;
    sc_signal< bool > ap_block_pp0_stage23_subdone;
    sc_signal< bool > ap_block_state26_pp0_stage24_iter0;
    sc_signal< bool > ap_block_pp0_stage24_subdone;
    sc_signal< bool > ap_block_state27_pp0_stage25_iter0;
    sc_signal< bool > ap_block_pp0_stage25_subdone;
    sc_signal< bool > ap_block_state28_pp0_stage26_iter0;
    sc_signal< bool > ap_block_pp0_stage26_subdone;
    sc_signal< bool > ap_block_state30_pp0_stage28_iter0;
    sc_signal< bool > ap_block_pp0_stage28_subdone;
    sc_signal< bool > ap_block_state31_pp0_stage29_iter0;
    sc_signal< bool > ap_block_pp0_stage29_subdone;
    sc_signal< bool > ap_block_state32_pp0_stage30_iter0;
    sc_signal< bool > ap_block_pp0_stage30_subdone;
    sc_signal< bool > ap_block_pp0_stage31_subdone;
    sc_signal< bool > ap_block_state34_pp0_stage32_iter0;
    sc_signal< bool > ap_block_pp0_stage32_subdone;
    sc_signal< bool > ap_block_state35_pp0_stage33_iter0;
    sc_signal< bool > ap_block_pp0_stage33_subdone;
    sc_signal< bool > ap_block_state36_pp0_stage34_iter0;
    sc_signal< bool > ap_block_pp0_stage34_subdone;
    sc_signal< bool > ap_block_pp0_stage35_subdone;
    sc_signal< bool > ap_block_state38_pp0_stage36_iter0;
    sc_signal< bool > ap_block_pp0_stage36_subdone;
    sc_signal< bool > ap_block_state39_pp0_stage37_iter0;
    sc_signal< bool > ap_block_pp0_stage37_subdone;
    sc_signal< bool > ap_block_state40_pp0_stage38_iter0;
    sc_signal< bool > ap_block_pp0_stage38_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<42> ap_ST_fsm_state1;
    static const sc_lv<42> ap_ST_fsm_pp0_stage0;
    static const sc_lv<42> ap_ST_fsm_pp0_stage1;
    static const sc_lv<42> ap_ST_fsm_pp0_stage2;
    static const sc_lv<42> ap_ST_fsm_pp0_stage3;
    static const sc_lv<42> ap_ST_fsm_pp0_stage4;
    static const sc_lv<42> ap_ST_fsm_pp0_stage5;
    static const sc_lv<42> ap_ST_fsm_pp0_stage6;
    static const sc_lv<42> ap_ST_fsm_pp0_stage7;
    static const sc_lv<42> ap_ST_fsm_pp0_stage8;
    static const sc_lv<42> ap_ST_fsm_pp0_stage9;
    static const sc_lv<42> ap_ST_fsm_pp0_stage10;
    static const sc_lv<42> ap_ST_fsm_pp0_stage11;
    static const sc_lv<42> ap_ST_fsm_pp0_stage12;
    static const sc_lv<42> ap_ST_fsm_pp0_stage13;
    static const sc_lv<42> ap_ST_fsm_pp0_stage14;
    static const sc_lv<42> ap_ST_fsm_pp0_stage15;
    static const sc_lv<42> ap_ST_fsm_pp0_stage16;
    static const sc_lv<42> ap_ST_fsm_pp0_stage17;
    static const sc_lv<42> ap_ST_fsm_pp0_stage18;
    static const sc_lv<42> ap_ST_fsm_pp0_stage19;
    static const sc_lv<42> ap_ST_fsm_pp0_stage20;
    static const sc_lv<42> ap_ST_fsm_pp0_stage21;
    static const sc_lv<42> ap_ST_fsm_pp0_stage22;
    static const sc_lv<42> ap_ST_fsm_pp0_stage23;
    static const sc_lv<42> ap_ST_fsm_pp0_stage24;
    static const sc_lv<42> ap_ST_fsm_pp0_stage25;
    static const sc_lv<42> ap_ST_fsm_pp0_stage26;
    static const sc_lv<42> ap_ST_fsm_pp0_stage27;
    static const sc_lv<42> ap_ST_fsm_pp0_stage28;
    static const sc_lv<42> ap_ST_fsm_pp0_stage29;
    static const sc_lv<42> ap_ST_fsm_pp0_stage30;
    static const sc_lv<42> ap_ST_fsm_pp0_stage31;
    static const sc_lv<42> ap_ST_fsm_pp0_stage32;
    static const sc_lv<42> ap_ST_fsm_pp0_stage33;
    static const sc_lv<42> ap_ST_fsm_pp0_stage34;
    static const sc_lv<42> ap_ST_fsm_pp0_stage35;
    static const sc_lv<42> ap_ST_fsm_pp0_stage36;
    static const sc_lv<42> ap_ST_fsm_pp0_stage37;
    static const sc_lv<42> ap_ST_fsm_pp0_stage38;
    static const sc_lv<42> ap_ST_fsm_pp0_stage39;
    static const sc_lv<42> ap_ST_fsm_state54;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_310;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_29;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage35();
    void thread_ap_CS_fsm_pp0_stage39();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state54();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_00001();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_00001();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage18_11001();
    void thread_ap_block_pp0_stage18_subdone();
    void thread_ap_block_pp0_stage19();
    void thread_ap_block_pp0_stage19_00001();
    void thread_ap_block_pp0_stage19_11001();
    void thread_ap_block_pp0_stage19_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage20_subdone();
    void thread_ap_block_pp0_stage21_subdone();
    void thread_ap_block_pp0_stage22_subdone();
    void thread_ap_block_pp0_stage23();
    void thread_ap_block_pp0_stage23_00001();
    void thread_ap_block_pp0_stage23_11001();
    void thread_ap_block_pp0_stage23_subdone();
    void thread_ap_block_pp0_stage24_subdone();
    void thread_ap_block_pp0_stage25_subdone();
    void thread_ap_block_pp0_stage26_subdone();
    void thread_ap_block_pp0_stage27();
    void thread_ap_block_pp0_stage27_00001();
    void thread_ap_block_pp0_stage27_11001();
    void thread_ap_block_pp0_stage27_subdone();
    void thread_ap_block_pp0_stage28_subdone();
    void thread_ap_block_pp0_stage29_subdone();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage30_subdone();
    void thread_ap_block_pp0_stage31();
    void thread_ap_block_pp0_stage31_00001();
    void thread_ap_block_pp0_stage31_11001();
    void thread_ap_block_pp0_stage31_subdone();
    void thread_ap_block_pp0_stage32_subdone();
    void thread_ap_block_pp0_stage33_subdone();
    void thread_ap_block_pp0_stage34_subdone();
    void thread_ap_block_pp0_stage35();
    void thread_ap_block_pp0_stage35_00001();
    void thread_ap_block_pp0_stage35_11001();
    void thread_ap_block_pp0_stage35_subdone();
    void thread_ap_block_pp0_stage36_subdone();
    void thread_ap_block_pp0_stage37_subdone();
    void thread_ap_block_pp0_stage38_subdone();
    void thread_ap_block_pp0_stage39();
    void thread_ap_block_pp0_stage39_00001();
    void thread_ap_block_pp0_stage39_11001();
    void thread_ap_block_pp0_stage39_subdone();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_00001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_00001();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_00001();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_00001();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_pp0_stage18_iter0();
    void thread_ap_block_state21_pp0_stage19_iter0();
    void thread_ap_block_state22_pp0_stage20_iter0();
    void thread_ap_block_state23_pp0_stage21_iter0();
    void thread_ap_block_state24_pp0_stage22_iter0();
    void thread_ap_block_state25_pp0_stage23_iter0();
    void thread_ap_block_state26_pp0_stage24_iter0();
    void thread_ap_block_state27_pp0_stage25_iter0();
    void thread_ap_block_state28_pp0_stage26_iter0();
    void thread_ap_block_state29_pp0_stage27_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage28_iter0();
    void thread_ap_block_state31_pp0_stage29_iter0();
    void thread_ap_block_state32_pp0_stage30_iter0();
    void thread_ap_block_state33_pp0_stage31_iter0();
    void thread_ap_block_state34_pp0_stage32_iter0();
    void thread_ap_block_state35_pp0_stage33_iter0();
    void thread_ap_block_state36_pp0_stage34_iter0();
    void thread_ap_block_state37_pp0_stage35_iter0();
    void thread_ap_block_state38_pp0_stage36_iter0();
    void thread_ap_block_state39_pp0_stage37_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage38_iter0();
    void thread_ap_block_state41_pp0_stage39_iter0();
    void thread_ap_block_state42_pp0_stage0_iter1();
    void thread_ap_block_state43_pp0_stage1_iter1();
    void thread_ap_block_state44_pp0_stage2_iter1();
    void thread_ap_block_state45_pp0_stage3_iter1();
    void thread_ap_block_state46_pp0_stage4_iter1();
    void thread_ap_block_state47_pp0_stage5_iter1();
    void thread_ap_block_state48_pp0_stage6_iter1();
    void thread_ap_block_state49_pp0_stage7_iter1();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage8_iter1();
    void thread_ap_block_state51_pp0_stage9_iter1();
    void thread_ap_block_state52_pp0_stage10_iter1();
    void thread_ap_block_state53_pp0_stage11_iter1();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_pp0_exit_iter0_state29();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_0_i2_phi_fu_236_p4();
    void thread_ap_phi_mux_sum_0_i_phi_fu_248_p4();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_grp_fu_256_opcode();
    void thread_grp_fu_256_p0();
    void thread_grp_fu_256_p1();
    void thread_grp_fu_260_p0();
    void thread_grp_fu_260_p1();
    void thread_grp_fu_272_p0();
    void thread_grp_fu_272_p1();
    void thread_i_1_1_fu_319_p2();
    void thread_i_1_2_fu_331_p2();
    void thread_i_1_3_fu_343_p2();
    void thread_i_1_4_fu_361_p2();
    void thread_i_1_5_fu_373_p2();
    void thread_i_1_6_fu_385_p2();
    void thread_i_1_7_fu_397_p2();
    void thread_i_1_8_fu_409_p2();
    void thread_i_1_9_fu_421_p2();
    void thread_i_1_s_fu_307_p2();
    void thread_temp2_buf_address0();
    void thread_temp2_buf_address1();
    void thread_temp2_buf_ce0();
    void thread_temp2_buf_ce1();
    void thread_temp_buf_address0();
    void thread_temp_buf_address1();
    void thread_temp_buf_ce0();
    void thread_temp_buf_ce1();
    void thread_tmp_1_9_fu_313_p1();
    void thread_tmp_2_10_fu_325_p1();
    void thread_tmp_3_fu_337_p1();
    void thread_tmp_4_fu_355_p1();
    void thread_tmp_5_fu_367_p1();
    void thread_tmp_6_fu_379_p1();
    void thread_tmp_7_4_fu_349_p2();
    void thread_tmp_7_fu_391_p1();
    void thread_tmp_8_fu_403_p1();
    void thread_tmp_9_fu_415_p1();
    void thread_tmp_s_fu_301_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
