tst r0, #1 
addeq r0, r1, r1 
mvn r1, r0 
mov r2, r0 
and r1, r2, r1 
