Analysis & Synthesis report for Mortol_Kombot
Sun Jan 22 18:26:10 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |project|p_health:p2h|State
 11. State Machine - |project|box:p2|run:r1|State
 12. State Machine - |project|p_health:p1h|State
 13. State Machine - |project|box:p1|run:r1|State
 14. State Machine - |project|project_soc:u0|project_soc_sdram:sdram|m_next
 15. State Machine - |project|project_soc:u0|project_soc_sdram:sdram|m_state
 16. State Machine - |project|project_soc:u0|project_soc_sdram:sdram|i_next
 17. State Machine - |project|project_soc:u0|project_soc_sdram:sdram|i_state
 18. State Machine - |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 27. Source assignments for project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 28. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 29. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 30. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 31. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 32. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 33. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 34. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 35. Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 36. Source assignments for project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2ig1:auto_generated
 37. Source assignments for project_soc:u0|project_soc_sdram:sdram
 38. Source assignments for project_soc:u0|project_soc_sdram_pll:sdram_pll
 39. Source assignments for project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2|project_soc_sdram_pll_dffpipe_l2c:dffpipe3
 40. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux:cmd_demux
 41. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 42. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 44. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 45. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 46. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004
 47. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 48. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006
 49. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007
 50. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008
 51. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009
 52. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010
 53. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011
 54. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012
 55. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013
 56. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014
 57. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015
 58. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016
 59. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017
 60. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018
 61. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 72. Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 73. Source assignments for project_soc:u0|altera_reset_controller:rst_controller
 74. Source assignments for project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Source assignments for project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated
 81. Source assignments for playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated
 82. Source assignments for instructionsROM:irom2|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated
 83. Source assignments for instructionsROM:irom|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated
 84. Source assignments for textROM:trom|altsyncram:mem_rtl_0|altsyncram_j171:auto_generated
 85. Source assignments for backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated
 86. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 87. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 88. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a
 89. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 90. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b
 91. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 92. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 93. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram
 94. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 95. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 96. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 97. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 98. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 99. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy
100. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0
101. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
102. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
103. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
104. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
105. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator
106. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
107. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
108. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
109. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
110. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
111. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
112. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
113. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
114. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
115. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator
116. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
117. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
118. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
119. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator
120. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator
121. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator
122. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
123. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
124. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
125. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
126. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent
129. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
133. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
136. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
139. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
142. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
145. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
148. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
149. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
152. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
155. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
158. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent
161. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
164. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
167. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
169. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
170. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
171. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
172. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent
173. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
174. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo
175. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent
176. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent
179. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo
181. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
182. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
183. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
184. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|project_soc_mm_interconnect_0_router_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003|project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_004|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_005|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_006|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_007|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008|project_soc_mm_interconnect_0_router_008_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_009|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_010|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_011|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_012|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
197. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_013|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
198. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_014|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
199. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_015|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
200. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_016|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
201. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_017|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_018|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_019|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_020|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
206. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
207. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
230. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
231. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
232. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
233. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
234. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
235. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
236. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
237. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
238. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
239. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb
240. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
241. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb
242. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
243. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
244. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
245. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
246. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
247. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
248. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
249. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
250. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
251. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
252. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
253. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
254. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
255. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
256. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
257. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
258. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
259. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
260. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
261. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
262. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
263. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
264. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
265. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
266. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
267. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
268. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
269. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
270. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
271. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
272. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
273. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
274. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
275. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
276. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
277. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
278. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
279. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
280. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
281. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
282. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
283. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
284. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
285. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
286. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
287. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
288. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
289. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
290. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
291. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
292. Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
293. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller
294. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
295. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
296. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001
297. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
298. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
299. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002
300. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
301. Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
302. Parameter Settings for User Entity Instance: vga_controller:vga1
303. Parameter Settings for Inferred Entity Instance: playerROM:p2_read|altsyncram:mem_rtl_0
304. Parameter Settings for Inferred Entity Instance: playerROM:p1_read|altsyncram:mem_rtl_0
305. Parameter Settings for Inferred Entity Instance: instructionsROM:irom2|altsyncram:mem_rtl_0
306. Parameter Settings for Inferred Entity Instance: instructionsROM:irom|altsyncram:mem_rtl_0
307. Parameter Settings for Inferred Entity Instance: textROM:trom|altsyncram:mem_rtl_0
308. Parameter Settings for Inferred Entity Instance: backgroundROM:jram|altsyncram:mem_rtl_0
309. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7
310. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
311. Parameter Settings for Inferred Entity Instance: rom_port_data:p2_data|lpm_mult:Mult0
312. Parameter Settings for Inferred Entity Instance: rom_port_data:p1_data|lpm_mult:Mult0
313. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
314. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
315. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5
316. scfifo Parameter Settings by Entity Instance
317. altsyncram Parameter Settings by Entity Instance
318. lpm_mult Parameter Settings by Entity Instance
319. Port Connectivity Checks: "backgroundROM:jram"
320. Port Connectivity Checks: "rom_port_data:p2_data"
321. Port Connectivity Checks: "box:p2"
322. Port Connectivity Checks: "box_color:bc"
323. Port Connectivity Checks: "box:p1"
324. Port Connectivity Checks: "vga_controller:vga1"
325. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
326. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_002"
327. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
328. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_001"
329. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
330. Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller"
331. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
332. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
333. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
334. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
335. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
336. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
337. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
338. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
339. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
340. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
341. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
342. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
343. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008|project_soc_mm_interconnect_0_router_008_default_decode:the_default_decode"
344. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003|project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode"
345. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
346. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
347. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
348. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
349. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
350. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo"
351. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent"
352. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo"
353. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent"
354. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo"
355. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent"
356. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
357. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
358. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
359. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
360. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
361. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
362. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo"
363. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent"
364. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
365. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
366. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
367. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
368. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
369. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
370. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
371. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
372. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
373. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
374. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
375. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
376. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
377. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
378. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
379. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
380. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
381. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
382. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
383. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo"
384. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo"
385. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent"
386. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
387. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
388. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
389. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
390. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
391. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator"
392. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator"
393. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator"
394. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
395. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
396. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
397. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator"
398. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
399. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
400. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
401. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
402. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
403. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
404. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
405. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
406. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
407. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator"
408. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
409. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
410. Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
411. Port Connectivity Checks: "project_soc:u0|project_soc_spi_0:spi_0"
412. Port Connectivity Checks: "project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_altpll_vg92:sd1"
413. Port Connectivity Checks: "project_soc:u0|project_soc_sdram_pll:sdram_pll"
414. Port Connectivity Checks: "project_soc:u0|project_soc_sdram:sdram|project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module"
415. Port Connectivity Checks: "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0"
416. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy"
417. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
418. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
419. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_project_soc_nios2_gen2_0_cpu_nios2_oci_pib"
420. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
421. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
422. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace"
423. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk"
424. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk"
425. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug"
426. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci"
427. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_test_bench:the_project_soc_nios2_gen2_0_cpu_test_bench"
428. Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0"
429. Port Connectivity Checks: "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic"
430. Port Connectivity Checks: "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0"
431. Port Connectivity Checks: "project_soc:u0"
432. Post-Synthesis Netlist Statistics for Top Partition
433. Elapsed Time Per Partition
434. Analysis & Synthesis Messages
435. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 22 18:26:09 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Mortol_Kombot                               ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,506                                       ;
;     Total combinational functions  ; 6,141                                       ;
;     Dedicated logic registers      ; 3,363                                       ;
; Total registers                    ; 3363                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 221,784                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; project            ; Mortol_Kombot      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                           ; Library     ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; IP/player2.sv                                                                                           ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/IP/player2.sv                                                                                           ;             ;
; project_soc/synthesis/project_soc.v                                                                     ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v                                                                     ; project_soc ;
; project_soc/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.v                                              ; project_soc ;
; project_soc/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_synchronizer.v                                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_irq_mapper.sv                                              ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v                                        ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v                      ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; project_soc ;
; project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; project_soc ;
; project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                       ; project_soc ;
; project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                        ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv                           ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv                               ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux_001.sv                         ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux.sv                             ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux_001.sv                           ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv                               ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux_001.sv                         ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux.sv                             ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv                            ; project_soc ;
; project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv                                ; project_soc ;
; project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_agent.sv                                          ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; project_soc ;
; project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_translator.sv                                     ; project_soc ;
; project_soc/synthesis/submodules/project_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_rst.v                                                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_gpx.v                                                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_timer_0.v                                                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sysid_qsys_0.v                                             ; project_soc ;
; project_soc/synthesis/submodules/project_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_spi_0.v                                                    ; project_soc ;
; project_soc/synthesis/submodules/project_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v                                                ; project_soc ;
; project_soc/synthesis/submodules/project_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v                                                    ; project_soc ;
; project_soc/synthesis/submodules/player2.sv                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/player2.sv                                                             ; project_soc ;
; project_soc/synthesis/submodules/project_soc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.hex                                       ; project_soc ;
; project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v                                         ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v                                             ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v                                         ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; project_soc ;
; project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_test_bench.v                              ; project_soc ;
; project_soc/synthesis/submodules/project_soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_leds_pio.v                                                 ; project_soc ;
; project_soc/synthesis/submodules/project_soc_keycode.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_keycode.v                                                  ; project_soc ;
; project_soc/synthesis/submodules/project_soc_key.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_key.v                                                      ; project_soc ;
; project_soc/synthesis/submodules/project_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v                                              ; project_soc ;
; project_soc/synthesis/submodules/project_soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                                 ; C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_hex_digits_pio.v                                           ; project_soc ;
; .sv code/VGA_controller.sv                                                                              ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/VGA_controller.sv                                                                              ;             ;
; .sv code/run.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/run.sv                                                                                         ;             ;
; .sv code/project.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/project.sv                                                                                     ;             ;
; .sv code/p_health.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv                                                                                    ;             ;
; .sv code/key_code.sv                                                                                    ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/key_code.sv                                                                                    ;             ;
; .sv code/HexDriver.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/HexDriver.sv                                                                                   ;             ;
; .sv code/box_color.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/box_color.sv                                                                                   ;             ;
; .sv code/box.sv                                                                                         ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/.sv code/box.sv                                                                                         ;             ;
; ROM_data/rom_port_data.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv                                                                               ;             ;
; ROM_data/textROM.sv                                                                                     ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv                                                                                     ;             ;
; ROM_data/playerROM.sv                                                                                   ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv                                                                                   ;             ;
; ROM_data/instructionsROM.sv                                                                             ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv                                                                             ;             ;
; ROM_data/backgroundROM.sv                                                                               ; yes             ; User SystemVerilog HDL File                           ; C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv                                                                               ;             ;
; ROM_data/text.txt                                                                                       ; yes             ; User File                                             ; C:/intelFPGA_lite/18.1/Project/ROM_data/text.txt                                                                                       ;             ;
; ROM_data/player.txt                                                                                     ; yes             ; User File                                             ; C:/intelFPGA_lite/18.1/Project/ROM_data/player.txt                                                                                     ;             ;
; ROM_data/instructions.txt                                                                               ; yes             ; User File                                             ; C:/intelFPGA_lite/18.1/Project/ROM_data/instructions.txt                                                                               ;             ;
; ROM_data/background.txt                                                                                 ; yes             ; User File                                             ; C:/intelFPGA_lite/18.1/Project/ROM_data/background.txt                                                                                 ;             ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                      ;             ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                   ;             ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                    ;             ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                    ;             ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                    ;             ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                    ;             ;
; aglobal181.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;             ;
; db/scfifo_9621.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/scfifo_9621.tdf                                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf                                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/a_fefifo_7cf.tdf                                                                                     ;             ;
; db/cntr_337.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/cntr_337.tdf                                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_dtn1.tdf                                                                                  ;             ;
; db/cntr_n2b.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/cntr_n2b.tdf                                                                                         ;             ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_s0c1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_s0c1.tdf                                                                                  ;             ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                       ;             ;
; db/altsyncram_0n61.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_0n61.tdf                                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                        ;             ;
; db/altsyncram_2ig1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_2ig1.tdf                                                                                  ;             ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sldf112cfd4/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab ;
; db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File                     ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab ;
; db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab ;
; db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File                        ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab ;
; db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; db/altsyncram_t971.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_t971.tdf                                                                                  ;             ;
; db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif                                                        ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif                                                        ;             ;
; db/decode_7j9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/decode_7j9.tdf                                                                                       ;             ;
; db/mux_o1b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/mux_o1b.tdf                                                                                          ;             ;
; db/altsyncram_at71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_at71.tdf                                                                                  ;             ;
; db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif                                                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif                                                  ;             ;
; db/decode_2j9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/decode_2j9.tdf                                                                                       ;             ;
; db/mux_i1b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/mux_i1b.tdf                                                                                          ;             ;
; db/altsyncram_j171.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_j171.tdf                                                                                  ;             ;
; db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif                                                          ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif                                                          ;             ;
; db/mux_j1b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/mux_j1b.tdf                                                                                          ;             ;
; db/altsyncram_fj71.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/altsyncram_fj71.tdf                                                                                  ;             ;
; db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif                                                     ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif                                                     ;             ;
; db/decode_4j9.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/decode_4j9.tdf                                                                                       ;             ;
; db/mux_k1b.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/mux_k1b.tdf                                                                                          ;             ;
; lpm_mult.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;             ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;             ;
; multcore.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                    ;             ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;             ;
; altshift.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;             ;
; multcore.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                    ;             ;
; csa_add.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                     ;             ;
; mpar_add.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                    ;             ;
; muleabz.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                     ;             ;
; mul_lfrg.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                    ;             ;
; mul_boothc.inc                                                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                  ;             ;
; alt_ded_mult.inc                                                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                ;             ;
; alt_ded_mult_y.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                              ;             ;
; dffpipe.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                     ;             ;
; mpar_add.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                    ;             ;
; lpm_add_sub.tdf                                                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                 ;             ;
; addcore.inc                                                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                     ;             ;
; look_add.inc                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                    ;             ;
; alt_stratix_add_sub.inc                                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                         ;             ;
; db/add_sub_brg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_brg.tdf                                                                                      ;             ;
; db/add_sub_frg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_frg.tdf                                                                                      ;             ;
; altshift.tdf                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                    ;             ;
; db/add_sub_9rg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_9rg.tdf                                                                                      ;             ;
; db/add_sub_drg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_drg.tdf                                                                                      ;             ;
; db/add_sub_arg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_arg.tdf                                                                                      ;             ;
; db/add_sub_erg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/intelFPGA_lite/18.1/Project/db/add_sub_erg.tdf                                                                                      ;             ;
+---------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 7,506               ;
;                                             ;                     ;
; Total combinational functions               ; 6141                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2847                ;
;     -- 3 input functions                    ; 1759                ;
;     -- <=2 input functions                  ; 1535                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 4859                ;
;     -- arithmetic mode                      ; 1282                ;
;                                             ;                     ;
; Total registers                             ; 3363                ;
;     -- Dedicated logic registers            ; 3363                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 221784              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 1970                ;
; Total fan-out                               ; 33666               ;
; Average fan-out                             ; 3.37                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |project                                                                                                                                ; 6141 (321)          ; 3363 (54)                 ; 221784      ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |project                                                                                                                                                                                                                                                                                                                                                                                                                                        ; project                                             ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |backgroundROM:jram|                                                                                                                 ; 0 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|backgroundROM:jram                                                                                                                                                                                                                                                                                                                                                                                                                     ; backgroundROM                                       ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 0 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|backgroundROM:jram|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                          ; work         ;
;          |altsyncram_fj71:auto_generated|                                                                                               ; 0 (0)               ; 1 (1)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram_fj71                                     ; work         ;
;    |box:p1|                                                                                                                             ; 396 (272)           ; 87 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p1                                                                                                                                                                                                                                                                                                                                                                                                                                 ; box                                                 ; work         ;
;       |key_code:assi|                                                                                                                   ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p1|key_code:assi                                                                                                                                                                                                                                                                                                                                                                                                                   ; key_code                                            ; work         ;
;       |run:r1|                                                                                                                          ; 65 (65)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p1|run:r1                                                                                                                                                                                                                                                                                                                                                                                                                          ; run                                                 ; work         ;
;    |box:p2|                                                                                                                             ; 437 (288)           ; 87 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p2                                                                                                                                                                                                                                                                                                                                                                                                                                 ; box                                                 ; work         ;
;       |key_code:assi|                                                                                                                   ; 82 (82)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p2|key_code:assi                                                                                                                                                                                                                                                                                                                                                                                                                   ; key_code                                            ; work         ;
;       |run:r1|                                                                                                                          ; 67 (67)             ; 48 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box:p2|run:r1                                                                                                                                                                                                                                                                                                                                                                                                                          ; run                                                 ; work         ;
;    |box_color:bc|                                                                                                                       ; 373 (373)           ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|box_color:bc                                                                                                                                                                                                                                                                                                                                                                                                                           ; box_color                                           ; work         ;
;    |instructionsROM:irom2|                                                                                                              ; 1 (0)               ; 1 (0)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom2                                                                                                                                                                                                                                                                                                                                                                                                                  ; instructionsROM                                     ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                          ; work         ;
;          |altsyncram_at71:auto_generated|                                                                                               ; 1 (0)               ; 1 (1)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom2|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated                                                                                                                                                                                                                                                                                                                                                              ; altsyncram_at71                                     ; work         ;
;             |mux_i1b:mux2|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom2|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated|mux_i1b:mux2                                                                                                                                                                                                                                                                                                                                                 ; mux_i1b                                             ; work         ;
;    |instructionsROM:irom|                                                                                                               ; 1 (0)               ; 1 (0)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom                                                                                                                                                                                                                                                                                                                                                                                                                   ; instructionsROM                                     ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                              ; altsyncram                                          ; work         ;
;          |altsyncram_at71:auto_generated|                                                                                               ; 1 (0)               ; 1 (1)                     ; 15001       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; altsyncram_at71                                     ; work         ;
;             |mux_i1b:mux2|                                                                                                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|instructionsROM:irom|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated|mux_i1b:mux2                                                                                                                                                                                                                                                                                                                                                  ; mux_i1b                                             ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                            ; work         ;
;       |multcore:mult_core|                                                                                                              ; 20 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; multcore                                            ; work         ;
;          |mpar_add:padder|                                                                                                              ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                      ; mpar_add                                            ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 7 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_brg:auto_generated|                                                                                             ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_brg                                         ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                 ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                   |add_sub_frg:auto_generated|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                                                                 ; add_sub_frg                                         ; work         ;
;    |lpm_mult:Mult1|                                                                                                                     ; 35 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                            ; work         ;
;       |multcore:mult_core|                                                                                                              ; 35 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; multcore                                            ; work         ;
;          |mpar_add:padder|                                                                                                              ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                      ; mpar_add                                            ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_brg:auto_generated|                                                                                             ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_brg                                         ; work         ;
;             |lpm_add_sub:adder[1]|                                                                                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_brg:auto_generated|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_brg                                         ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                 ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                   |add_sub_frg:auto_generated|                                                                                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                                                                 ; add_sub_frg                                         ; work         ;
;    |lpm_mult:Mult3|                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                            ; work         ;
;       |multcore:mult_core|                                                                                                              ; 24 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; multcore                                            ; work         ;
;          |mpar_add:padder|                                                                                                              ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                      ; mpar_add                                            ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_arg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_arg                                         ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                 ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                   |add_sub_erg:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                                                                                                                                                                 ; add_sub_erg                                         ; work         ;
;    |lpm_mult:Mult5|                                                                                                                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                            ; work         ;
;       |multcore:mult_core|                                                                                                              ; 24 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; multcore                                            ; work         ;
;          |mpar_add:padder|                                                                                                              ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                      ; mpar_add                                            ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_arg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_arg                                         ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                 ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                   |add_sub_erg:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_erg:auto_generated                                                                                                                                                                                                                                                                                                                 ; add_sub_erg                                         ; work         ;
;    |lpm_mult:Mult7|                                                                                                                     ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7                                                                                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                                            ; work         ;
;       |multcore:mult_core|                                                                                                              ; 31 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; multcore                                            ; work         ;
;          |mpar_add:padder|                                                                                                              ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                      ; mpar_add                                            ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                         ; work         ;
;                |add_sub_brg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                                                                                                                                                                                                                                                                                                                                      ; add_sub_brg                                         ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                 ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                         ; work         ;
;                   |add_sub_frg:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                                                                                                                                                                                                                                                                 ; add_sub_frg                                         ; work         ;
;    |p_health:p1h|                                                                                                                       ; 43 (43)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|p_health:p1h                                                                                                                                                                                                                                                                                                                                                                                                                           ; p_health                                            ; work         ;
;    |p_health:p2h|                                                                                                                       ; 47 (47)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|p_health:p2h                                                                                                                                                                                                                                                                                                                                                                                                                           ; p_health                                            ; work         ;
;    |playerROM:p1_read|                                                                                                                  ; 11 (0)              ; 3 (0)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p1_read                                                                                                                                                                                                                                                                                                                                                                                                                      ; playerROM                                           ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 11 (0)              ; 3 (0)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p1_read|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;          |altsyncram_t971:auto_generated|                                                                                               ; 11 (0)              ; 3 (3)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_t971                                     ; work         ;
;             |decode_7j9:rden_decode|                                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|decode_7j9:rden_decode                                                                                                                                                                                                                                                                                                                                           ; decode_7j9                                          ; work         ;
;             |mux_o1b:mux2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|mux_o1b:mux2                                                                                                                                                                                                                                                                                                                                                     ; mux_o1b                                             ; work         ;
;    |playerROM:p2_read|                                                                                                                  ; 11 (0)              ; 3 (0)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p2_read                                                                                                                                                                                                                                                                                                                                                                                                                      ; playerROM                                           ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 11 (0)              ; 3 (0)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p2_read|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;          |altsyncram_t971:auto_generated|                                                                                               ; 11 (0)              ; 3 (3)                     ; 72002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; altsyncram_t971                                     ; work         ;
;             |decode_7j9:rden_decode|                                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|decode_7j9:rden_decode                                                                                                                                                                                                                                                                                                                                           ; decode_7j9                                          ; work         ;
;             |mux_o1b:mux2|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|mux_o1b:mux2                                                                                                                                                                                                                                                                                                                                                     ; mux_o1b                                             ; work         ;
;    |project_soc:u0|                                                                                                                     ; 3423 (0)            ; 2893 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                                         ; project_soc                                         ; project_soc  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; project_soc  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; project_soc  ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; project_soc  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; project_soc  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; project_soc  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; project_soc  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; project_soc  ;
;       |player2:player2_controller_0|                                                                                                    ; 110 (110)           ; 160 (160)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|player2:player2_controller_0                                                                                                                                                                                                                                                                                                                                                                                            ; player2                                             ; project_soc  ;
;       |project_soc_hex_digits_pio:hex_digits_pio|                                                                                       ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                               ; project_soc_hex_digits_pio                          ; project_soc  ;
;       |project_soc_jtag_uart_0:jtag_uart_0|                                                                                             ; 139 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                     ; project_soc_jtag_uart_0                             ; project_soc  ;
;          |alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|                                                                  ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                   ; work         ;
;          |project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|                                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                               ; project_soc_jtag_uart_0_scfifo_r                    ; project_soc  ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_9621                                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_bb01                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                     ; cntr_337                                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                          ; altsyncram_dtn1                                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                            ; cntr_n2b                                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                  ; cntr_n2b                                            ; work         ;
;          |project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|                                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                               ; project_soc_jtag_uart_0_scfifo_w                    ; project_soc  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                  ; scfifo                                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                       ; scfifo_9621                                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                  ; a_dpfifo_bb01                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                          ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                     ; cntr_337                                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                          ; altsyncram_dtn1                                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                            ; cntr_n2b                                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                  ; cntr_n2b                                            ; work         ;
;       |project_soc_key:key|                                                                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                                     ; project_soc_key                                     ; project_soc  ;
;       |project_soc_keycode:keycode1|                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_keycode:keycode1                                                                                                                                                                                                                                                                                                                                                                                            ; project_soc_keycode                                 ; project_soc  ;
;       |project_soc_keycode:keycode2|                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_keycode:keycode2                                                                                                                                                                                                                                                                                                                                                                                            ; project_soc_keycode                                 ; project_soc  ;
;       |project_soc_keycode:keycode3|                                                                                                    ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_keycode:keycode3                                                                                                                                                                                                                                                                                                                                                                                            ; project_soc_keycode                                 ; project_soc  ;
;       |project_soc_keycode:keycode|                                                                                                     ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                             ; project_soc_keycode                                 ; project_soc  ;
;       |project_soc_leds_pio:leds_pio|                                                                                                   ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                           ; project_soc_leds_pio                                ; project_soc  ;
;       |project_soc_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 1440 (0)            ; 1349 (0)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; project_soc_mm_interconnect_0                       ; project_soc  ;
;          |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|                                                                       ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo|                                                     ; 68 (68)             ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|                                                       ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 82 (82)             ; 80 (80)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)               ; 140 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 5 (0)               ; 74 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 3 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 70 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 70 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 110 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                        ; altera_avalon_st_handshake_clock_crosser            ; project_soc  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 110 (106)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ; altera_avalon_st_clock_crosser                      ; project_soc  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                       ; project_soc  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ; altera_std_synchronizer_nocut                       ; project_soc  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; project_soc  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; project_soc  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; project_soc  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 29 (29)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; project_soc  ;
;          |altera_merlin_slave_agent:hex_digits_pio_s1_agent|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:keycode1_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:keycode2_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:keycode3_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|                                                            ; 5 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; project_soc  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                         ; altera_merlin_burst_uncompressor                    ; project_soc  ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (6)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; project_soc  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                    ; project_soc  ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; project_soc  ;
;          |altera_merlin_slave_translator:hex_digits_pio_s1_translator|                                                                  ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:keycode1_s1_translator|                                                                        ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:keycode2_s1_translator|                                                                        ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:keycode3_s1_translator|                                                                        ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 6 (6)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 6 (6)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator|                                                  ; 6 (6)               ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                                ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 4 (4)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 7 (7)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; project_soc  ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 49 (49)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; project_soc  ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 53 (53)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; project_soc_mm_interconnect_0_cmd_demux_001         ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                            ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                            ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                            ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                            ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                            ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                            ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|                                                                            ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; project_soc_mm_interconnect_0_cmd_mux               ; project_soc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                            ; project_soc  ;
;          |project_soc_mm_interconnect_0_router:router|                                                                                  ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; project_soc_mm_interconnect_0_router                ; project_soc  ;
;          |project_soc_mm_interconnect_0_router_001:router_001|                                                                          ; 39 (39)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; project_soc_mm_interconnect_0_router_001            ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; project_soc_mm_interconnect_0_rsp_demux             ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 153 (153)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; project_soc_mm_interconnect_0_rsp_mux               ; project_soc  ;
;          |project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 73 (73)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; project_soc_mm_interconnect_0_rsp_mux_001           ; project_soc  ;
;       |project_soc_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 1033 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; project_soc_nios2_gen2_0                            ; project_soc  ;
;          |project_soc_nios2_gen2_0_cpu:cpu|                                                                                             ; 1033 (739)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; project_soc_nios2_gen2_0_cpu                        ; project_soc  ;
;             |project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|                                         ; 294 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; project_soc_nios2_gen2_0_cpu_nios2_oci              ; project_soc  ;
;                |project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; project_soc_nios2_gen2_0_cpu_debug_slave_wrapper    ; project_soc  ;
;                   |project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; project_soc_nios2_gen2_0_cpu_debug_slave_sysclk     ; project_soc  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|                       ; 82 (82)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; project_soc_nios2_gen2_0_cpu_debug_slave_tck        ; project_soc  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; project_soc_nios2_gen2_0_cpu_nios2_avalon_reg       ; project_soc  ;
;                |project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; project_soc_nios2_gen2_0_cpu_nios2_oci_break        ; project_soc  ;
;                |project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; project_soc_nios2_gen2_0_cpu_nios2_oci_debug        ; project_soc  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; project_soc_nios2_gen2_0_cpu_nios2_ocimem           ; project_soc  ;
;                   |project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; project_soc  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                     ; work         ;
;             |project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; project_soc_nios2_gen2_0_cpu_register_bank_a_module ; project_soc  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                        ; altsyncram_s0c1                                     ; work         ;
;             |project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; project_soc_nios2_gen2_0_cpu_register_bank_b_module ; project_soc  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                        ; altsyncram_s0c1                                     ; work         ;
;       |project_soc_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; project_soc_onchip_memory2_0                        ; project_soc  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_2ig1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2ig1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_2ig1                                     ; work         ;
;       |project_soc_sdram:sdram|                                                                                                         ; 266 (213)           ; 249 (157)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                 ; project_soc_sdram                                   ; project_soc  ;
;          |project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module|                                                ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram:sdram|project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                   ; project_soc_sdram_input_efifo_module                ; project_soc  ;
;       |project_soc_sdram_pll:sdram_pll|                                                                                                 ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                         ; project_soc_sdram_pll                               ; project_soc  ;
;          |project_soc_sdram_pll_altpll_vg92:sd1|                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                   ; project_soc_sdram_pll_altpll_vg92                   ; project_soc  ;
;          |project_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                              ; project_soc_sdram_pll_stdsync_sv6                   ; project_soc  ;
;             |project_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2|project_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                   ; project_soc_sdram_pll_dffpipe_l2c                   ; project_soc  ;
;       |project_soc_spi_0:spi_0|                                                                                                         ; 113 (113)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                 ; project_soc_spi_0                                   ; project_soc  ;
;       |project_soc_timer_0:timer_0|                                                                                                     ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                             ; project_soc_timer_0                                 ; project_soc  ;
;       |project_soc_usb_gpx:usb_irq|                                                                                                     ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                             ; project_soc_usb_gpx                                 ; project_soc  ;
;       |project_soc_usb_rst:usb_rst|                                                                                                     ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|project_soc:u0|project_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                             ; project_soc_usb_rst                                 ; project_soc  ;
;    |rom_port_data:p1_data|                                                                                                              ; 360 (329)           ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data                                                                                                                                                                                                                                                                                                                                                                                                                  ; rom_port_data                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                            ; work         ;
;          |multcore:mult_core|                                                                                                           ; 31 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                ; multcore                                            ; work         ;
;             |mpar_add:padder|                                                                                                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                   |add_sub_9rg:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9rg:auto_generated                                                                                                                                                                                                                                                                                                                ; add_sub_9rg                                         ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                   |add_sub_9rg:auto_generated|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9rg:auto_generated                                                                                                                                                                                                                                                                                                                ; add_sub_9rg                                         ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                           ; mpar_add                                            ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                      |add_sub_drg:auto_generated|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p1_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_drg:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_drg                                         ; work         ;
;    |rom_port_data:p2_data|                                                                                                              ; 359 (328)           ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data                                                                                                                                                                                                                                                                                                                                                                                                                  ; rom_port_data                                       ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                   ; lpm_mult                                            ; work         ;
;          |multcore:mult_core|                                                                                                           ; 31 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                ; multcore                                            ; work         ;
;             |mpar_add:padder|                                                                                                           ; 16 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                ; mpar_add                                            ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                   |add_sub_9rg:auto_generated|                                                                                          ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_9rg:auto_generated                                                                                                                                                                                                                                                                                                                ; add_sub_9rg                                         ; work         ;
;                |lpm_add_sub:adder[1]|                                                                                                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                         ; work         ;
;                   |add_sub_9rg:auto_generated|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_9rg:auto_generated                                                                                                                                                                                                                                                                                                                ; add_sub_9rg                                         ; work         ;
;                |mpar_add:sub_par_add|                                                                                                   ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                           ; mpar_add                                            ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                         ; work         ;
;                      |add_sub_drg:auto_generated|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_drg:auto_generated                                                                                                                                                                                                                                                                                           ; add_sub_drg                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                      ; altera_sld   ;
;    |textROM:trom|                                                                                                                       ; 2 (0)               ; 1 (0)                     ; 20002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|textROM:trom                                                                                                                                                                                                                                                                                                                                                                                                                           ; textROM                                             ; work         ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 2 (0)               ; 1 (0)                     ; 20002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|textROM:trom|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                          ; work         ;
;          |altsyncram_j171:auto_generated|                                                                                               ; 2 (0)               ; 1 (1)                     ; 20002       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|textROM:trom|altsyncram:mem_rtl_0|altsyncram_j171:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_j171                                     ; work         ;
;             |mux_j1b:mux2|                                                                                                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|textROM:trom|altsyncram:mem_rtl_0|altsyncram_j171:auto_generated|mux_j1b:mux2                                                                                                                                                                                                                                                                                                                                                          ; mux_j1b                                             ; work         ;
;    |vga_controller:vga1|                                                                                                                ; 44 (44)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |project|vga_controller:vga1                                                                                                                                                                                                                                                                                                                                                                                                                    ; vga_controller                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+
; backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                ; AUTO ; ROM              ; 16385        ; 1            ; --           ; --           ; 16385 ; db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif    ;
; instructionsROM:irom2|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                             ; AUTO ; ROM              ; 15001        ; 1            ; --           ; --           ; 15001 ; db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif ;
; instructionsROM:irom|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 15001        ; 1            ; --           ; --           ; 15001 ; db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif ;
; playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; 36001        ; 2            ; --           ; --           ; 72002 ; db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif       ;
; playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; ROM              ; 36001        ; 2            ; --           ; --           ; 72002 ; db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif       ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                   ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                                   ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None                                                   ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                   ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                   ;
; project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2ig1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128   ; project_soc_onchip_memory2_0.hex                       ;
; textROM:trom|altsyncram:mem_rtl_0|altsyncram_j171:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; ROM              ; 10001        ; 2            ; --           ; --           ; 20002 ; db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File  ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0                                                                                                                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                            ; project_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_irq_mapper:irq_mapper                                                                                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_key:key                                                                                                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_keycode:keycode                                                                                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_keycode:keycode1                                                                                                                                                                                                                         ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_keycode:keycode2                                                                                                                                                                                                                         ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_keycode:keycode3                                                                                                                                                                                                                         ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_leds_pio:leds_pio                                                                                                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                            ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                        ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                ; project_soc.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                   ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                              ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                            ; project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                         ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                             ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo                                                                                                                             ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_006                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_007                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_013                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_014                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_016                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_017                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_018                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_019                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_020                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                    ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                            ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                  ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                             ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                             ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                   ; project_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                   ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                     ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                 ; project_soc.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                        ; project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                           ; project_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_sdram:sdram                                                                                                                                                                                                                              ; project_soc.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                      ; project_soc.qsys ;
; Altera ; altera_avalon_spi                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_spi_0:spi_0                                                                                                                                                                                                                              ; project_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                ; project_soc.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_timer_0:timer_0                                                                                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_usb_gpx:usb_gpx                                                                                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_usb_gpx:usb_irq                                                                                                                                                                                                                          ; project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |project|project_soc:u0|project_soc_usb_rst:usb_rst                                                                                                                                                                                                                          ; project_soc.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|p_health:p2h|State                                                                                                                                                                                                                                                     ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; Name      ; State.h0 ; State.h22 ; State.h21 ; State.h20 ; State.h19 ; State.h18 ; State.h17 ; State.h16 ; State.h15 ; State.h14 ; State.h13 ; State.h12 ; State.h11 ; State.h10 ; State.h9 ; State.h8 ; State.h7 ; State.h6 ; State.h5 ; State.h4 ; State.h3 ; State.h2 ; State.h1 ; State.h23 ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; State.h23 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ;
; State.h1  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1         ;
; State.h2  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1         ;
; State.h3  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1         ;
; State.h4  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1         ;
; State.h5  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h6  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h7  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h8  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h9  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h10 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h11 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h12 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h13 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h14 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h15 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h16 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h17 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h18 ; 0        ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h19 ; 0        ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h20 ; 0        ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h21 ; 0        ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h22 ; 0        ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h0  ; 1        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|box:p2|run:r1|State                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; Name       ; State.r_40 ; State.r_39 ; State.r_38 ; State.r_37 ; State.r_36 ; State.r_35 ; State.r_34 ; State.r_33 ; State.r_32 ; State.r_31 ; State.r_30 ; State.r_29 ; State.r_28 ; State.r_27 ; State.r_26 ; State.r_25 ; State.r_24 ; State.r_23 ; State.r_22 ; State.r_21 ; State.r_20 ; State.r_19 ; State.r_18 ; State.r_17 ; State.r_16 ; State.r_15 ; State.r_14 ; State.r_13 ; State.r_12 ; State.r_11 ; State.r_10 ; State.r_9 ; State.r_8 ; State.r_7 ; State.r_6 ; State.r_5 ; State.r_4 ; State.r_3 ; State.r_2 ; State.r_1 ; State.r4 ; State.r3 ; State.r2 ; State.r1 ; State.r0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; State.r0   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.r1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.r2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.r3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.r4   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.r_1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_6  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_7  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_8  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_9  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_10 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_11 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_12 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_13 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_14 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_15 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_16 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_17 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_18 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_19 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_20 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_21 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_22 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_23 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_24 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_25 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_26 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_27 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_28 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_29 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_30 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_31 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_32 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_33 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_34 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_35 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_36 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_37 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_38 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_39 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_40 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|p_health:p1h|State                                                                                                                                                                                                                                                     ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; Name      ; State.h0 ; State.h22 ; State.h21 ; State.h20 ; State.h19 ; State.h18 ; State.h17 ; State.h16 ; State.h15 ; State.h14 ; State.h13 ; State.h12 ; State.h11 ; State.h10 ; State.h9 ; State.h8 ; State.h7 ; State.h6 ; State.h5 ; State.h4 ; State.h3 ; State.h2 ; State.h1 ; State.h23 ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+
; State.h23 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0         ;
; State.h1  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1         ;
; State.h2  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1         ;
; State.h3  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1         ;
; State.h4  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1         ;
; State.h5  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h6  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h7  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h8  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h9  ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h10 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h11 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h12 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h13 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h14 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h15 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h16 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h17 ; 0        ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h18 ; 0        ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h19 ; 0        ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h20 ; 0        ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h21 ; 0        ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h22 ; 0        ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
; State.h0  ; 1        ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1         ;
+-----------+----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|box:p1|run:r1|State                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; Name       ; State.r_40 ; State.r_39 ; State.r_38 ; State.r_37 ; State.r_36 ; State.r_35 ; State.r_34 ; State.r_33 ; State.r_32 ; State.r_31 ; State.r_30 ; State.r_29 ; State.r_28 ; State.r_27 ; State.r_26 ; State.r_25 ; State.r_24 ; State.r_23 ; State.r_22 ; State.r_21 ; State.r_20 ; State.r_19 ; State.r_18 ; State.r_17 ; State.r_16 ; State.r_15 ; State.r_14 ; State.r_13 ; State.r_12 ; State.r_11 ; State.r_10 ; State.r_9 ; State.r_8 ; State.r_7 ; State.r_6 ; State.r_5 ; State.r_4 ; State.r_3 ; State.r_2 ; State.r_1 ; State.r4 ; State.r3 ; State.r2 ; State.r1 ; State.r0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; State.r0   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ;
; State.r1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 1        ;
; State.r2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 1        ;
; State.r3   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 1        ;
; State.r4   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 1        ;
; State.r_1  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_2  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_3  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_4  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_5  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_6  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_7  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_8  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_9  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_10 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_11 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_12 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_13 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_14 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_15 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_16 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_17 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_18 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_19 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_20 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_21 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_22 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_23 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_24 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_25 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_26 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_27 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_28 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_29 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_30 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_31 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_32 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_33 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_34 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_35 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_36 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_37 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_38 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_39 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; State.r_40 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |project|project_soc:u0|project_soc_sdram:sdram|m_next                       ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|project_soc:u0|project_soc_sdram:sdram|m_state                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |project|project_soc:u0|project_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+--------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000         ;
+------------+------------+------------+------------+--------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                  ;
+------------+------------+------------+------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |project|project_soc:u0|project_soc_sdram:sdram|i_state                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; Total number of protected registers is 72                                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; back_add[14]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p2h|greenposx[8,9]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p2h|redsizex[8,9]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p2h|greensizex[8,9]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p1h|greenposx[8,9]                                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p1h|redsizex[8,9]                                                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p1h|greensizex[8,9]                                                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..89,105,107]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..89,105,107]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64,70,71,85..89]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64,70,71,85..89]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,4,6,7,11..13,16,17,20,21,26..28,31]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_project_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_project_soc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; p_health:p2h|redsizex[0]                                                                                                                                                                                                                                                                                                                                                               ; Merged with p_health:p2h|greenposx[0]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p2h|greensizex[0]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p2h|greenposx[0]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p2h|greensizex[6]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p2h|greenposx[6]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p2h|greensizex[5]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p2h|greenposx[5]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p2h|redsizex[1]                                                                                                                                                                                                                                                                                                                                                               ; Merged with p_health:p2h|greenposx[1]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p1h|redsizex[0]                                                                                                                                                                                                                                                                                                                                                               ; Merged with p_health:p1h|greenposx[0]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p1h|greensizex[0]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p1h|greenposx[0]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p1h|greensizex[6]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p1h|greenposx[6]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p1h|greensizex[5]                                                                                                                                                                                                                                                                                                                                                             ; Merged with p_health:p1h|greenposx[5]                                                                                                                                                                                                                                                                                                                                                              ;
; p_health:p1h|redsizex[1]                                                                                                                                                                                                                                                                                                                                                               ; Merged with p_health:p1h|greenposx[1]                                                                                                                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                    ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,5,8..10,14,15,18,19,22..25,29]                                                                                                                                                                                                 ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                      ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ;
; box:p2|SizeX[1,2,4,8,9]                                                                                                                                                                                                                                                                                                                                                                ; Merged with box:p2|SizeX[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|SizeX[5]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with box:p2|SizeX[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|SizeX[1,2,4,8,9]                                                                                                                                                                                                                                                                                                                                                                ; Merged with box:p1|SizeX[0]                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|SizeX[5]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with box:p1|SizeX[3]                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                      ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                    ;
; box:p2|x_motion[3..9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with box:p2|x_motion[2]                                                                                                                                                                                                                                                                                                                                                                     ;
; box:p2|y_motion[3..9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with box:p2|y_motion[1]                                                                                                                                                                                                                                                                                                                                                                     ;
; box:p1|x_motion[3..9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with box:p1|x_motion[2]                                                                                                                                                                                                                                                                                                                                                                     ;
; box:p1|y_motion[3..9]                                                                                                                                                                                                                                                                                                                                                                  ; Merged with box:p1|y_motion[1]                                                                                                                                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                           ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                  ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                       ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                             ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; box:p2|tmp_reset                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; box:p2|SizeX[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; box:p1|tmp_reset                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; box:p1|SizeX[0]                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                ; Merged with project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; p_health:p2h|State~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p2h|State~5                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p2h|State~6                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p2h|State~7                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p2h|State~8                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~4                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~5                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~6                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~7                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~8                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~9                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~10                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|run:r1|State~11                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p1h|State~4                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p1h|State~5                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p1h|State~6                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p1h|State~7                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; p_health:p1h|State~8                                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~4                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~5                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~6                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~7                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~8                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~9                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~10                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|run:r1|State~11                                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p2|SizeX[7]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with box:p2|SizeX[6]                                                                                                                                                                                                                                                                                                                                                                        ;
; box:p1|SizeX[7]                                                                                                                                                                                                                                                                                                                                                                        ; Merged with box:p1|SizeX[6]                                                                                                                                                                                                                                                                                                                                                                        ;
; txtadd[0]                                                                                                                                                                                                                                                                                                                                                                              ; Merged with back_add[1]                                                                                                                                                                                                                                                                                                                                                                            ;
; txtadd[1]                                                                                                                                                                                                                                                                                                                                                                              ; Merged with back_add[2]                                                                                                                                                                                                                                                                                                                                                                            ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1742                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag,                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                            ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                   ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                         ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                            ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0]                                                                                                                                                                                                                                                             ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                     ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                     ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                     ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                     ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                     ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                     ; Lost Fanouts                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                       ;
; project_soc:u0|project_soc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                      ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                        ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                         ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                               ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3363  ;
; Number of registers using Synchronous Clear  ; 127   ;
; Number of registers using Synchronous Load   ; 249   ;
; Number of registers using Asynchronous Clear ; 2490  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1870  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; box:p2|curY[5]                                                                                                                                                        ; 8       ;
; box:p2|curY[1]                                                                                                                                                        ; 7       ;
; box:p2|curY[0]                                                                                                                                                        ; 8       ;
; box:p2|curY[8]                                                                                                                                                        ; 9       ;
; box:p1|curY[5]                                                                                                                                                        ; 8       ;
; box:p1|curY[1]                                                                                                                                                        ; 7       ;
; box:p1|curY[0]                                                                                                                                                        ; 8       ;
; box:p1|curY[8]                                                                                                                                                        ; 9       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[0]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[1]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[2]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[3]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[6]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[8]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[9]                                                                                                        ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[14]                                                                                                       ; 3       ;
; project_soc:u0|project_soc_timer_0:timer_0|internal_counter[15]                                                                                                       ; 3       ;
; project_soc:u0|project_soc_sdram:sdram|m_cmd[3]                                                                                                                       ; 1       ;
; project_soc:u0|project_soc_sdram:sdram|m_cmd[0]                                                                                                                       ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|m_cmd[1]                                                                                                                       ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|m_cmd[2]                                                                                                                       ; 2       ;
; p_health:p2h|redsizex[7]                                                                                                                                              ; 1       ;
; p_health:p2h|redsizex[3]                                                                                                                                              ; 1       ;
; p_health:p2h|redsizex[2]                                                                                                                                              ; 1       ;
; p_health:p2h|greenposx[1]                                                                                                                                             ; 2       ;
; box:p2|SizeX[6]                                                                                                                                                       ; 13      ;
; box:p2|curX[5]                                                                                                                                                        ; 17      ;
; box:p2|curX[3]                                                                                                                                                        ; 17      ;
; box:p2|curX[1]                                                                                                                                                        ; 20      ;
; box:p2|curX[0]                                                                                                                                                        ; 19      ;
; box:p2|curX[9]                                                                                                                                                        ; 19      ;
; box:p1|curX[5]                                                                                                                                                        ; 17      ;
; box:p1|curX[4]                                                                                                                                                        ; 18      ;
; box:p1|curX[1]                                                                                                                                                        ; 20      ;
; box:p1|SizeX[6]                                                                                                                                                       ; 13      ;
; p_health:p2h|greenposx[7]                                                                                                                                             ; 1       ;
; p_health:p2h|greenposx[5]                                                                                                                                             ; 2       ;
; p_health:p2h|greenposx[4]                                                                                                                                             ; 1       ;
; p_health:p2h|greenposx[3]                                                                                                                                             ; 1       ;
; p_health:p2h|greenposx[2]                                                                                                                                             ; 1       ;
; p_health:p1h|greenposx[7]                                                                                                                                             ; 1       ;
; p_health:p1h|greenposx[5]                                                                                                                                             ; 2       ;
; p_health:p1h|greenposx[4]                                                                                                                                             ; 1       ;
; p_health:p1h|greenposx[3]                                                                                                                                             ; 1       ;
; p_health:p1h|greenposx[2]                                                                                                                                             ; 1       ;
; p_health:p1h|greenposx[1]                                                                                                                                             ; 2       ;
; p_health:p1h|redsizex[7]                                                                                                                                              ; 1       ;
; p_health:p1h|redsizex[3]                                                                                                                                              ; 1       ;
; p_health:p1h|redsizex[2]                                                                                                                                              ; 1       ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                   ; 44      ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|i_read                                                                          ; 9       ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                        ; 4       ;
; project_soc:u0|project_soc_sdram:sdram|i_addr[12]                                                                                                                     ; 11      ;
; project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 472     ;
; project_soc:u0|project_soc_sdram:sdram|i_cmd[3]                                                                                                                       ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|i_cmd[0]                                                                                                                       ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|i_cmd[1]                                                                                                                       ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|i_cmd[2]                                                                                                                       ; 2       ;
; project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 229     ;
; box:p2|dir                                                                                                                                                            ; 51      ;
; project_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                             ; 1       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                     ; 3       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; project_soc:u0|project_soc_sdram:sdram|refresh_counter[13]                                                                                                            ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|refresh_counter[10]                                                                                                            ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|refresh_counter[9]                                                                                                             ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|refresh_counter[8]                                                                                                             ; 2       ;
; project_soc:u0|project_soc_sdram:sdram|refresh_counter[4]                                                                                                             ; 2       ;
; project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator|waitrequest_reset_override ; 4       ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                               ; 11      ;
; project_soc:u0|project_soc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                        ; 2       ;
; project_soc:u0|project_soc_spi_0:spi_0|stateZero                                                                                                                      ; 1       ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                          ; 1       ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; 4       ;
; project_soc:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                             ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]         ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                  ; 9       ;
; project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                           ; 1       ;
; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                              ; 3       ;
; project_soc:u0|project_soc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                ; 1       ;
; project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; Total number of inverted registers = 122*                                                                                                                             ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                             ;
+---------------------------------+---------------------------------+------+
; Register Name                   ; Megafunction                    ; Type ;
+---------------------------------+---------------------------------+------+
; playerROM:p2_read|data_Out[0,1] ; playerROM:p2_read|mem_rtl_0     ; RAM  ;
; playerROM:p1_read|data_Out[0,1] ; playerROM:p1_read|mem_rtl_0     ; RAM  ;
; instructionsROM:irom2|data_Out  ; instructionsROM:irom2|mem_rtl_0 ; RAM  ;
; instructionsROM:irom|data_Out   ; instructionsROM:irom|mem_rtl_0  ; RAM  ;
; textROM:trom|data_Out[0,1]      ; textROM:trom|mem_rtl_0          ; RAM  ;
; backgroundROM:jram|data_Out     ; backgroundROM:jram|mem_rtl_0    ; RAM  ;
+---------------------------------+---------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[10]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_spi_0:spi_0|shift_reg[0]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]                                                                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_spi_0:spi_0|data_to_cpu[12]                                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_spi_0:spi_0|data_to_cpu[0]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_spi_0:spi_0|data_to_cpu[4]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|iradd[1]                                                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|box:p1|curX[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |project|box:p1|y_motion[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |project|box:p2|y_motion[1]                                                                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |project|iradd[10]                                                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|rom_port_data:p2_data|rom_add[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|rom_port_data:p1_data|rom_add[0]                                                                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |project|box:p2|curX[8]                                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |project|box:p1|curX[6]                                                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |project|rom_port_data:p2_data|rom_add[2]                                                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |project|rom_port_data:p1_data|rom_add[4]                                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|active_data[1]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |project|rom_port_data:p2_data|rom_add[5]                                                                                                                                                                                                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |project|rom_port_data:p1_data|rom_add[6]                                                                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |project|rom_port_data:p2_data|rom_add[15]                                                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 3 bits    ; 30 LEs        ; 27 LEs               ; 3 LEs                  ; Yes        ; |project|rom_port_data:p1_data|rom_add[15]                                                                                                                                                                                                                                                                                                                                                  ;
; 263:1              ; 3 bits    ; 525 LEs       ; 12 LEs               ; 513 LEs                ; Yes        ; |project|box:p2|x_motion[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; 263:1              ; 3 bits    ; 525 LEs       ; 12 LEs               ; 513 LEs                ; Yes        ; |project|box:p1|x_motion[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |project|project_soc:u0|project_soc_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|box:p2|curX[0]                                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |project|box:p2|curX[9]                                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |project|box:p1|curX[4]                                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |project|p2_key[24]                                                                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|p2_key[1]                                                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |project|project_soc:u0|player2:player2_controller_0|Mux9                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|box_color:bc|Red                                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project|project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |project|box:p2|key_code:assi|keycode[0]                                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |project|box:p1|key_code:assi|keycode[4]                                                                                                                                                                                                                                                                                                                                                    ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; No         ; |project|project_soc:u0|player2:player2_controller_0|LOCAL_REG                                                                                                                                                                                                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; No         ; |project|project_soc:u0|player2:player2_controller_0|LOCAL_REG                                                                                                                                                                                                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; No         ; |project|project_soc:u0|player2:player2_controller_0|LOCAL_REG                                                                                                                                                                                                                                                                                                                              ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; No         ; |project|project_soc:u0|player2:player2_controller_0|LOCAL_REG                                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |project|box:p2|key_code:assi|keycode[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |project|box:p1|key_code:assi|keycode[2]                                                                                                                                                                                                                                                                                                                                                    ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |project|box_color:bc|Red[6]                                                                                                                                                                                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project|box_color:bc|Green[6]                                                                                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |project|project_soc:u0|project_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |project|project_soc:u0|project_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |project|project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2ig1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+---------------------------------------+
; Assignment     ; Value ; From ; To                                    ;
+----------------+-------+------+---------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                            ;
+----------------+-------+------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2|project_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for playerROM:p2_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for playerROM:p1_read|altsyncram:mem_rtl_0|altsyncram_t971:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for instructionsROM:irom2|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for instructionsROM:irom|altsyncram:mem_rtl_0|altsyncram_at71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for textROM:trom|altsyncram:mem_rtl_0|altsyncram_j171:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; project_soc_onchip_memory2_0.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 2                                ; Signed Integer                                              ;
; NUMWORDS_A                         ; 4                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; project_soc_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 4                                ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_2ig1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|project_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003|project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_004|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_005|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_006|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_007|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008|project_soc_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_009|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_010|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_011|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_012|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_013|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_014|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_015|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_016|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_017|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_018|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_019|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_020|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 19    ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 18     ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 108   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 108   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 19    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 129   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga1 ;
+----------------+------------+------------------------------------+
; Parameter Name ; Value      ; Type                               ;
+----------------+------------+------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                    ;
; vlines         ; 1000001100 ; Unsigned Binary                    ;
+----------------+------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: playerROM:p2_read|altsyncram:mem_rtl_0                ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 2                                                ; Untyped        ;
; WIDTHAD_A                          ; 16                                               ; Untyped        ;
; NUMWORDS_A                         ; 36001                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t971                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: playerROM:p1_read|altsyncram:mem_rtl_0                ;
+------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                     ; Value                                            ; Type           ;
+------------------------------------+--------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped        ;
; OPERATION_MODE                     ; ROM                                              ; Untyped        ;
; WIDTH_A                            ; 2                                                ; Untyped        ;
; WIDTHAD_A                          ; 16                                               ; Untyped        ;
; NUMWORDS_A                         ; 36001                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped        ;
; WIDTH_B                            ; 1                                                ; Untyped        ;
; WIDTHAD_B                          ; 1                                                ; Untyped        ;
; NUMWORDS_B                         ; 1                                                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_t971                                  ; Untyped        ;
+------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instructionsROM:irom2|altsyncram:mem_rtl_0                  ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 1                                                      ; Untyped        ;
; WIDTHAD_A                          ; 14                                                     ; Untyped        ;
; NUMWORDS_A                         ; 15001                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_at71                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: instructionsROM:irom|altsyncram:mem_rtl_0                   ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 1                                                      ; Untyped        ;
; WIDTHAD_A                          ; 14                                                     ; Untyped        ;
; NUMWORDS_A                         ; 15001                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_at71                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: textROM:trom|altsyncram:mem_rtl_0                   ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 2                                              ; Untyped        ;
; WIDTHAD_A                          ; 14                                             ; Untyped        ;
; NUMWORDS_A                         ; 10001                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_j171                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: backgroundROM:jram|altsyncram:mem_rtl_0                  ;
+------------------------------------+-----------------------------------------------------+----------------+
; Parameter Name                     ; Value                                               ; Type           ;
+------------------------------------+-----------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped        ;
; WIDTH_A                            ; 1                                                   ; Untyped        ;
; WIDTHAD_A                          ; 15                                                  ; Untyped        ;
; NUMWORDS_A                         ; 16385                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped        ;
; WIDTH_B                            ; 1                                                   ; Untyped        ;
; WIDTHAD_B                          ; 1                                                   ; Untyped        ;
; NUMWORDS_B                         ; 1                                                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped        ;
; BYTE_SIZE                          ; 8                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped        ;
; INIT_FILE                          ; db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped        ;
; DEVICE_FAMILY                      ; MAX 10                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fj71                                     ; Untyped        ;
+------------------------------------+-----------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult7                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_port_data:p2_data|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 16       ; Untyped                   ;
; LPM_WIDTHB                                     ; 6        ; Untyped                   ;
; LPM_WIDTHP                                     ; 22       ; Untyped                   ;
; LPM_WIDTHR                                     ; 22       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rom_port_data:p1_data|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------+
; Parameter Name                                 ; Value    ; Type                      ;
+------------------------------------------------+----------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 16       ; Untyped                   ;
; LPM_WIDTHB                                     ; 6        ; Untyped                   ;
; LPM_WIDTHP                                     ; 22       ; Untyped                   ;
; LPM_WIDTHR                                     ; 22       ; Untyped                   ;
; LPM_WIDTHS                                     ; 1        ; Untyped                   ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                   ;
; LPM_PIPELINE                                   ; 0        ; Untyped                   ;
; LATENCY                                        ; 0        ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                   ;
; USE_EAB                                        ; OFF      ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                   ;
+------------------------------------------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 21       ; Untyped             ;
; LPM_WIDTHR                                     ; 21       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult5                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 7        ; Untyped             ;
; LPM_WIDTHP                                     ; 21       ; Untyped             ;
; LPM_WIDTHR                                     ; 21       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                     ;
; Entity Instance            ; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
; Entity Instance            ; project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; playerROM:p2_read|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 36001                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; playerROM:p1_read|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 36001                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; instructionsROM:irom2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 15001                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; instructionsROM:irom|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 15001                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; textROM:trom|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 10001                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; backgroundROM:jram|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16385                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 7                                    ;
; Entity Instance                       ; lpm_mult:Mult7                       ;
;     -- LPM_WIDTHA                     ; 14                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 22                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; lpm_mult:Mult0                       ;
;     -- LPM_WIDTHA                     ; 14                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 22                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; rom_port_data:p2_data|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                   ;
;     -- LPM_WIDTHB                     ; 6                                    ;
;     -- LPM_WIDTHP                     ; 22                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; rom_port_data:p1_data|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                   ;
;     -- LPM_WIDTHB                     ; 6                                    ;
;     -- LPM_WIDTHP                     ; 22                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; lpm_mult:Mult1                       ;
;     -- LPM_WIDTHA                     ; 14                                   ;
;     -- LPM_WIDTHB                     ; 8                                    ;
;     -- LPM_WIDTHP                     ; 22                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; lpm_mult:Mult3                       ;
;     -- LPM_WIDTHA                     ; 14                                   ;
;     -- LPM_WIDTHB                     ; 7                                    ;
;     -- LPM_WIDTHP                     ; 21                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
; Entity Instance                       ; lpm_mult:Mult5                       ;
;     -- LPM_WIDTHA                     ; 14                                   ;
;     -- LPM_WIDTHB                     ; 7                                    ;
;     -- LPM_WIDTHP                     ; 21                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                  ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "backgroundROM:jram"                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_port_data:p2_data"                                                                                                                                                           ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; count ; Input ; Warning  ; Input port expression (9 bits) is wider than the input port (5 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "box:p2"                                                                                                                                                ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                            ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; pno       ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; other_dir ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "other_dir[9..1]" will be connected to GND. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "box_color:bc"                                                                              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Red[3..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Green[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Blue[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; box1_on     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; box2_on     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "box:p1"                                                                                                                                                    ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                              ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; pno         ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; other_SizeY ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "other_SizeY[9..1]" will be connected to GND. ;
; other_dir   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "other_dir[9..1]" will be connected to GND.   ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga1"                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pixel_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; sync      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[35..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008|project_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003|project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|project_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode3_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode2_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode1_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:player2_controller_0_avl_mm_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode3_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode2_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode1_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_spi_0:spi_0"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_altpll_vg92:sd1" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_sdram_pll:sdram_pll" ;
+--------------------+--------+----------+-----------------------------------+
; Port               ; Type   ; Severity ; Details                           ;
+--------------------+--------+----------+-----------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected            ;
; scandataout        ; Output ; Info     ; Explicitly unconnected            ;
; c2                 ; Output ; Info     ; Explicitly unconnected            ;
; c3                 ; Output ; Info     ; Explicitly unconnected            ;
; c4                 ; Output ; Info     ; Explicitly unconnected            ;
; areset             ; Input  ; Info     ; Stuck at GND                      ;
; locked             ; Output ; Info     ; Explicitly unconnected            ;
; phasedone          ; Output ; Info     ; Explicitly unconnected            ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                      ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                      ;
; phasestep          ; Input  ; Info     ; Stuck at GND                      ;
; scanclk            ; Input  ; Info     ; Stuck at GND                      ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                      ;
; scandata           ; Input  ; Info     ; Stuck at GND                      ;
; configupdate       ; Input  ; Info     ; Stuck at GND                      ;
+--------------------+--------+----------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_sdram:sdram|project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_test_bench:the_project_soc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                      ;
+---------------+--------+----------+----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                       ;
+---------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic"                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0"                                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project_soc:u0"                                                                              ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                           ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                           ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 3278                        ;
;     CLR               ; 1118                        ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 578                         ;
;     ENA CLR           ; 1098                        ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 22                          ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 21                          ;
;     SLD               ; 10                          ;
;     plain             ; 178                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 6004                        ;
;     arith             ; 1274                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 571                         ;
;         3 data inputs ; 701                         ;
;     normal            ; 4730                        ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 149                         ;
;         2 data inputs ; 754                         ;
;         3 data inputs ; 1025                        ;
;         4 data inputs ; 2773                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 174                         ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 5.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jan 22 18:25:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mortol_Kombot -c Mortol_Kombot
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/player2.sv
    Info (12023): Found entity 1: player2 File: C:/intelFPGA_lite/18.1/Project/IP/player2.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/project_soc.v
    Info (12023): Found entity 1: project_soc File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_irq_mapper.sv
    Info (12023): Found entity 1: project_soc_irq_mapper File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: project_soc_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_avalon_st_adapter_006 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_rsp_mux_001 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_rsp_demux_001 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_cmd_mux_001 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_cmd_demux_001 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_router_008_default_decode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: project_soc_mm_interconnect_0_router_008 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_router_003_default_decode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: project_soc_mm_interconnect_0_router_003 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: project_soc_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_router_001_default_decode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: project_soc_mm_interconnect_0_router_001 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: project_soc_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: project_soc_mm_interconnect_0_router File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_usb_rst.v
    Info (12023): Found entity 1: project_soc_usb_rst File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_usb_gpx.v
    Info (12023): Found entity 1: project_soc_usb_gpx File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_timer_0.v
    Info (12023): Found entity 1: project_soc_timer_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: project_soc_sysid_qsys_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_spi_0.v
    Info (12023): Found entity 1: project_soc_spi_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_spi_0.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file project_soc/synthesis/submodules/project_soc_sdram_pll.v
    Info (12023): Found entity 1: project_soc_sdram_pll_dffpipe_l2c File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 37
    Info (12023): Found entity 2: project_soc_sdram_pll_stdsync_sv6 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 98
    Info (12023): Found entity 3: project_soc_sdram_pll_altpll_vg92 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 130
    Info (12023): Found entity 4: project_soc_sdram_pll File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 217
Info (12021): Found 2 design units, including 2 entities, in source file project_soc/synthesis/submodules/project_soc_sdram.v
    Info (12023): Found entity 1: project_soc_sdram_input_efifo_module File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 21
    Info (12023): Found entity 2: project_soc_sdram File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/player2.sv
    Info (12023): Found entity 1: player2 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/player2.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: project_soc_onchip_memory2_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0_cpu_register_bank_a_module File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: project_soc_nios2_gen2_0_cpu_register_bank_b_module File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: project_soc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: project_soc_nios2_gen2_0_cpu_nios2_oci_break File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: project_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: project_soc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: project_soc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: project_soc_nios2_gen2_0_cpu_nios2_oci_im File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: project_soc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: project_soc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: project_soc_nios2_gen2_0_cpu_nios2_ocimem File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: project_soc_nios2_gen2_0_cpu_nios2_oci File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: project_soc_nios2_gen2_0_cpu File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0_cpu_debug_slave_tck File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: project_soc_nios2_gen2_0_cpu_test_bench File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_leds_pio.v
    Info (12023): Found entity 1: project_soc_leds_pio File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_keycode.v
    Info (12023): Found entity 1: project_soc_keycode File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_key.v
    Info (12023): Found entity 1: project_soc_key File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file project_soc/synthesis/submodules/project_soc_jtag_uart_0.v
    Info (12023): Found entity 1: project_soc_jtag_uart_0_sim_scfifo_w File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: project_soc_jtag_uart_0_scfifo_w File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: project_soc_jtag_uart_0_sim_scfifo_r File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: project_soc_jtag_uart_0_scfifo_r File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: project_soc_jtag_uart_0 File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file project_soc/synthesis/submodules/project_soc_hex_digits_pio.v
    Info (12023): Found entity 1: project_soc_hex_digits_pio File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_hex_digits_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/18.1/Project/.sv code/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/run.sv
    Info (12023): Found entity 1: run File: C:/intelFPGA_lite/18.1/Project/.sv code/run.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/project.sv
    Info (12023): Found entity 1: project File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/p_health.sv
    Info (12023): Found entity 1: p_health File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/key_code.sv
    Info (12023): Found entity 1: key_code File: C:/intelFPGA_lite/18.1/Project/.sv code/key_code.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/intelFPGA_lite/18.1/Project/.sv code/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/box_color.sv
    Info (12023): Found entity 1: box_color File: C:/intelFPGA_lite/18.1/Project/.sv code/box_color.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file .sv code/box.sv
    Info (12023): Found entity 1: box File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_data/rom_port_data.sv
    Info (12023): Found entity 1: rom_port_data File: C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom_data/textrom.sv
    Info (12023): Found entity 1: textROM File: C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rom_data/playerrom.sv
    Info (12023): Found entity 1: playerROM File: C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rom_data/instructionsrom.sv
    Info (12023): Found entity 1: instructionsROM File: C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rom_data/backgroundrom.sv
    Info (12023): Found entity 1: backgroundROM File: C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at project.sv(199): created implicit net for "p2_boysizex" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 199
Warning (10236): Verilog HDL Implicit Net warning at project.sv(207): created implicit net for "ir2out" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 207
Warning (10037): Verilog HDL or VHDL warning at project_soc_sdram.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at project_soc_sdram.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at project_soc_sdram.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at project_soc_sdram.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at project_soc_spi_0.v(402): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_spi_0.v Line: 402
Info (12127): Elaborating entity "project" for the top level hierarchy
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 97
Info (12128): Elaborating entity "project_soc" for hierarchy "project_soc:u0" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 170
Info (12128): Elaborating entity "project_soc_hex_digits_pio" for hierarchy "project_soc:u0|project_soc_hex_digits_pio:hex_digits_pio" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 166
Info (12128): Elaborating entity "project_soc_jtag_uart_0" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 179
Info (12128): Elaborating entity "project_soc_jtag_uart_0_scfifo_w" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/intelFPGA_lite/18.1/Project/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/intelFPGA_lite/18.1/Project/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/intelFPGA_lite/18.1/Project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/intelFPGA_lite/18.1/Project/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/intelFPGA_lite/18.1/Project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/intelFPGA_lite/18.1/Project/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_w:the_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/intelFPGA_lite/18.1/Project/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "project_soc_jtag_uart_0_scfifo_r" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|project_soc_jtag_uart_0_scfifo_r:the_project_soc_jtag_uart_0_scfifo_r" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "project_soc:u0|project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:project_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "project_soc_key" for hierarchy "project_soc:u0|project_soc_key:key" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 187
Info (12128): Elaborating entity "project_soc_keycode" for hierarchy "project_soc:u0|project_soc_keycode:keycode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 198
Info (12128): Elaborating entity "project_soc_leds_pio" for hierarchy "project_soc:u0|project_soc_leds_pio:leds_pio" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 242
Info (12128): Elaborating entity "project_soc_nios2_gen2_0" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 271
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_test_bench" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_test_bench:the_project_soc_nios2_gen2_0_cpu_test_bench" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_a_module:project_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_register_bank_b_module:project_soc_nios2_gen2_0_cpu_register_bank_b" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_project_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_break:the_project_soc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_project_soc_nios2_gen2_0_cpu_nios2_oci_dtrace|project_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:project_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_project_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo|project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_project_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_project_soc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_oci_im:the_project_soc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_project_soc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_nios2_ocimem:the_project_soc_nios2_gen2_0_cpu_nios2_ocimem|project_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:project_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_tck:the_project_soc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|project_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_project_soc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "project_soc:u0|project_soc_nios2_gen2_0:nios2_gen2_0|project_soc_nios2_gen2_0_cpu:cpu|project_soc_nios2_gen2_0_cpu_nios2_oci:the_project_soc_nios2_gen2_0_cpu_nios2_oci|project_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_project_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:project_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "project_soc_onchip_memory2_0" for hierarchy "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 285
Info (12128): Elaborating entity "altsyncram" for hierarchy "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "project_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ig1.tdf
    Info (12023): Found entity 1: altsyncram_2ig1 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_2ig1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2ig1" for hierarchy "project_soc:u0|project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2ig1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "player2" for hierarchy "project_soc:u0|player2:player2_controller_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 299
Info (12128): Elaborating entity "project_soc_sdram" for hierarchy "project_soc:u0|project_soc_sdram:sdram" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 322
Info (12128): Elaborating entity "project_soc_sdram_input_efifo_module" for hierarchy "project_soc:u0|project_soc_sdram:sdram|project_soc_sdram_input_efifo_module:the_project_soc_sdram_input_efifo_module" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 298
Info (12128): Elaborating entity "project_soc_sdram_pll" for hierarchy "project_soc:u0|project_soc_sdram_pll:sdram_pll" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 349
Info (12128): Elaborating entity "project_soc_sdram_pll_stdsync_sv6" for hierarchy "project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 288
Info (12128): Elaborating entity "project_soc_sdram_pll_dffpipe_l2c" for hierarchy "project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_stdsync_sv6:stdsync2|project_soc_sdram_pll_dffpipe_l2c:dffpipe3" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 116
Info (12128): Elaborating entity "project_soc_sdram_pll_altpll_vg92" for hierarchy "project_soc:u0|project_soc_sdram_pll:sdram_pll|project_soc_sdram_pll_altpll_vg92:sd1" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram_pll.v Line: 294
Info (12128): Elaborating entity "project_soc_spi_0" for hierarchy "project_soc:u0|project_soc_spi_0:spi_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 365
Info (12128): Elaborating entity "project_soc_sysid_qsys_0" for hierarchy "project_soc:u0|project_soc_sysid_qsys_0:sysid_qsys_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 372
Info (12128): Elaborating entity "project_soc_timer_0" for hierarchy "project_soc:u0|project_soc_timer_0:timer_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 383
Info (12128): Elaborating entity "project_soc_usb_gpx" for hierarchy "project_soc:u0|project_soc_usb_gpx:usb_gpx" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 391
Info (12128): Elaborating entity "project_soc_usb_rst" for hierarchy "project_soc:u0|project_soc_usb_rst:usb_rst" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 410
Info (12128): Elaborating entity "project_soc_mm_interconnect_0" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 527
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1600
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1660
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1724
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:player2_controller_0_avl_mm_slave_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1788
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1852
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1916
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 1980
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2044
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2108
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2172
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2620
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2876
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 2957
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3038
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3122
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3163
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:player2_controller_0_avl_mm_slave_agent_rdata_fifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3329
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3913
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3954
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 3995
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5511
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_default_decode" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router:router|project_soc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router.sv Line: 202
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_001" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5527
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_001:router_001|project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_001.sv Line: 201
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_002" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5543
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_002:router_002|project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_003" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5559
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_003_default_decode" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_003:router_003|project_soc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_008" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5639
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_router_008_default_decode" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_router_008:router_008|project_soc_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 5881
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_cmd_demux" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6006
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6125
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_cmd_mux" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6148
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_cmd_mux_001" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6165
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_rsp_demux" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6579
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_rsp_demux_001" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 6596
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_rsp_mux" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7112
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux.sv Line: 582
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7231
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_rsp_mux_001.sv Line: 566
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7297
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7363
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7397
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_avalon_st_adapter" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7596
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|project_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0.v Line: 7770
Info (12128): Elaborating entity "project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|project_soc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|project_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "project_soc_irq_mapper" for hierarchy "project_soc:u0|project_soc_irq_mapper:irq_mapper" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 536
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "project_soc:u0|altera_reset_controller:rst_controller" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 599
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "project_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "project_soc:u0|altera_reset_controller:rst_controller_001" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 662
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "project_soc:u0|altera_reset_controller:rst_controller_002" File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/project_soc.v Line: 725
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga1" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 191
Info (12128): Elaborating entity "box" for hierarchy "box:p1" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 200
Warning (10036): Verilog HDL or VHDL warning at box.sv(18): object "ground" assigned a value but never read File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 18
Warning (10240): Verilog HDL Always Construct warning at box.sv(43): inferring latch(es) for variable "SizeY", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[0]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[1]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[2]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[3]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[4]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[5]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[6]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[7]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[8]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (10041): Inferred latch for "SizeY[9]" at box.sv(43) File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 43
Info (12128): Elaborating entity "run" for hierarchy "box:p1|run:r1" File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 26
Info (12128): Elaborating entity "key_code" for hierarchy "box:p1|key_code:assi" File: C:/intelFPGA_lite/18.1/Project/.sv code/box.sv Line: 28
Info (12128): Elaborating entity "box_color" for hierarchy "box_color:bc" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 207
Info (12128): Elaborating entity "p_health" for hierarchy "p_health:p1h" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 209
Warning (10240): Verilog HDL Always Construct warning at p_health.sv(118): inferring latch(es) for variable "redposx", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Warning (10240): Verilog HDL Always Construct warning at p_health.sv(118): inferring latch(es) for variable "barposy", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Warning (10240): Verilog HDL Always Construct warning at p_health.sv(118): inferring latch(es) for variable "barsizey", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[0]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[1]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[2]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[3]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[4]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[5]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[6]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[7]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[8]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barsizey[9]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[0]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[1]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[2]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[3]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[4]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[5]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[6]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[7]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[8]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "barposy[9]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[0]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[1]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[2]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[3]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[4]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[5]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[6]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[7]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[8]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (10041): Inferred latch for "redposx[9]" at p_health.sv(118) File: C:/intelFPGA_lite/18.1/Project/.sv code/p_health.sv Line: 118
Info (12128): Elaborating entity "rom_port_data" for hierarchy "rom_port_data:p2_data" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 239
Info (12128): Elaborating entity "playerROM" for hierarchy "playerROM:p2_read" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 241
Warning (10850): Verilog HDL warning at playerROM.sv(21): number of words (35072) in memory file does not match the number of elements in the address range [0:36000] File: C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv Line: 21
Warning (10030): Net "mem.data_a" at playerROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv Line: 17
Warning (10030): Net "mem.waddr_a" at playerROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv Line: 17
Warning (10030): Net "mem.we_a" at playerROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/playerROM.sv Line: 17
Info (12128): Elaborating entity "backgroundROM" for hierarchy "backgroundROM:jram" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 296
Warning (10850): Verilog HDL warning at backgroundROM.sv(21): number of words (16384) in memory file does not match the number of elements in the address range [0:16384] File: C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv Line: 21
Warning (10030): Net "mem.waddr_a" at backgroundROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv Line: 17
Warning (10030): Net "mem.data_a" at backgroundROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv Line: 17
Warning (10030): Net "mem.we_a" at backgroundROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/backgroundROM.sv Line: 17
Info (12128): Elaborating entity "textROM" for hierarchy "textROM:trom" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 300
Warning (10850): Verilog HDL warning at textROM.sv(21): number of words (5600) in memory file does not match the number of elements in the address range [0:10000] File: C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv Line: 21
Warning (10030): Net "mem.data_a" at textROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv Line: 17
Warning (10030): Net "mem.waddr_a" at textROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv Line: 17
Warning (10030): Net "mem.we_a" at textROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/textROM.sv Line: 17
Info (12128): Elaborating entity "instructionsROM" for hierarchy "instructionsROM:irom" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 302
Warning (10850): Verilog HDL warning at instructionsROM.sv(21): number of words (13800) in memory file does not match the number of elements in the address range [0:15000] File: C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv Line: 21
Warning (10030): Net "mem.waddr_a" at instructionsROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv Line: 17
Warning (10030): Net "mem.data_a" at instructionsROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv Line: 17
Warning (10030): Net "mem.we_a" at instructionsROM.sv(17) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/Project/ROM_data/instructionsROM.sv Line: 17
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "count[8]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[7]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[6]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[5]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[4]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[3]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[2]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[1]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
    Warning (12110): Net "count[0]" is missing source, defaulting to GND File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 304
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.01.22.18:25:31 Progress: Loading sldf112cfd4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf112cfd4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/intelFPGA_lite/18.1/Project/db/ip/sldf112cfd4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "project_soc:u0|project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "playerROM:p2_read|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 36001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "playerROM:p1_read|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 36001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instructionsROM:irom2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 15001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "instructionsROM:irom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 15001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "textROM:trom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 10001
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "backgroundROM:jram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 16385
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult7" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 289
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 264
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rom_port_data:p2_data|Mult0" File: C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv Line: 63
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "rom_port_data:p1_data|Mult0" File: C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv Line: 63
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 275
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 279
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult5" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 284
Info (12130): Elaborated megafunction instantiation "playerROM:p2_read|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "playerROM:p2_read|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "36001"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t971.tdf
    Info (12023): Found entity 1: altsyncram_t971 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_t971.tdf Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_playerROM_8cb654e7.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7j9.tdf
    Info (12023): Found entity 1: decode_7j9 File: C:/intelFPGA_lite/18.1/Project/db/decode_7j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o1b.tdf
    Info (12023): Found entity 1: mux_o1b File: C:/intelFPGA_lite/18.1/Project/db/mux_o1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "instructionsROM:irom2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "instructionsROM:irom2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "15001"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_at71.tdf
    Info (12023): Found entity 1: altsyncram_at71 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_at71.tdf Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_instructionsROM_54d9182b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/intelFPGA_lite/18.1/Project/db/decode_2j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i1b.tdf
    Info (12023): Found entity 1: mux_i1b File: C:/intelFPGA_lite/18.1/Project/db/mux_i1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "textROM:trom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "textROM:trom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "10001"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j171.tdf
    Info (12023): Found entity 1: altsyncram_j171 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_j171.tdf Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_textROM_75e2f007.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j1b.tdf
    Info (12023): Found entity 1: mux_j1b File: C:/intelFPGA_lite/18.1/Project/db/mux_j1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "backgroundROM:jram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "backgroundROM:jram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "16385"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fj71.tdf
    Info (12023): Found entity 1: altsyncram_fj71 File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_fj71.tdf Line: 31
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/intelFPGA_lite/18.1/Project/db/Mortol_Kombot.ram0_backgroundROM_75ad551.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4j9.tdf
    Info (12023): Found entity 1: decode_4j9 File: C:/intelFPGA_lite/18.1/Project/db/decode_4j9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_k1b.tdf
    Info (12023): Found entity 1: mux_k1b File: C:/intelFPGA_lite/18.1/Project/db/mux_k1b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult7" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 289
Info (12133): Instantiated megafunction "lpm_mult:Mult7" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 289
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_brg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_frg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult7|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult7" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 264
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 264
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv Line: 63
Info (12133): Instantiated megafunction "rom_port_data:p2_data|lpm_mult:Mult0" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/ROM_data/rom_port_data.sv Line: 63
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9rg.tdf
    Info (12023): Found entity 1: add_sub_9rg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_9rg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "rom_port_data:p2_data|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_drg.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 275
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 275
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 279
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 279
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_arg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf
    Info (12023): Found entity 1: add_sub_erg File: C:/intelFPGA_lite/18.1/Project/db/add_sub_erg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult5" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 284
Info (12133): Instantiated megafunction "lpm_mult:Mult5" with the following parameter: File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 284
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "backgroundROM:jram|altsyncram:mem_rtl_0|altsyncram_fj71:auto_generated|ram_block1a2" File: C:/intelFPGA_lite/18.1/Project/db/altsyncram_fj71.tdf Line: 83
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[7]" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 56
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[6]" is fed by VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/Project/project_soc/synthesis/submodules/project_soc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[6]~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[7]~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 53
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 24
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 26
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 26
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 27
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 29
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 29
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 352 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/Project/output_files/Mortol_Kombot.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/18.1/Project/.sv code/project.sv Line: 18
Info (21057): Implemented 8244 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 7923 logic cells
    Info (21064): Implemented 174 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 5109 megabytes
    Info: Processing ended: Sun Jan 22 18:26:10 2023
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/Project/output_files/Mortol_Kombot.map.smsg.


