#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 21:07:45 2025
# Process ID         : 392719
# Current directory  : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth
# Command line       : vivado -mode tcl -source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/synthesize.tcl
# Log file           : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/vivado.log
# Journal file       : /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/vivado.jou
# Running On         : shp
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 8840HS w/ Radeon 780M Graphics
# CPU Frequency      : 3229.492 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 32905 MB
# Swap memory        : 0 MB
# Total Virtual      : 32905 MB
# Available Virtual  : 17869 MB
#-----------------------------------------------------------
source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc
# synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 392915
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2198.137 ; gain = 440.711 ; free physical = 7659 ; free virtual = 15614
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'subdiag_fast' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/subdiag_fast.vhd:49]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'subdiag_fast' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/subdiag_fast.vhd:49]
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2394.645 ; gain = 0.000 ; free physical = 7471 ; free virtual = 15429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 7466 ; free virtual = 15422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2475.145 ; gain = 0.000 ; free physical = 7465 ; free virtual = 15421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.145 ; gain = 717.719 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7565 ; free virtual = 15528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7653 ; free virtual = 15613
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2509.113 ; gain = 751.688 ; free physical = 7643 ; free virtual = 15603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2718.715 ; gain = 961.289 ; free physical = 7253 ; free virtual = 15215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2735.738 ; gain = 978.312 ; free physical = 7242 ; free virtual = 15203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|subdiag_fast | addf0/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|subdiag_fast | addf0/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|subdiag_fast | addf0/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    57|
|2     |DSP48E1 |     2|
|3     |LUT1    |    10|
|4     |LUT2    |   147|
|5     |LUT3    |   273|
|6     |LUT4    |   104|
|7     |LUT5    |   306|
|8     |LUT6    |   320|
|9     |SRL16E  |    67|
|10    |FDRE    |   755|
|11    |FDSE    |    20|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2837.551 ; gain = 999.625 ; free physical = 7116 ; free virtual = 15078
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2837.559 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.559 ; gain = 0.000 ; free physical = 7203 ; free virtual = 15165
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.578 ; gain = 0.000 ; free physical = 7234 ; free virtual = 15196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d849034c
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 72 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2893.613 ; gain = 1322.312 ; free physical = 7242 ; free virtual = 15204
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2336.545; main = 2273.652; forked = 333.338
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3686.711; main = 2893.582; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/utilization_post_syn.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:30 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*                |  964 |     0 |          0 |    101400 |  0.95 |
|   LUT as Logic             |  897 |     0 |          0 |    101400 |  0.88 |
|   LUT as Memory            |   67 |     0 |          0 |     35000 |  0.19 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   67 |     0 |            |           |       |
| Slice Registers            |  775 |     0 |          0 |    202800 |  0.38 |
|   Register as Flip Flop    |  775 |     0 |          0 |    202800 |  0.38 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 755   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  755 |        Flop & Latch |
| LUT6     |  320 |                 LUT |
| LUT5     |  306 |                 LUT |
| LUT3     |  273 |                 LUT |
| LUT2     |  147 |                 LUT |
| LUT4     |  104 |                 LUT |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   57 |          CarryLogic |
| FDSE     |   20 |        Flop & Latch |
| LUT1     |   10 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:33 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 load2/data_one_slot_break_r/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.370ns (16.192%)  route 7.091ns (83.808%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT3=3 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 10.510 - 10.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          0.537     0.537    load2/data_one_slot_break_r/control/clk
                         FDRE                                         r  load2/data_one_slot_break_r/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.175     0.712 r  load2/data_one_slot_break_r/control/fullReg_reg/Q
                         net (fo=121, unplaced)       0.520     1.232    mem_controller3/read_arbiter/data/fullReg
                         LUT5 (Prop_lut5_I2_O)        0.131     1.363 f  mem_controller3/read_arbiter/data/ltOp_carry__1_i_30/O
                         net (fo=1, unplaced)         0.270     1.633    buffer3/fifo/control/ltOp_carry__1_i_23
                         LUT5 (Prop_lut5_I4_O)        0.043     1.676 f  buffer3/fifo/control/ltOp_carry__1_i_11/O
                         net (fo=4, unplaced)         0.766     2.442    buffer3/fifo/control/outputValid_reg_31
                         LUT5 (Prop_lut5_I0_O)        0.043     2.485 r  buffer3/fifo/control/ltOp_carry_i_34/O
                         net (fo=4, unplaced)         0.294     2.779    buffer3/fifo/control/outputValid_reg_21
                         LUT2 (Prop_lut2_I0_O)        0.047     2.826 r  buffer3/fifo/control/ltOp_carry_i_18/O
                         net (fo=24, unplaced)        0.334     3.160    buffer3/fifo/control/outputValid_reg_5
                         LUT3 (Prop_lut3_I1_O)        0.043     3.203 f  buffer3/fifo/control/ltOp_carry_i_14/O
                         net (fo=2, unplaced)         0.418     3.621    mulf0/ip/RoundingAdder/ltOp_carry_0
                         LUT5 (Prop_lut5_I0_O)        0.043     3.664 r  mulf0/ip/RoundingAdder/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.497     4.161    cmpf0/operator/operator/ExpFracCmp/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     4.414 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     4.421    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.475 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.475    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.529 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.529    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.583 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=2, unplaced)         0.639     5.222    mulf0/ip/RoundingAdder/Cin_1_d1_i_27_2[0]
                         LUT5 (Prop_lut5_I0_O)        0.043     5.265 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_30/O
                         net (fo=1, unplaced)         0.270     5.535    mulf0/ip/RoundingAdder/Cin_1_d1_i_30_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     5.578 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_27/O
                         net (fo=1, unplaced)         0.270     5.848    buffer3/fifo/control/Cin_1_d1_i_23_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.891 f  buffer3/fifo/control/Cin_1_d1_i_24/O
                         net (fo=6, unplaced)         0.302     6.193    fork2/control/generateBlocks[0].regblock/Cin_1_d1_i_19
                         LUT6 (Prop_lut6_I1_O)        0.043     6.236 r  fork2/control/generateBlocks[0].regblock/Cin_1_d1_i_23/O
                         net (fo=1, unplaced)         0.270     6.506    control_merge2/one_slot_break_r/control/Cin_1_d1_i_15
                         LUT6 (Prop_lut6_I3_O)        0.043     6.549 f  control_merge2/one_slot_break_r/control/Cin_1_d1_i_19/O
                         net (fo=2, unplaced)         0.281     6.830    control_merge0/one_slot_break_r/control/Cin_1_d1_i_4_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.873 f  control_merge0/one_slot_break_r/control/Cin_1_d1_i_15/O
                         net (fo=1, unplaced)         0.270     7.143    fork4/control/generateBlocks[0].regblock/X_2_d2_reg[0]_2
                         LUT6 (Prop_lut6_I4_O)        0.043     7.186 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4/O
                         net (fo=1, unplaced)         0.270     7.456    mulf0/ip/RoundingAdder/X_2_d2_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     7.499 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1__0/O
                         net (fo=148, unplaced)       0.379     7.878    mulf0/ip/RoundingAdder/E[0]
                         LUT2 (Prop_lut2_I0_O)        0.043     7.921 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1/O
                         net (fo=378, unplaced)       0.403     8.324    addf0/ip/LZCAndShifter/one_slot_break_dv_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     8.367 r  addf0/ip/LZCAndShifter/level3_d1[7]_i_1/O
                         net (fo=8, unplaced)         0.631     8.998    addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0
                         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=843, unset)          0.510    10.510    addf0/ip/LZCAndShifter/clk
                         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/C
                         clock pessimism              0.000    10.510    
                         clock uncertainty           -0.035    10.475    
                         FDRE (Setup_fdre_C_R)       -0.348    10.127    addf0/ip/LZCAndShifter/level3_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.127    
                         arrival time                          -8.998    
  -------------------------------------------------------------------
                         slack                                  1.129    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Retarget | Checksum: 1d484cf48
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Constant propagation | Checksum: 1d484cf48
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Sweep | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
BUFG optimization | Checksum: 29aa77319
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Shift Register Optimization | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Post Processing Netlist | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 43 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 7049 ; free virtual = 15013

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Placement Optimization Initialization | Checksum: 266efeea3
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-19.760 |
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.628. For the most accurate timing information please run report_timing.
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6987 ; free virtual = 14950
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.702 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.245 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/utilization_post_pr.rpt
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:49 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization
| Design       : subdiag_fast
| Device       : xc7k160tfbg484-2
| Speed File   : -2
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 |  919 |     0 |          0 |    101400 |  0.91 |
|   LUT as Logic             |  879 |     0 |          0 |    101400 |  0.87 |
|   LUT as Memory            |   40 |     0 |          0 |     35000 |  0.11 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |   40 |     0 |            |           |       |
| Slice Registers            |  775 |     0 |          0 |    202800 |  0.38 |
|   Register as Flip Flop    |  775 |     0 |          0 |    202800 |  0.38 |
|   Register as Latch        |    0 |     0 |          0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     25350 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 20    |          Yes |         Set |            - |
| 755   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  341 |     0 |          0 |     25350 |  1.35 |
|   SLICEL                                   |  184 |     0 |            |           |       |
|   SLICEM                                   |  157 |     0 |            |           |       |
| LUT as Logic                               |  879 |     0 |          0 |    101400 |  0.87 |
|   using O5 output only                     |    0 |       |            |           |       |
|   using O6 output only                     |  600 |       |            |           |       |
|   using O5 and O6                          |  279 |       |            |           |       |
| LUT as Memory                              |   40 |     0 |          0 |     35000 |  0.11 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |   40 |     0 |            |           |       |
|     using O5 output only                   |    2 |       |            |           |       |
|     using O6 output only                   |   11 |       |            |           |       |
|     using O5 and O6                        |   27 |       |            |           |       |
| Slice Registers                            |  775 |     0 |          0 |    202800 |  0.38 |
|   Register driven from within the Slice    |  526 |       |            |           |       |
|   Register driven from outside the Slice   |  249 |       |            |           |       |
|     LUT in front of the register is unused |  119 |       |            |           |       |
|     LUT in front of the register is used   |  130 |       |            |           |       |
| Unique Control Sets                        |   19 |       |          0 |     25350 |  0.07 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       650 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |       600 |  0.33 |
|   DSP48E1 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       285 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       120 |  0.00 |
| BUFR       |    0 |     0 |          0 |        32 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  755 |        Flop & Latch |
| LUT6     |  320 |                 LUT |
| LUT5     |  306 |                 LUT |
| LUT3     |  273 |                 LUT |
| LUT2     |  147 |                 LUT |
| LUT4     |  104 |                 LUT |
| SRL16E   |   67 |  Distributed Memory |
| CARRY4   |   57 |          CarryLogic |
| FDSE     |   20 |        Flop & Latch |
| LUT1     |    8 |                 LUT |
| DSP48E1  |    2 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Sep 21 21:08:49 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : subdiag_fast
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 load2/data_one_slot_break_r/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.731ns (21.069%)  route 6.485ns (78.931%))
  Logic Levels:           21  (CARRY4=3 LUT2=2 LUT3=4 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 11.317 - 10.000 ) 
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=843, unset)          1.511     1.511    load2/data_one_slot_break_r/control/clk
    SLICE_X7Y98          FDRE                                         r  load2/data_one_slot_break_r/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.223     1.734 r  load2/data_one_slot_break_r/control/fullReg_reg/Q
                         net (fo=121, routed)         0.606     2.340    mem_controller3/read_arbiter/data/fullReg
    SLICE_X4Y98          LUT5 (Prop_lut5_I2_O)        0.049     2.389 f  mem_controller3/read_arbiter/data/ltOp_carry__2_i_24/O
                         net (fo=1, routed)           0.261     2.650    buffer3/fifo/control/ltOp_carry__2_i_3
    SLICE_X5Y98          LUT5 (Prop_lut5_I4_O)        0.136     2.786 f  buffer3/fifo/control/ltOp_carry__2_i_15/O
                         net (fo=5, routed)           0.423     3.210    buffer3/fifo/control/outputValid_reg_37
    SLICE_X6Y96          LUT4 (Prop_lut4_I3_O)        0.043     3.253 r  buffer3/fifo/control/ltOp_carry_i_45/O
                         net (fo=1, routed)           0.230     3.482    buffer3/fifo/control/ltOp_carry_i_45_n_0
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.043     3.525 r  buffer3/fifo/control/ltOp_carry_i_34/O
                         net (fo=4, routed)           0.257     3.782    buffer3/fifo/control/outputValid_reg_21
    SLICE_X6Y95          LUT2 (Prop_lut2_I0_O)        0.047     3.829 r  buffer3/fifo/control/ltOp_carry_i_18/O
                         net (fo=24, routed)          0.430     4.260    buffer3/fifo/control/outputValid_reg_5
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.143     4.403 r  buffer3/fifo/control/ltOp_carry__0_i_14/O
                         net (fo=2, routed)           0.285     4.687    mulf0/ip/RoundingAdder/eqOp_carry_i_1_2
    SLICE_X3Y92          LUT6 (Prop_lut6_I5_O)        0.136     4.823 f  mulf0/ip/RoundingAdder/ltOp_carry__0_i_22/O
                         net (fo=2, routed)           0.489     5.312    mulf0/ip/RoundingAdder/ltOp_carry__0_i_22_n_0
    SLICE_X6Y91          LUT3 (Prop_lut3_I0_O)        0.043     5.355 r  mulf0/ip/RoundingAdder/eqOp_carry_i_1/O
                         net (fo=1, routed)           0.000     5.355    cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0_0[3]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.535 r  cmpf0/operator/operator/ExpFracCmp/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.535    cmpf0/operator/operator/ExpFracCmp/eqOp_carry_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.589 r  cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.589    cmpf0/operator/operator/ExpFracCmp/eqOp_carry__0_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.699 f  cmpf0/operator/operator/ExpFracCmp/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.486     6.184    mulf0/ip/RoundingAdder/Cin_1_d1_i_27_1[0]
    SLICE_X8Y95          LUT5 (Prop_lut5_I3_O)        0.128     6.312 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_30/O
                         net (fo=1, routed)           0.186     6.498    mulf0/ip/RoundingAdder/Cin_1_d1_i_30_n_0
    SLICE_X11Y95         LUT3 (Prop_lut3_I0_O)        0.043     6.541 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_27/O
                         net (fo=1, routed)           0.187     6.728    buffer3/fifo/control/Cin_1_d1_i_23_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I2_O)        0.043     6.771 r  buffer3/fifo/control/Cin_1_d1_i_24/O
                         net (fo=6, routed)           0.314     7.084    mulf0/ip/RoundingAdder/Cin_1_d1_i_13_0
    SLICE_X11Y95         LUT6 (Prop_lut6_I5_O)        0.043     7.127 f  mulf0/ip/RoundingAdder/Cin_1_d1_i_21/O
                         net (fo=1, routed)           0.346     7.473    control_merge0/one_slot_break_r/control/Cin_1_d1_i_13_0
    SLICE_X12Y97         LUT6 (Prop_lut6_I2_O)        0.043     7.516 f  control_merge0/one_slot_break_r/control/Cin_1_d1_i_18/O
                         net (fo=2, routed)           0.291     7.807    fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.043     7.850 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_13/O
                         net (fo=1, routed)           0.150     8.000    fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_13_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I1_O)        0.043     8.043 f  fork4/control/generateBlocks[0].regblock/Cin_1_d1_i_4/O
                         net (fo=1, routed)           0.101     8.144    mulf0/ip/RoundingAdder/X_2_d2_reg[0]_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I2_O)        0.043     8.187 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1__0/O
                         net (fo=148, routed)         0.290     8.477    mulf0/ip/RoundingAdder/E[0]
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.043     8.520 r  mulf0/ip/RoundingAdder/Cin_1_d1_i_1/O
                         net (fo=378, routed)         0.760     9.280    addf0/ip/LZCAndShifter/one_slot_break_dv_ready
    SLICE_X11Y82         LUT3 (Prop_lut3_I2_O)        0.052     9.332 r  addf0/ip/LZCAndShifter/level3_d1[7]_i_1/O
                         net (fo=8, routed)           0.395     9.727    addf0/ip/LZCAndShifter/level3_d1[7]_i_1_n_0
    SLICE_X11Y82         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=843, unset)          1.317    11.317    addf0/ip/LZCAndShifter/clk
    SLICE_X11Y82         FDRE                                         r  addf0/ip/LZCAndShifter/level3_d1_reg[0]/C
                         clock pessimism              0.087    11.404    
                         clock uncertainty           -0.035    11.369    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.397    10.972    addf0/ip/LZCAndShifter/level3_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.972    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  1.245    




# write_checkpoint -force /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14917
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14915
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14915
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:08:50 2025...
