

================================================================
== Vivado HLS Report for 'convolution'
================================================================
* Date:           Fri Dec 27 16:25:43 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.77|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- convolution_label5   |   24|   24|         8|          -|          -|     3|    no    |
        | + convolution_label6  |    6|    6|         2|          -|          -|     3|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     123|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|      49|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|      49|     177|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |tmp_15_fu_155_p2    |     *    |      3|  0|  20|          32|          32|
    |i_2_fu_100_p2       |     +    |      0|  0|   9|           2|           1|
    |j_2_fu_134_p2       |     +    |      0|  0|   9|           2|           1|
    |tmp_s_fu_140_p2     |     +    |      0|  0|  15|           5|           5|
    |value_2_fu_161_p2   |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_118_p2       |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_94_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_128_p2  |   icmp   |      0|  0|   8|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      3|  0| 123|          82|          80|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |i_reg_60     |   9|          2|    2|          4|
    |j_reg_71     |   9|          2|    2|          4|
    |value_fu_32  |   9|          2|   32|         64|
    +-------------+----+-----------+-----+-----------+
    |Total        |  54|         11|   37|         77|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   4|   0|    4|          0|
    |i_2_reg_182  |   2|   0|    2|          0|
    |i_reg_60     |   2|   0|    2|          0|
    |j_2_reg_195  |   2|   0|    2|          0|
    |j_reg_71     |   2|   0|    2|          0|
    |tmp_reg_187  |   5|   0|    5|          0|
    |value_fu_32  |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  49|   0|   49|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  convolution | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  convolution | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  convolution | return value |
|ap_done           | out |    1| ap_ctrl_hs |  convolution | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  convolution | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  convolution | return value |
|ap_return         | out |   32| ap_ctrl_hs |  convolution | return value |
|operatr_address0  | out |    4|  ap_memory |    operatr   |     array    |
|operatr_ce0       | out |    1|  ap_memory |    operatr   |     array    |
|operatr_q0        |  in |   32|  ap_memory |    operatr   |     array    |
|block_r_address0  | out |    4|  ap_memory |    block_r   |     array    |
|block_r_ce0       | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q0        |  in |   32|  ap_memory |    block_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

 <State 1> : 0.66ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%value = alloca i32"
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "store i32 0, i32* %value"
ST_1 : Operation 7 [1/1] (0.65ns)   --->   "br label %1" [edge_prj/main.c:49]

 <State 2> : 0.80ns
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_2, %5 ]"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_cast3 = zext i2 %i to i5" [edge_prj/main.c:49]
ST_2 : Operation 10 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [edge_prj/main.c:49]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 12 [1/1] (0.54ns)   --->   "%i_2 = add i2 %i, 1" [edge_prj/main.c:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %2" [edge_prj/main.c:49]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str4) nounwind" [edge_prj/main.c:50]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str4)" [edge_prj/main.c:50]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [edge_prj/main.c:51]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl to i5" [edge_prj/main.c:51]
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%tmp = sub i5 %p_shl_cast, %i_cast3" [edge_prj/main.c:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.65ns)   --->   "br label %3" [edge_prj/main.c:50]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%value_load = load i32* %value" [edge_prj/main.c:52]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret i32 %value_load" [edge_prj/main.c:52]

 <State 3> : 1.47ns
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_2, %4 ]"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j_cast1 = zext i2 %j to i5" [edge_prj/main.c:50]
ST_3 : Operation 24 [1/1] (0.44ns)   --->   "%exitcond = icmp eq i2 %j, -1" [edge_prj/main.c:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 26 [1/1] (0.54ns)   --->   "%j_2 = add i2 %j, 1" [edge_prj/main.c:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [edge_prj/main.c:50]
ST_3 : Operation 28 [1/1] (0.78ns)   --->   "%tmp_s = add i5 %tmp, %j_cast1" [edge_prj/main.c:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_cast = sext i5 %tmp_s to i32" [edge_prj/main.c:51]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %tmp_cast to i64" [edge_prj/main.c:51]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%operatr_addr = getelementptr [9 x i32]* %operatr, i64 0, i64 %tmp_14" [edge_prj/main.c:51]
ST_3 : Operation 32 [2/2] (0.67ns)   --->   "%operatr_load = load i32* %operatr_addr, align 4" [edge_prj/main.c:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%block_addr = getelementptr [9 x i32]* %block_r, i64 0, i64 %tmp_14" [edge_prj/main.c:51]
ST_3 : Operation 34 [2/2] (0.67ns)   --->   "%block_load = load i32* %block_addr, align 4" [edge_prj/main.c:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str4, i32 %tmp_16)" [edge_prj/main.c:51]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [edge_prj/main.c:49]

 <State 4> : 5.77ns
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%value_load_1 = load i32* %value" [edge_prj/main.c:51]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str5) nounwind" [edge_prj/main.c:51]
ST_4 : Operation 39 [1/2] (0.67ns)   --->   "%operatr_load = load i32* %operatr_addr, align 4" [edge_prj/main.c:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 40 [1/2] (0.67ns)   --->   "%block_load = load i32* %block_addr, align 4" [edge_prj/main.c:51]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 41 [1/1] (3.42ns)   --->   "%tmp_15 = mul nsw i32 %operatr_load, %block_load" [edge_prj/main.c:51]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.01ns)   --->   "%value_2 = add nsw i32 %tmp_15, %value_load_1" [edge_prj/main.c:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "store i32 %value_2, i32* %value" [edge_prj/main.c:51]
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %3" [edge_prj/main.c:50]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operatr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ block_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
value        (alloca           ) [ 01111]
StgValue_6   (store            ) [ 00000]
StgValue_7   (br               ) [ 01111]
i            (phi              ) [ 00100]
i_cast3      (zext             ) [ 00000]
exitcond1    (icmp             ) [ 00111]
empty        (speclooptripcount) [ 00000]
i_2          (add              ) [ 01111]
StgValue_13  (br               ) [ 00000]
StgValue_14  (specloopname     ) [ 00000]
tmp_16       (specregionbegin  ) [ 00011]
p_shl        (bitconcatenate   ) [ 00000]
p_shl_cast   (zext             ) [ 00000]
tmp          (sub              ) [ 00011]
StgValue_19  (br               ) [ 00111]
value_load   (load             ) [ 00000]
StgValue_21  (ret              ) [ 00000]
j            (phi              ) [ 00010]
j_cast1      (zext             ) [ 00000]
exitcond     (icmp             ) [ 00111]
empty_11     (speclooptripcount) [ 00000]
j_2          (add              ) [ 00111]
StgValue_27  (br               ) [ 00000]
tmp_s        (add              ) [ 00000]
tmp_cast     (sext             ) [ 00000]
tmp_14       (zext             ) [ 00000]
operatr_addr (getelementptr    ) [ 00001]
block_addr   (getelementptr    ) [ 00001]
empty_12     (specregionend    ) [ 00000]
StgValue_36  (br               ) [ 01111]
value_load_1 (load             ) [ 00000]
StgValue_38  (specloopname     ) [ 00000]
operatr_load (load             ) [ 00000]
block_load   (load             ) [ 00000]
tmp_15       (mul              ) [ 00000]
value_2      (add              ) [ 00000]
StgValue_43  (store            ) [ 00000]
StgValue_44  (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operatr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operatr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="block_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="value_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="operatr_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="32" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="operatr_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="operatr_load/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="block_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_load/3 "/>
</bind>
</comp>

<comp id="60" class="1005" name="i_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="1"/>
<pin id="62" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_phi_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="1"/>
<pin id="66" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="71" class="1005" name="j_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="2" slack="1"/>
<pin id="73" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="j_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="2" slack="0"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_load/2 value_load_1/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="StgValue_6_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_cast3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exitcond1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_shl_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="2" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_shl_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="2" slack="0"/>
<pin id="121" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_cast1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast1/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="exitcond_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="j_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="1"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_15_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="value_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_43_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="3"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="value_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="value "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_2_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="operatr_addr_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="operatr_addr "/>
</bind>
</comp>

<comp id="205" class="1005" name="block_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="1"/>
<pin id="207" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="block_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="26" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="26" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="64" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="64" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="64" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="90" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="75" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="75" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="75" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="124" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="159"><net_src comp="43" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="55" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="82" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="32" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="185"><net_src comp="100" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="190"><net_src comp="118" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="203"><net_src comp="36" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="208"><net_src comp="48" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: operatr | {}
 - Input state : 
	Port: convolution : operatr | {3 4 }
	Port: convolution : block_r | {3 4 }
  - Chain level:
	State 1
		StgValue_6 : 1
	State 2
		i_cast3 : 1
		exitcond1 : 1
		i_2 : 1
		StgValue_13 : 2
		p_shl : 1
		p_shl_cast : 2
		tmp : 3
		StgValue_21 : 1
	State 3
		j_cast1 : 1
		exitcond : 1
		j_2 : 1
		StgValue_27 : 2
		tmp_s : 2
		tmp_cast : 3
		tmp_14 : 4
		operatr_addr : 5
		operatr_load : 6
		block_addr : 5
		block_load : 6
	State 4
		tmp_15 : 1
		value_2 : 2
		StgValue_43 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     i_2_fu_100    |    0    |    0    |    9    |
|    add   |     j_2_fu_134    |    0    |    0    |    9    |
|          |    tmp_s_fu_140   |    0    |    0    |    15   |
|          |   value_2_fu_161  |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|    mul   |   tmp_15_fu_155   |    3    |    0    |    20   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  exitcond1_fu_94  |    0    |    0    |    8    |
|          |  exitcond_fu_128  |    0    |    0    |    8    |
|----------|-------------------|---------|---------|---------|
|    sub   |     tmp_fu_118    |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
|          |   i_cast3_fu_90   |    0    |    0    |    0    |
|   zext   | p_shl_cast_fu_114 |    0    |    0    |    0    |
|          |   j_cast1_fu_124  |    0    |    0    |    0    |
|          |   tmp_14_fu_149   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|    p_shl_fu_106   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   |  tmp_cast_fu_145  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    3    |    0    |   120   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| block_addr_reg_205 |    4   |
|     i_2_reg_182    |    2   |
|      i_reg_60      |    2   |
|     j_2_reg_195    |    2   |
|      j_reg_71      |    2   |
|operatr_addr_reg_200|    4   |
|     tmp_reg_187    |    5   |
|    value_reg_172   |   32   |
+--------------------+--------+
|        Total       |   53   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_55 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   53   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   53   |   138  |
+-----------+--------+--------+--------+--------+
