<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="LA_FIFO" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2017 02 13 15:32:30.340" version="5.8" type="Module" synthesis="synplify" source_format="Verilog">
  <Package>
		<File name="LA_FIFO.lpc" type="lpc" modified="2017 02 13 15:32:28.220"/>
		<File name="LA_FIFO.v" type="top_level_verilog" modified="2017 02 13 15:32:28.273"/>
		<File name="LA_FIFO_tmpl.v" type="template_verilog" modified="2017 02 13 15:32:28.275"/>
		<File name="tb_LA_FIFO_tmpl.v" type="testbench_verilog" modified="2017 02 13 15:32:28.278"/>
  </Package>
</DiamondModule>
