\t (00:00:02) allegro 16.6-2015 S062 (v16-6-112FA) Windows 32
\t (00:00:02)     Journal start - Wed Feb 21 09:20:14 2018
\t (00:00:02)         Host=JACOB-Y50 User=Jacob Pid=8640 CPUs=8
\t (00:00:02) CmdLine= C:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:02) 
\t (00:00:05) Opening existing design...
\d (00:00:05) Design opened: C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/symbols/pdipPIC18F47K40.dra
\i (00:00:05) trapsize 25
\i (00:00:05) trapsize 24
\i (00:00:05) trapsize 25
\i (00:00:05) trapsize 19
\i (00:00:05) trapsize 19
\i (00:00:06) etchedit 
\i (00:00:15) opencd 'C:/Users/Jacob/Documents/Junior/EGR 304/Cadence/Projects/allegro/MCP23017.dra' 
\t (00:00:16) Opening existing design...
\i (00:00:16) trapsize 6
\t (00:00:16)     Journal end - Wed Feb 21 09:20:28 2018
