Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)

Date      :  Thu Jun 22 17:22:51 2017
Project   :  C:\Users\rozen\Gitrepos\CU_Droptest
Component :  CU_TOP
Family    :  ProASIC3


HDL source files for all Synthesis and Simulation tools:
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/CU_TOP.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Clock_gen.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/CoreUART.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Rx_async.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/Tx_async.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/components.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/coreuart_pkg.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/core/fifo_256x8_pa3.vhd

Stimulus files for all Simulation tools:
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/mti/scripts/wave_vhdl.do

    C:/Users/rozen/Gitrepos/CU_Droptest/component/Actel/DirectCore/COREUART/5.6.102/rtl/vhdl/test/common/misc.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/Actel/DirectCore/COREUART/5.6.102/rtl/vhdl/test/common/tbpack.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/Actel/DirectCore/COREUART/5.6.102/rtl/vhdl/test/common/textio.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/coreparameters.vhd
    C:/Users/rozen/Gitrepos/CU_Droptest/component/work/CU_TOP/FPGA_UART/rtl/vhdl/test/user/testbnch.vhd

