<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_twi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_twi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__twi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_TWI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_TWI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_twi.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_twi.html#a88da0154df8c5b2683c0e07f7c33930e">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_twi.html#a88da0154df8c5b2683c0e07f7c33930e">TWI_CR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_twi.html#abffc6a8ef743cfc2e955fd2e52cdc56a">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#abffc6a8ef743cfc2e955fd2e52cdc56a">TWI_MMR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_twi.html#a419876d39763a67dc029ff1d3c70b220">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a419876d39763a67dc029ff1d3c70b220">TWI_SMR</a>;       </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_twi.html#a40b1a7791da3d1974d05a378c46d81e7">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a40b1a7791da3d1974d05a378c46d81e7">TWI_IADR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_twi.html#aaa62472350dea944422c1aacacbceef4">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#aaa62472350dea944422c1aacacbceef4">TWI_CWGR</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_twi.html#a120637b5a5ec2330f2f0165852737b0b">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[3];</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_twi.html#a5b47330e59f8688288e934383b65772c">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_twi.html#a5b47330e59f8688288e934383b65772c">TWI_SR</a>;        </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_twi.html#a2e6cbf614588f82da6493e1d7c324c93">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_twi.html#a2e6cbf614588f82da6493e1d7c324c93">TWI_IER</a>;       </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_twi.html#a76da5ed48944b9fe9cb3499044939ea3">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_twi.html#a76da5ed48944b9fe9cb3499044939ea3">TWI_IDR</a>;       </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_twi.html#a353f607d5bb080271e34c41ecac94a03">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_twi.html#a353f607d5bb080271e34c41ecac94a03">TWI_IMR</a>;       </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_twi.html#a51ca38aaed628f9c039e0b6907a843d9">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_twi.html#a51ca38aaed628f9c039e0b6907a843d9">TWI_RHR</a>;       </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_twi.html#ac0b31b6e18cf8b6f529768bb2192fabf">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_twi.html#ac0b31b6e18cf8b6f529768bb2192fabf">TWI_THR</a>;       </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_twi.html#ad8e9677f162cba380dfb7e5944b81680">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[50];</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_twi.html#a960321463c19c35b3e8e06e194d6a7eb">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a960321463c19c35b3e8e06e194d6a7eb">TWI_RPR</a>;       </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_twi.html#a96711cf2e5a3f32959d3b8ac9bf481c6">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a96711cf2e5a3f32959d3b8ac9bf481c6">TWI_RCR</a>;       </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_twi.html#aaf56555c97f410b1668214a8abb1608e">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#aaf56555c97f410b1668214a8abb1608e">TWI_TPR</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_twi.html#ac754e29be382cfa74dcd82fb630c8583">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#ac754e29be382cfa74dcd82fb630c8583">TWI_TCR</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_twi.html#ad8fed1704d98cd65ade470687b257764">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#ad8fed1704d98cd65ade470687b257764">TWI_RNPR</a>;      </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_twi.html#af19f2dbccf4d5817372d3ddc02bc3651">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#af19f2dbccf4d5817372d3ddc02bc3651">TWI_RNCR</a>;      </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_twi.html#a5995e4b4fd504171e3161be0b7d3d7ba">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a5995e4b4fd504171e3161be0b7d3d7ba">TWI_TNPR</a>;      </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_twi.html#a6fe75fcda14d8b0d3536053f85dd3627">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_twi.html#a6fe75fcda14d8b0d3536053f85dd3627">TWI_TNCR</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_twi.html#a38fe66b35890684b53be3b9cf439a945">   68</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_twi.html#a38fe66b35890684b53be3b9cf439a945">TWI_PTCR</a>;      </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="struct_twi.html#a69122f739fe4694d1fd5b9c2bda46051">   69</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_twi.html#a69122f739fe4694d1fd5b9c2bda46051">TWI_PTSR</a>;      </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;} <a class="code" href="struct_twi.html">Twi</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga328d3bc5d5f0e7932b7c032cbfd0e5d7">   73</a></span>&#160;<span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga7813f2f3303fcc31ea40f2f740e7619c">   74</a></span>&#160;<span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gafcd9b4ac6f2a1a947bfef8ee6ed23ec1">   75</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4d1edde727ae2f2fb8af47bb1fa79f29">   76</a></span>&#160;<span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga5e1d0134643e33cbf772c1ea49506844">   77</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gae016ecef7f10bdcac8de258529b7c0e2">   78</a></span>&#160;<span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaa1085b452d089e822261beef0a9a7401">   79</a></span>&#160;<span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga3d30ed9d14e20f72a7c6d48b30a955d7">   80</a></span>&#160;<span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga865ada341dbd9c7131068634d6d6bd6d">   82</a></span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6c919fb57f076c83b045d50bab01bd70">   83</a></span>&#160;<span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6c0250ea7d21a43e241f069064b26956">   84</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6cd79dde0b74cc7032dfc5b70c5f1752">   85</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga77948985298db0560a8e5da8ae253bce">   86</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaae7da5793118e71b189e0c4b5ddc2b64">   87</a></span>&#160;<span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga152f8f340bea789e835e659e1bc8c40c">   88</a></span>&#160;<span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga528498aa361715cb17138662f7838abc">   89</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga88f13eb71ef9f54331a541243f165107">   90</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga934cd5257139e42faaf817c82f3b22b1">   91</a></span>&#160;<span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga984a2cf0d8e1f07723f7cf1b8a99bc60">   93</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaa4dc3b219e287d8c3599a0cc84ac436a">   94</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4774fdfe66c0c733591e6ec2b6d3a1e3">   95</a></span>&#160;<span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4591adf353c950796602251d91abeefd">   97</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga789e6603396f527deb766cde44fdccda">   98</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4dd02f9105aeb7350f486141052bbd98">   99</a></span>&#160;<span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga55cc5e0cce44cfc1e2a5a7ef1df82c11">  101</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga3b9ec780afa7fda9fa4034c5a5a37eed">  102</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga7798a5d3fbe74405f731f3d4a8a1f1dc">  103</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1865ad382ead5c49424a6a6d536df655">  104</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gad635b7873689729ee3664db3ac3ed6cc">  105</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga29555688e42edbc047c0305d7453f5b3">  106</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gad80c9bc6f9a57fe14972c9eeb5655766">  107</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4788bc8f57fd4de8720e5995622ea6f2">  108</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gae88c33f1c8b4366a9239aa58f7b408af">  109</a></span>&#160;<span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga22a19ea7376d60d8e2623b4615446d46">  111</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga24bcf32b00d0cf9a5b599bbb09f30d41">  112</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4d5780bb4ff0377fe6d248a48059ec1a">  113</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga900dd1401405038764f92239a17555ed">  114</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gab17b163d91a251db9eaad6f382a400bb">  115</a></span>&#160;<span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga40ea0eb279f1eeb0dc9ee66ea31969a6">  116</a></span>&#160;<span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gae99ccfffb2b606f829047c03928d680d">  117</a></span>&#160;<span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga52a8fd87b6a50a887672358c1abd5e29">  118</a></span>&#160;<span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gad1f7da921bc96eba15f148fe0112742b">  119</a></span>&#160;<span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6643e03253b90419c10d561ea86b057b">  120</a></span>&#160;<span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6c992458ee07ab39ec7a1e70f5735d30">  121</a></span>&#160;<span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga526be7eeb1482fe956aef44e3b557bec">  122</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga05e5d9ce45a1ca77e012ce77da9b77c3">  123</a></span>&#160;<span class="preprocessor">#define TWI_SR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gada39a180222b4f215549c9d8915fcfa7">  124</a></span>&#160;<span class="preprocessor">#define TWI_SR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gadc86a40605a425d6febdb7e8b880e098">  125</a></span>&#160;<span class="preprocessor">#define TWI_SR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gabe91bd63eabf3d0442e69b6e278f71cf">  127</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4ff57ed06330643201152f6e004a8f7b">  128</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gac2d04ec4cb7382f83bfed81885e3561c">  129</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gad2b4f2bb27d0fbce74de17018968b905">  130</a></span>&#160;<span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1a9167b52a89c9b7799e76bbbf6e9bba">  131</a></span>&#160;<span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga84481db6f9940ae8e19212b3e99d28da">  132</a></span>&#160;<span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gafa50ff0480e16b88a9777045297008b3">  133</a></span>&#160;<span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gab5474b90b502445492351944210a3775">  134</a></span>&#160;<span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga38c6e3b71accb584497615f144ed93f1">  135</a></span>&#160;<span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga927f7d303ac1be5383f7d9e391e8ab82">  136</a></span>&#160;<span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaeaab58c0088ea8e9d34b625564adb303">  137</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gac34d8262171be93c480698e2bd27e3a8">  138</a></span>&#160;<span class="preprocessor">#define TWI_IER_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1bc1e9397f04b171bb1439af74126273">  139</a></span>&#160;<span class="preprocessor">#define TWI_IER_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga52e0678293eff665c97cbd18a0a7b02b">  140</a></span>&#160;<span class="preprocessor">#define TWI_IER_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga79586ee38590062cba4857f00f1ad216">  142</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga33fdfa247ae24f54da97d51279e293d3">  143</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4ebf50bae652d149c7b0b544fa73c355">  144</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga80ac7874c6815e8356543300efe5c0a5">  145</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaadce83eba76e1561be28d132aefb99dd">  146</a></span>&#160;<span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gac6da1ba52ba0e4a19122ef6fcb6b98f6">  147</a></span>&#160;<span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gada8fbe2c14f56d7c2853dfa87872bbf3">  148</a></span>&#160;<span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1628dd81b7f7a5dcc902df6a92805d40">  149</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga79792170e450f5e30207153e0b8636aa">  150</a></span>&#160;<span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga216e1727564bec1dcb9cf1f822b7a424">  151</a></span>&#160;<span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga09e575ae33dbbd14c2234e1503389f9b">  152</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaf19437980c74c64f2a548f9be738263d">  153</a></span>&#160;<span class="preprocessor">#define TWI_IDR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gab5e45024419ede0627780803764528c7">  154</a></span>&#160;<span class="preprocessor">#define TWI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gab259a600a0b39ba94a76489f224eefdd">  155</a></span>&#160;<span class="preprocessor">#define TWI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga638e11531b0f15082fc105d3fbd84e1f">  157</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaace20cc7ecf71d1bc98542cd10a79182">  158</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga05ec56e70f339d9f36c34ff49396706a">  159</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga3e420e622256d29006015a54fc39930d">  160</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga57cff31c9bf6f8803351e75449737f83">  161</a></span>&#160;<span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga90c16d0fd8417245251cbeb133d9a7f3">  162</a></span>&#160;<span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6feab98a39516f4faeba24399ef23a33">  163</a></span>&#160;<span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga470590d5320c6d9eb130af3f39a91507">  164</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga44d90c37d610d9eccf7593c5ac5acad4">  165</a></span>&#160;<span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gae411ee03985c4ce1bbd0fb33e28d8fc8">  166</a></span>&#160;<span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga6255aa5657e8795199da768066c53d4e">  167</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDRX (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaabfe80df679dcbb44930d56e13161d38">  168</a></span>&#160;<span class="preprocessor">#define TWI_IMR_ENDTX (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga572346ae56384908ac23ac6c5468e65d">  169</a></span>&#160;<span class="preprocessor">#define TWI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gacd93e373be24176c9ce4a1bbe5871ed6">  170</a></span>&#160;<span class="preprocessor">#define TWI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gacc248a726b6f0dbf0e0386624ad8d7a2">  172</a></span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga65f25d9a497aa138600ee37bc9ca42be">  173</a></span>&#160;<span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1f009a2ddabe48dc4bc00087e6de475d">  175</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga9de59c0aeb870d3d6cfe7e5ceea46289">  176</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gabf4a1d192a20e48bd226a156cf323f9c">  177</a></span>&#160;<span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1d943eee937aa57da111a88a9c5620b9">  179</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4a634ce228b5ca2a8f96fce82a8a3c78">  180</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga781c346f7c7f5bf9a496a77337104ffe">  181</a></span>&#160;<span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga8d5c2616de230b6dcc44db54a788c7ce">  183</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga17f1ab7031d07b9c96ad090b03be4b62">  184</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR_Msk (0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga05b001f78e6edadbe453de7c0ac711d0">  185</a></span>&#160;<span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga8390753cbcafdec07a84efec4a1e1e0f">  187</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga594c0835208faabd92bfeeae202d90a3">  188</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga4e8688111a433c77c5a3a2bcb8abc365">  189</a></span>&#160;<span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga370b3838a81400c026b2a3e42d7dc1a2">  191</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga7b37bc7acd2e32d6faa1005551cc51bc">  192</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR_Msk (0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1625cda6002c3caafe74def3fda99a47">  193</a></span>&#160;<span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaa7d93b002de912ae5eedc13892441212">  195</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gab24c0a1f007ade924f25d72791444264">  196</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga9d9c912e8ca8ef7aa745aa94c0fb0c3a">  197</a></span>&#160;<span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gacf1bb3dce53f12e18ed8a8aff796a343">  199</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga584fa4f455d3945f91339b174030a551">  200</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gac04478927b2c3cbbb6d64421047039c4">  201</a></span>&#160;<span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga0caca73698537f2c15e3a3005b2d725a">  203</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga073a478ce113977f19cfad44a0e9daaf">  204</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gae22fb7ae440ac44b1a70dc1a91e1a7ac">  205</a></span>&#160;<span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gaf0cd3e8d93bdd796387cbe889cd19ef3">  207</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga7d3fbc8d0c7fbeb73717fd91b225bfc8">  208</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga33bcad0223e531e599c9e19666c33a5e">  209</a></span>&#160;<span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga557b0ebdfceee76135cc67cdc284bf20">  211</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga8da797c7bae6c45d007c5e0c7c62474b">  212</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga2cb9ad4e52b1e62d2bb89cfbc69333a7">  213</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#ga1f18ac8da479b72f796fa84ce6a35b58">  214</a></span>&#160;<span class="preprocessor">#define TWI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gadb29419def41292adc89a092f6bad11c">  216</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___t_w_i.html#gac67dd5b1c94b7c822c8a8744a51c4321">  217</a></span>&#160;<span class="preprocessor">#define TWI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_TWI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_twi_html_ad8fed1704d98cd65ade470687b257764"><div class="ttname"><a href="struct_twi.html#ad8fed1704d98cd65ade470687b257764">Twi::TWI_RNPR</a></div><div class="ttdeci">RwReg TWI_RNPR</div><div class="ttdoc">(Twi Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00064">component_twi.h:64</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_twi_html_a5995e4b4fd504171e3161be0b7d3d7ba"><div class="ttname"><a href="struct_twi.html#a5995e4b4fd504171e3161be0b7d3d7ba">Twi::TWI_TNPR</a></div><div class="ttdeci">RwReg TWI_TNPR</div><div class="ttdoc">(Twi Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00066">component_twi.h:66</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_twi_html_a51ca38aaed628f9c039e0b6907a843d9"><div class="ttname"><a href="struct_twi.html#a51ca38aaed628f9c039e0b6907a843d9">Twi::TWI_RHR</a></div><div class="ttdeci">RoReg TWI_RHR</div><div class="ttdoc">(Twi Offset: 0x30) Receive Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00057">component_twi.h:57</a></div></div>
<div class="ttc" id="struct_twi_html_a353f607d5bb080271e34c41ecac94a03"><div class="ttname"><a href="struct_twi.html#a353f607d5bb080271e34c41ecac94a03">Twi::TWI_IMR</a></div><div class="ttdeci">RoReg TWI_IMR</div><div class="ttdoc">(Twi Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00056">component_twi.h:56</a></div></div>
<div class="ttc" id="struct_twi_html"><div class="ttname"><a href="struct_twi.html">Twi</a></div><div class="ttdoc">Twi hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00046">component_twi.h:46</a></div></div>
<div class="ttc" id="struct_twi_html_aaa62472350dea944422c1aacacbceef4"><div class="ttname"><a href="struct_twi.html#aaa62472350dea944422c1aacacbceef4">Twi::TWI_CWGR</a></div><div class="ttdeci">RwReg TWI_CWGR</div><div class="ttdoc">(Twi Offset: 0x10) Clock Waveform Generator Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00051">component_twi.h:51</a></div></div>
<div class="ttc" id="struct_twi_html_a6fe75fcda14d8b0d3536053f85dd3627"><div class="ttname"><a href="struct_twi.html#a6fe75fcda14d8b0d3536053f85dd3627">Twi::TWI_TNCR</a></div><div class="ttdeci">RwReg TWI_TNCR</div><div class="ttdoc">(Twi Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00067">component_twi.h:67</a></div></div>
<div class="ttc" id="struct_twi_html_ac0b31b6e18cf8b6f529768bb2192fabf"><div class="ttname"><a href="struct_twi.html#ac0b31b6e18cf8b6f529768bb2192fabf">Twi::TWI_THR</a></div><div class="ttdeci">WoReg TWI_THR</div><div class="ttdoc">(Twi Offset: 0x34) Transmit Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00058">component_twi.h:58</a></div></div>
<div class="ttc" id="struct_twi_html_a2e6cbf614588f82da6493e1d7c324c93"><div class="ttname"><a href="struct_twi.html#a2e6cbf614588f82da6493e1d7c324c93">Twi::TWI_IER</a></div><div class="ttdeci">WoReg TWI_IER</div><div class="ttdoc">(Twi Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00054">component_twi.h:54</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_twi_html_a419876d39763a67dc029ff1d3c70b220"><div class="ttname"><a href="struct_twi.html#a419876d39763a67dc029ff1d3c70b220">Twi::TWI_SMR</a></div><div class="ttdeci">RwReg TWI_SMR</div><div class="ttdoc">(Twi Offset: 0x08) Slave Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00049">component_twi.h:49</a></div></div>
<div class="ttc" id="struct_twi_html_ac754e29be382cfa74dcd82fb630c8583"><div class="ttname"><a href="struct_twi.html#ac754e29be382cfa74dcd82fb630c8583">Twi::TWI_TCR</a></div><div class="ttdeci">RwReg TWI_TCR</div><div class="ttdoc">(Twi Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00063">component_twi.h:63</a></div></div>
<div class="ttc" id="struct_twi_html_a96711cf2e5a3f32959d3b8ac9bf481c6"><div class="ttname"><a href="struct_twi.html#a96711cf2e5a3f32959d3b8ac9bf481c6">Twi::TWI_RCR</a></div><div class="ttdeci">RwReg TWI_RCR</div><div class="ttdoc">(Twi Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00061">component_twi.h:61</a></div></div>
<div class="ttc" id="struct_twi_html_af19f2dbccf4d5817372d3ddc02bc3651"><div class="ttname"><a href="struct_twi.html#af19f2dbccf4d5817372d3ddc02bc3651">Twi::TWI_RNCR</a></div><div class="ttdeci">RwReg TWI_RNCR</div><div class="ttdoc">(Twi Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00065">component_twi.h:65</a></div></div>
<div class="ttc" id="struct_twi_html_a38fe66b35890684b53be3b9cf439a945"><div class="ttname"><a href="struct_twi.html#a38fe66b35890684b53be3b9cf439a945">Twi::TWI_PTCR</a></div><div class="ttdeci">WoReg TWI_PTCR</div><div class="ttdoc">(Twi Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00068">component_twi.h:68</a></div></div>
<div class="ttc" id="struct_twi_html_a69122f739fe4694d1fd5b9c2bda46051"><div class="ttname"><a href="struct_twi.html#a69122f739fe4694d1fd5b9c2bda46051">Twi::TWI_PTSR</a></div><div class="ttdeci">RoReg TWI_PTSR</div><div class="ttdoc">(Twi Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00069">component_twi.h:69</a></div></div>
<div class="ttc" id="struct_twi_html_aaf56555c97f410b1668214a8abb1608e"><div class="ttname"><a href="struct_twi.html#aaf56555c97f410b1668214a8abb1608e">Twi::TWI_TPR</a></div><div class="ttdeci">RwReg TWI_TPR</div><div class="ttdoc">(Twi Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00062">component_twi.h:62</a></div></div>
<div class="ttc" id="struct_twi_html_a40b1a7791da3d1974d05a378c46d81e7"><div class="ttname"><a href="struct_twi.html#a40b1a7791da3d1974d05a378c46d81e7">Twi::TWI_IADR</a></div><div class="ttdeci">RwReg TWI_IADR</div><div class="ttdoc">(Twi Offset: 0x0C) Internal Address Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00050">component_twi.h:50</a></div></div>
<div class="ttc" id="struct_twi_html_a76da5ed48944b9fe9cb3499044939ea3"><div class="ttname"><a href="struct_twi.html#a76da5ed48944b9fe9cb3499044939ea3">Twi::TWI_IDR</a></div><div class="ttdeci">WoReg TWI_IDR</div><div class="ttdoc">(Twi Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00055">component_twi.h:55</a></div></div>
<div class="ttc" id="struct_twi_html_a5b47330e59f8688288e934383b65772c"><div class="ttname"><a href="struct_twi.html#a5b47330e59f8688288e934383b65772c">Twi::TWI_SR</a></div><div class="ttdeci">RoReg TWI_SR</div><div class="ttdoc">(Twi Offset: 0x20) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00053">component_twi.h:53</a></div></div>
<div class="ttc" id="struct_twi_html_a88da0154df8c5b2683c0e07f7c33930e"><div class="ttname"><a href="struct_twi.html#a88da0154df8c5b2683c0e07f7c33930e">Twi::TWI_CR</a></div><div class="ttdeci">WoReg TWI_CR</div><div class="ttdoc">(Twi Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00047">component_twi.h:47</a></div></div>
<div class="ttc" id="struct_twi_html_a960321463c19c35b3e8e06e194d6a7eb"><div class="ttname"><a href="struct_twi.html#a960321463c19c35b3e8e06e194d6a7eb">Twi::TWI_RPR</a></div><div class="ttdeci">RwReg TWI_RPR</div><div class="ttdoc">(Twi Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00060">component_twi.h:60</a></div></div>
<div class="ttc" id="struct_twi_html_abffc6a8ef743cfc2e955fd2e52cdc56a"><div class="ttname"><a href="struct_twi.html#abffc6a8ef743cfc2e955fd2e52cdc56a">Twi::TWI_MMR</a></div><div class="ttdeci">RwReg TWI_MMR</div><div class="ttdoc">(Twi Offset: 0x04) Master Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__twi_8h_source.html#l00048">component_twi.h:48</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
