<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values</title>
</head>
<body>
<h1 id="movaps-move-aligned-packed-single-precision-floating-point-values">MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>0F 28 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Move packed single-precision floating-point MOVAPS xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>0F 29 /r</td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE</td>
	<td>Move packed single-precision floating-point MOVAPS xmm2/m128, xmm1</td>
</tr>
<tr>
	<td>VEX.128.0F.WIG 28 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed single-precision floatingVMOVAPS xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.128.0F.WIG 29 /r</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed single-precision floatingVMOVAPS xmm2/m128, xmm1</td>
</tr>
<tr>
	<td>VEX.256.0F.WIG 28 /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed single-precision floatingVMOVAPS ymm1, ymm2/m256</td>
</tr>
<tr>
	<td>VEX.256.0F.WIG 29 /r VMOVAPS ymm2/m256, ymm1</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed single-precision floatingpoint values from ymm1 to ymm2/mem.</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Moves 4 or8 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand,the operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary or a general-protection exception (#GP) will be generated.</p><p>To move single-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPS instruction.</p><p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. 128-bit versions:Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floatingpoint values to and from unaligned memory locations, use the VMOVUPS instruction. 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version:Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.</p><h2 id="operation">Operation</h2>
<pre>MOVAPS (128-bit load- and register-copy- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVAPS (128-bit store form)
DEST[127:0] ← SRC[127:0]
VMOVAPS (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] ← 0
VMOVAPS (VEX.256 encoded version)
DEST[255:0] ← SRC[255:0]
</pre><h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVAPS:</td>
	<td>__m128 _mm_load_ps (float const * p);</td>
</tr>
<tr>
	<td>MOVAPS:</td>
	<td>_mm_store_ps(float * p, __m128 a);</td>
</tr>
<tr>
	<td>VMOVAPS:</td>
	<td>__m256 _mm256_load_ps (float const * p);</td>
</tr>
<tr>
	<td>VMOVAPS:</td>
	<td>_mm256_store_ps(float * p, __m256 a);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p><h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 1.SSE; additionally</p><table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
