

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Sat Jun 29 19:43:03 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Col_Loop_puf_2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.538|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2497|  2497|  2497|  2497|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  2496|  2496|        32|          -|          -|    78|    no    |
        | + Col_Loop             |    29|    29|         6|          4|          1|     6|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.10>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [maxpool/max_pool.cpp:10]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_9, %Row_Loop_end ]" [maxpool/max_pool.cpp:29]   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 16 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [maxpool/max_pool.cpp:10]   --->   Operation 17 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [maxpool/max_pool.cpp:10]   --->   Operation 18 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 20 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78) nounwind"   --->   Operation 22 'speclooptripcount' 'empty_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln29_8 = select i1 %icmp_ln13, i4 0, i4 %r_0" [maxpool/max_pool.cpp:29]   --->   Operation 24 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln29_9 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 25 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_9 to i11" [maxpool/max_pool.cpp:14]   --->   Operation 26 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_9 to i13" [maxpool/max_pool.cpp:14]   --->   Operation 27 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 29 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_8, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln29_8 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 31 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.49ns)   --->   "%mul_ln36 = mul i8 %zext_ln36, 13" [maxpool/max_pool.cpp:36]   --->   Operation 32 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %shl_ln to i10" [maxpool/max_pool.cpp:29]   --->   Operation 33 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 %zext_ln29, 26" [maxpool/max_pool.cpp:29]   --->   Operation 34 'mul' 'mul_ln29' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 35 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %or_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 36 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.78ns)   --->   "%mul_ln29_1 = mul i10 %zext_ln29_1, 26" [maxpool/max_pool.cpp:29]   --->   Operation 37 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.76ns)   --->   "br label %Col_Loop" [maxpool/max_pool.cpp:16]   --->   Operation 38 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 39 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.80>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%c_0_0 = phi i4 [ 0, %Row_Loop_begin ], [ %add_ln16, %._crit_edge.1.0.0 ]" [maxpool/max_pool.cpp:16]   --->   Operation 40 'phi' 'c_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0_0, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 41 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i5 %shl_ln1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 42 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %zext_ln29_2, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 43 'add' 'add_ln29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 44 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %tmp to i64" [maxpool/max_pool.cpp:29]   --->   Operation 45 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 46 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i11 %tmp_24 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 47 'zext' 'zext_ln29_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.67ns)   --->   "%sub_ln29 = sub i64 %zext_ln29_3, %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 48 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %sub_ln29 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 49 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.96ns)   --->   "%or_ln29_14 = or i3 %trunc_ln29, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 50 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_25 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %sub_ln29, i32 3, i32 63)" [maxpool/max_pool.cpp:29]   --->   Operation 51 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_25, i3 %or_ln29_14)" [maxpool/max_pool.cpp:29]   --->   Operation 52 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %tmp_26" [maxpool/max_pool.cpp:29]   --->   Operation 53 'getelementptr' 'conv_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 54 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln16 = or i4 %c_0_0, 1" [maxpool/max_pool.cpp:16]   --->   Operation 55 'or' 'or_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %or_ln16, -3" [maxpool/max_pool.cpp:16]   --->   Operation 56 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln27_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %or_ln16, i1 false)" [maxpool/max_pool.cpp:27]   --->   Operation 57 'bitconcatenate' 'shl_ln27_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i5 %shl_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 58 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln29_7 = add i10 %zext_ln29_12, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 59 'add' 'add_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_7, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 60 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_7, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 61 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i11 %tmp_31 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 62 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_4 = sub i13 %p_shl18_cast, %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 63 'sub' 'sub_ln29_4' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_8 = add i13 %zext_ln14_1, %sub_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 64 'add' 'add_ln29_8' <Predicate = (!icmp_ln16)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i13 %add_ln29_8 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 65 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 66 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 67 'load' 'conv_out_load_4' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 8.80>
ST_4 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i10 %zext_ln29_2, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 68 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 69 'load' 'conv_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 70 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 70 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 71 'or' 'or_ln27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i5 %or_ln27 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln29_3 = add i10 %zext_ln29_7, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 73 'add' 'add_ln29_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_3, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 74 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_3, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 75 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i11 %tmp_28 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 76 'zext' 'zext_ln29_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl4_cast, %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 77 'sub' 'sub_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i13 %zext_ln14_1, %sub_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 78 'add' 'add_ln29_4' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %add_ln29_4 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 79 'zext' 'zext_ln29_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 80 'getelementptr' 'conv_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.73ns)   --->   "%add_ln29_5 = add i10 %zext_ln29_7, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 81 'add' 'add_ln29_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 82 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 83 [1/1] (1.73ns)   --->   "%add_ln29_9 = add i10 %zext_ln29_12, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 83 'add' 'add_ln29_9' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 84 'load' 'conv_out_load_4' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 85 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 85 'fcmp' 'tmp_14' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln27_1 = or i5 %shl_ln27_1, 1" [maxpool/max_pool.cpp:27]   --->   Operation 86 'or' 'or_ln27_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i5 %or_ln27_1 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 87 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%add_ln29_11 = add i10 %zext_ln29_17, %mul_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 88 'add' 'add_ln29_11' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_11, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 89 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_11, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 90 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln29_18 = zext i11 %tmp_33 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 91 'zext' 'zext_ln29_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_6 = sub i13 %p_shl14_cast, %zext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 92 'sub' 'sub_ln29_6' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_12 = add i13 %zext_ln14_1, %sub_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 93 'add' 'add_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln29_19 = zext i13 %add_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 94 'zext' 'zext_ln29_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 95 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln29_13 = add i10 %zext_ln29_17, %mul_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 96 'add' 'add_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 97 'load' 'conv_out_load_5' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 11.8>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_1, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 98 'bitconcatenate' 'p_shl6_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_27 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_1, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 99 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %tmp_27 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 100 'zext' 'zext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl6_cast, %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 101 'sub' 'sub_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i13 %zext_ln14_1, %sub_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 102 'add' 'add_ln29_2' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %add_ln29_2 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 103 'zext' 'zext_ln29_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 104 'getelementptr' 'conv_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 105 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 106 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 107 'trunc' 'trunc_ln29_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_3, -1" [maxpool/max_pool.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_1, 0" [maxpool/max_pool.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln29_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 110 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 111 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_4" [maxpool/max_pool.cpp:29]   --->   Operation 112 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_out_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 113 'select' 'select_ln29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 114 'load' 'conv_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 115 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 115 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 116 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_9, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 117 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_9, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 118 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i11 %tmp_32 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 119 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_5 = sub i13 %p_shl16_cast, %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 120 'sub' 'sub_ln29_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_10 = add i13 %zext_ln14_1, %sub_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 121 'add' 'add_ln29_10' <Predicate = (!icmp_ln16)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i13 %add_ln29_10 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 122 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 123 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 124 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 125 'partselect' 'tmp_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 126 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_13, -1" [maxpool/max_pool.cpp:29]   --->   Operation 127 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 128 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 129 'or' 'or_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 130 'fcmp' 'tmp_14' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_14" [maxpool/max_pool.cpp:29]   --->   Operation 131 'and' 'and_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %conv_out_load_4, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 132 'select' 'select_ln29_4' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 133 'load' 'conv_out_load_5' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 134 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 134 'fcmp' 'tmp_17' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 135 'load' 'conv_out_load_6' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_5, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 136 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_29 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_5, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 137 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i11 %tmp_29 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 138 'zext' 'zext_ln29_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl2_cast, %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 139 'sub' 'sub_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i13 %zext_ln14_1, %sub_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 140 'add' 'add_ln29_6' <Predicate = true> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %add_ln29_6 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 141 'zext' 'zext_ln29_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 142 'getelementptr' 'conv_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 143 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 144 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 145 'trunc' 'trunc_ln29_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 146 'bitcast' 'bitcast_ln29_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 147 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 148 'trunc' 'trunc_ln29_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 149 'icmp' 'icmp_ln29_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_2, 0" [maxpool/max_pool.cpp:29]   --->   Operation 150 'icmp' 'icmp_ln29_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 151 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_6, -1" [maxpool/max_pool.cpp:29]   --->   Operation 152 'icmp' 'icmp_ln29_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_3, 0" [maxpool/max_pool.cpp:29]   --->   Operation 153 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 154 'or' 'or_ln29_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 155 'and' 'and_ln29_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 156 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_7" [maxpool/max_pool.cpp:29]   --->   Operation 157 'and' 'and_ln29_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 158 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 159 'load' 'conv_out_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 160 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 160 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 161 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i4 %c_0_0 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 162 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %zext_ln36_1, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 163 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_13, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 164 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_13, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 165 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln29_20 = zext i11 %tmp_34 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 166 'zext' 'zext_ln29_20' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_7 = sub i13 %p_shl12_cast, %zext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 167 'sub' 'sub_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i13 %zext_ln14_1, %sub_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 168 'add' 'add_ln29_14' <Predicate = (!icmp_ln16)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln29_21 = zext i13 %add_ln29_14 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 169 'zext' 'zext_ln29_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 170 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 171 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 172 'partselect' 'tmp_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 173 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 174 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 175 'partselect' 'tmp_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 176 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 177 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 178 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 179 'or' 'or_ln29_8' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_16, -1" [maxpool/max_pool.cpp:29]   --->   Operation 180 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 181 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 182 'or' 'or_ln29_9' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 183 'and' 'and_ln29_8' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 184 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 184 'fcmp' 'tmp_17' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_17" [maxpool/max_pool.cpp:29]   --->   Operation 185 'and' 'and_ln29_9' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 186 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %conv_out_load_5, float %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 186 'select' 'select_ln29_5' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 187 [1/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 187 'load' 'conv_out_load_6' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 188 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 188 'fcmp' 'tmp_20' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [2/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 189 'load' 'conv_out_load_7' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 190 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 2, %c_0_0" [maxpool/max_pool.cpp:16]   --->   Operation 190 'add' 'add_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 12.5>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 191 'bitcast' 'bitcast_ln29_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 192 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 193 'trunc' 'trunc_ln29_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 194 'bitcast' 'bitcast_ln29_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 195 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 196 'trunc' 'trunc_ln29_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 197 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_4, 0" [maxpool/max_pool.cpp:29]   --->   Operation 198 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 199 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_9, -1" [maxpool/max_pool.cpp:29]   --->   Operation 200 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_5, 0" [maxpool/max_pool.cpp:29]   --->   Operation 201 'icmp' 'icmp_ln29_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 202 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 203 'and' 'and_ln29_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 204 'fcmp' 'tmp_s' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_s" [maxpool/max_pool.cpp:29]   --->   Operation 205 'and' 'and_ln29_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_out_load_2, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 206 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 207 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 207 'load' 'conv_out_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 208 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 208 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 209 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 210 'partselect' 'tmp_18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 211 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 212 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 213 'partselect' 'tmp_19' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 214 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_18, -1" [maxpool/max_pool.cpp:29]   --->   Operation 215 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 216 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 217 'or' 'or_ln29_10' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_19, -1" [maxpool/max_pool.cpp:29]   --->   Operation 218 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 219 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 220 'or' 'or_ln29_11' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 221 'and' 'and_ln29_10' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 222 'fcmp' 'tmp_20' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_20" [maxpool/max_pool.cpp:29]   --->   Operation 223 'and' 'and_ln29_11' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %conv_out_load_6, float %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 224 'select' 'select_ln29_6' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 225 [1/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 225 'load' 'conv_out_load_7' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 226 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 226 'fcmp' 'tmp_23' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.3>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 227 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:17]   --->   Operation 228 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [maxpool/max_pool.cpp:18]   --->   Operation 229 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 230 'bitcast' 'bitcast_ln29_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 231 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 232 'trunc' 'trunc_ln29_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 233 'bitcast' 'bitcast_ln29_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 234 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 235 'trunc' 'trunc_ln29_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 236 'icmp' 'icmp_ln29_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_6, 0" [maxpool/max_pool.cpp:29]   --->   Operation 237 'icmp' 'icmp_ln29_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 238 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_11, -1" [maxpool/max_pool.cpp:29]   --->   Operation 239 'icmp' 'icmp_ln29_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_7, 0" [maxpool/max_pool.cpp:29]   --->   Operation 240 'icmp' 'icmp_ln29_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 241 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 242 'and' 'and_ln29_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 243 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_12" [maxpool/max_pool.cpp:29]   --->   Operation 244 'and' 'and_ln29_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_out_load_3, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 245 'select' 'select_ln29_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 246 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 247 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i9 %tmp_30 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 248 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36 = sub i11 %p_shl_cast, %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 249 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 250 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_1 = add i11 %zext_ln14, %sub_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 250 'add' 'add_ln36_1' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i11 %add_ln36_1 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 251 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 252 'getelementptr' 'max_pool_out_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 253 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [maxpool/max_pool.cpp:37]   --->   Operation 254 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 255 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %._crit_edge.1.0.0" [maxpool/max_pool.cpp:16]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 257 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 258 'partselect' 'tmp_21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 259 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 260 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 261 'partselect' 'tmp_22' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 262 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 263 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 264 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 265 'or' 'or_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_22, -1" [maxpool/max_pool.cpp:29]   --->   Operation 266 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 267 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 268 'or' 'or_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 269 'and' 'and_ln29_12' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 270 'fcmp' 'tmp_23' <Predicate = (!icmp_ln16)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_23" [maxpool/max_pool.cpp:29]   --->   Operation 271 'and' 'and_ln29_13' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 272 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %conv_out_load_7, float %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 272 'select' 'select_ln29_7' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %or_ln16 to i8" [maxpool/max_pool.cpp:36]   --->   Operation 273 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (1.91ns)   --->   "%add_ln36_2 = add i8 %zext_ln36_4, %mul_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 274 'add' 'add_ln36_2' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln36_2, i3 0)" [maxpool/max_pool.cpp:36]   --->   Operation 275 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln36_2, i1 false)" [maxpool/max_pool.cpp:36]   --->   Operation 276 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i9 %tmp_35 to i11" [maxpool/max_pool.cpp:36]   --->   Operation 277 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_1 = sub i11 %p_shl10_cast, %zext_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 278 'sub' 'sub_ln36_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 279 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln36_3 = add i11 %zext_ln14, %sub_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 279 'add' 'add_ln36_3' <Predicate = (!icmp_ln16)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i11 %add_ln36_3 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 280 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_6" [maxpool/max_pool.cpp:36]   --->   Operation 281 'getelementptr' 'max_pool_out_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 282 'store' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "br label %Col_Loop" [maxpool/max_pool.cpp:16]   --->   Operation 283 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.73>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 284 'specregionend' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln29_8, 1" [maxpool/max_pool.cpp:13]   --->   Operation 285 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:13]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', maxpool/max_pool.cpp:10) with incoming values : ('add_ln10', maxpool/max_pool.cpp:10) [8]  (1.77 ns)

 <State 2>: 6.11ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [10]  (0 ns)
	'icmp' operation ('icmp_ln13', maxpool/max_pool.cpp:13) [18]  (1.3 ns)
	'select' operation ('select_ln29_8', maxpool/max_pool.cpp:29) [19]  (1.02 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [29]  (3.78 ns)

 <State 3>: 8.8ns
The critical path consists of the following:
	'phi' operation ('c_0_0', maxpool/max_pool.cpp:16) with incoming values : ('add_ln16', maxpool/max_pool.cpp:16) [35]  (0 ns)
	'or' operation ('or_ln16', maxpool/max_pool.cpp:16) [150]  (0 ns)
	'add' operation ('add_ln29_7', maxpool/max_pool.cpp:29) [157]  (1.73 ns)
	'sub' operation ('sub_ln29_4', maxpool/max_pool.cpp:29) [161]  (0 ns)
	'add' operation ('add_ln29_8', maxpool/max_pool.cpp:29) [162]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_4', maxpool/max_pool.cpp:29) [164]  (0 ns)
	'load' operation ('conv_out_load_4', maxpool/max_pool.cpp:29) on array 'conv_out' [173]  (3.25 ns)

 <State 4>: 8.8ns
The critical path consists of the following:
	'or' operation ('or_ln27', maxpool/max_pool.cpp:27) [70]  (0 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [72]  (1.73 ns)
	'sub' operation ('sub_ln29_2', maxpool/max_pool.cpp:29) [76]  (0 ns)
	'add' operation ('add_ln29_4', maxpool/max_pool.cpp:29) [77]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [79]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [88]  (3.25 ns)

 <State 5>: 11.8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', maxpool/max_pool.cpp:29) [67]  (5.43 ns)
	'and' operation ('and_ln29', maxpool/max_pool.cpp:29) [68]  (0 ns)
	'select' operation ('select_ln29', maxpool/max_pool.cpp:29) [69]  (0.978 ns)
	'fcmp' operation ('tmp_7', maxpool/max_pool.cpp:29) [102]  (5.43 ns)

 <State 6>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_7', maxpool/max_pool.cpp:29) [102]  (5.43 ns)
	'and' operation ('and_ln29_2', maxpool/max_pool.cpp:29) [103]  (0.978 ns)
	'select' operation ('select_ln29_1', maxpool/max_pool.cpp:29) [104]  (0.698 ns)
	'fcmp' operation ('tmp_s', maxpool/max_pool.cpp:29) [119]  (5.43 ns)

 <State 7>: 12.5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', maxpool/max_pool.cpp:29) [119]  (5.43 ns)
	'and' operation ('and_ln29_4', maxpool/max_pool.cpp:29) [120]  (0.978 ns)
	'select' operation ('select_ln29_2', maxpool/max_pool.cpp:29) [121]  (0.698 ns)
	'fcmp' operation ('tmp_12', maxpool/max_pool.cpp:29) [136]  (5.43 ns)

 <State 8>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', maxpool/max_pool.cpp:29) [136]  (5.43 ns)
	'and' operation ('and_ln29_6', maxpool/max_pool.cpp:29) [137]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [138]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_3', maxpool/max_pool.cpp:29 on array 'max_pool_out' [148]  (3.25 ns)

 <State 9>: 1.74ns
The critical path consists of the following:
	'add' operation ('r', maxpool/max_pool.cpp:13) [266]  (1.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
