#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jun  1 22:44:25 2025
# Process ID: 8400
# Current directory: D:/FPGA/PE_array/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17008 D:\FPGA\PE_array\project_1\project_1.xpr
# Log file: D:/FPGA/PE_array/project_1/vivado.log
# Journal file: D:/FPGA/PE_array/project_1\vivado.jou
# Running On: DESKTOP-HEQPM12, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34128 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PE_array/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
connect_bd_net [get_bd_pins axi_gpio_12/gpio_io_o] [get_bd_pins Controller_0/GLB_data]
connect_bd_net [get_bd_pins axi_gpio_11/gpio_io_o] [get_bd_pins Controller_0/GLB]
set_property location {5 2027 -275} [get_bd_cells Controller_0]
connect_bd_net [get_bd_pins axi_gpio_7/gpio_io_o] [get_bd_pins Controller_0/LN]
connect_bd_net [get_bd_pins axi_gpio_8/gpio_io_o] [get_bd_pins Controller_0/PE0]
connect_bd_net [get_bd_pins axi_gpio_9/gpio_io_o] [get_bd_pins Controller_0/PE1]
connect_bd_net [get_bd_pins axi_gpio_10/gpio_io_o] [get_bd_pins Controller_0/tag]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_7/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_7/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_8/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_8/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_9/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_9/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_10/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_10/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_11/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_11/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_12/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_12/S_AXI]
endgroup
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
