;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 146
	SUB @-127, 100
	SUB 1, <-1
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-120
	SUB -207, <-120
	SLT 721, 0
	MOV -7, <-20
	MOV -1, <-620
	SUB -207, <-120
	SUB @127, 106
	CMP 2, @500
	SUB @-127, 100
	ADD 270, 60
	MOV -7, <-20
	CMP -207, 22
	CMP #720, 1
	SUB @-127, 100
	SUB 0, @520
	CMP -207, 22
	CMP -207, 22
	CMP -207, <-120
	SLT @837, 100
	SUB @-127, 100
	SUB @0, @2
	ADD 670, <1
	SUB -72, 0
	CMP @-10, 0
	CMP @-10, 0
	SUB @-127, 100
	SLT @83, @10
	SUB @-127, 100
	SUB 0, <-850
	SUB #73, <220
	SUB #73, <220
	SUB #73, <220
	CMP @83, @10
	SUB -207, @722
	CMP @-127, 100
	SUB 0, @42
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB #73, <221
	SUB @-127, 100
	SUB #73, <221
