# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:38 on Dec 01,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_4x1.sv 
# -- Compiling module mux64_4x1
# -- Compiling module mux64_4x1_testbench
# 
# Top level modules:
# 	mux64_4x1_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:39 on Dec 01,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:16:39 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:16:40 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:40 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:16:41 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:41 on Dec 01,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 15:16:42 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:42 on Dec 01,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 15:16:43 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:43 on Dec 01,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 15:16:43 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:16:43 on Dec 01,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 15:16:43 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64_4x1_testbench 
# Start time: 15:16:44 on Dec 01,2022
# Loading sv_std.std
# Loading work.mux64_4x1_testbench
# Loading work.mux64_4x1
# Loading work.mux_4x1
# Loading work.mux_2x1
# ** Error: Cannot open macro file: mux64_4x1_wave.do
# Error in macro ./runlab.do line 59
# Cannot open macro file: mux64_4x1_wave.do
#     while executing
# "do mux64_4x1_wave.do"
# WARNING: No extended dataflow license exists
add wave -position end  sim:/mux64_4x1_testbench/sel
add wave -position end  sim:/mux64_4x1_testbench/A
add wave -position end  sim:/mux64_4x1_testbench/B
add wave -position end  sim:/mux64_4x1_testbench/C
add wave -position end  sim:/mux64_4x1_testbench/D
add wave -position end  sim:/mux64_4x1_testbench/out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlftbb80ih".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbb80ih
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/haosenli/Desktop/fpga-arm-processor/pipelined_cpu/mux64_4x1_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:15 on Dec 01,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:18:15 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:15 on Dec 01,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:18:15 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_4x1.sv 
# -- Compiling module mux64_4x1
# -- Compiling module mux64_4x1_testbench
# 
# Top level modules:
# 	mux64_4x1_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:16 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:18:16 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:17 on Dec 01,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 15:18:17 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:18:18 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:18 on Dec 01,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 15:18:19 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:19 on Dec 01,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 15:18:20 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:20 on Dec 01,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 15:18:20 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:20 on Dec 01,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 15:18:20 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:18:22 on Dec 01,2022, Elapsed time: 0:01:38
# Errors: 3, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64_4x1_testbench 
# Start time: 15:18:22 on Dec 01,2022
# Loading sv_std.std
# Loading work.mux64_4x1_testbench
# Loading work.mux64_4x1
# Loading work.mux_4x1
# Loading work.mux_2x1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlft56cwkf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft56cwkf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux64_4x1.sv(40)
#    Time: 4 ns  Iteration: 0  Instance: /mux64_4x1_testbench
# Break in Module mux64_4x1_testbench at ./mux64_4x1.sv line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Dec 01,2022
# vlog -reportprogress 300 ./B_cond_decode.sv 
# -- Compiling module B_cond_decode
# -- Compiling module B_cond_decode_testbench
# 
# Top level modules:
# 	B_cond_decode_testbench
# End time: 15:19:08 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:08 on Dec 01,2022
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 15:19:08 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module adder
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./mux_2x1.sv 
# -- Compiling module mux_2x1
# -- Compiling module mux_2x1_testbench
# 
# Top level modules:
# 	mux_2x1_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./mux_4x1.sv 
# -- Compiling module mux_4x1
# 
# Top level modules:
# 	mux_4x1
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./adder_more.sv 
# -- Compiling module adder_more
# 
# Top level modules:
# 	adder_more
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_2x1.sv 
# -- Compiling module mux64_2x1
# -- Compiling module mux64_2x1_testbench
# 
# Top level modules:
# 	mux64_2x1_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./mux64_4x1.sv 
# -- Compiling module mux64_4x1
# -- Compiling module mux64_4x1_testbench
# 
# Top level modules:
# 	mux64_4x1_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./data_ex.sv 
# -- Compiling module data_ex
# -- Compiling module data_ex_testbench
# 
# Top level modules:
# 	data_ex_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:19:09 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:09 on Dec 01,2022
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./enabled_decoder_5x32.sv 
# -- Compiling module enabled_decoder_5x32
# -- Compiling module enabled_decoder_5x32_testbench
# 
# Top level modules:
# 	enabled_decoder_5x32_testbench
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./decoder_3x8.sv 
# -- Compiling module decoder_3x8
# -- Compiling module decoder_3x8_testbench
# 
# Top level modules:
# 	decoder_3x8_testbench
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./mux_8x1.sv 
# -- Compiling module mux_8x1
# 
# Top level modules:
# 	mux_8x1
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./mux_16x1.sv 
# -- Compiling module mux_16x1
# 
# Top level modules:
# 	mux_16x1
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./mux_32x1.sv 
# -- Compiling module mux_32x1
# -- Compiling module mux_32x1_testbench
# 
# Top level modules:
# 	mux_32x1_testbench
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff.sv 
# -- Compiling module d_ff
# 
# Top level modules:
# 	d_ff
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_en.sv 
# -- Compiling module d_ff_en
# -- Compiling module d_ff_en_testbench
# 
# Top level modules:
# 	d_ff_en_testbench
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./d_ff_neg.sv 
# -- Compiling module d_ff_neg
# 
# Top level modules:
# 	d_ff_neg
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./n_dff.sv 
# -- Compiling module n_dff
# 
# Top level modules:
# 	n_dff
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:10 on Dec 01,2022
# vlog -reportprogress 300 ./nn_dff.sv 
# -- Compiling module nn_dff
# 
# Top level modules:
# 	nn_dff
# End time: 15:19:10 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./multiplexor.sv 
# -- Compiling module multiplexor
# -- Compiling module multiplexor_testbench
# 
# Top level modules:
# 	multiplexor_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./data_id.sv 
# -- Compiling module data_id
# -- Compiling module data_id_testbench
# 
# Top level modules:
# 	data_id_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./data_if.sv 
# -- Compiling module data_if
# -- Compiling module data_if_testbench
# 
# Top level modules:
# 	data_if_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# -- Compiling module data_mem_testbench
# 
# Top level modules:
# 	data_mem_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./data_wb.sv 
# -- Compiling module data_wb
# 
# Top level modules:
# 	data_wb
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:11 on Dec 01,2022
# vlog -reportprogress 300 ./instruction_decoder.sv 
# -- Compiling module instruction_decoder
# -- Compiling module instruction_decoder_testbench
# 
# Top level modules:
# 	instruction_decoder_testbench
# End time: 15:19:11 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./mux5_2x1.sv 
# -- Compiling module mux5_2x1
# 
# Top level modules:
# 	mux5_2x1
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./pipelined_cpu.sv 
# -- Compiling module pipelined_cpu
# -- Compiling module pipelined_cpu_testbench
# 
# Top level modules:
# 	pipelined_cpu_testbench
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./alu_flags.sv 
# -- Compiling module alu_flags
# 
# Top level modules:
# 	alu_flags
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./alu_signals.sv 
# -- Compiling module alu_signals
# 
# Top level modules:
# 	alu_signals
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./reg_if_id.sv 
# -- Compiling module reg_if_id
# 
# Top level modules:
# 	reg_if_id
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./reg_id_ex.sv 
# -- Compiling module reg_id_ex
# 
# Top level modules:
# 	reg_id_ex
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./reg_ex_mem.sv 
# -- Compiling module reg_ex_mem
# 
# Top level modules:
# 	reg_ex_mem
# End time: 15:19:12 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:12 on Dec 01,2022
# vlog -reportprogress 300 ./reg_mem_wb.sv 
# -- Compiling module reg_mem_wb
# 
# Top level modules:
# 	reg_mem_wb
# End time: 15:19:13 on Dec 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:13 on Dec 01,2022
# vlog -reportprogress 300 ./forwarding_unit.sv 
# -- Compiling module forwarding_unit
# -- Compiling module forwarding_unit_testbench
# 
# Top level modules:
# 	forwarding_unit_testbench
# End time: 15:19:13 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:19:18 on Dec 01,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux64_4x1_testbench 
# Start time: 15:19:18 on Dec 01,2022
# Loading sv_std.std
# Loading work.mux64_4x1_testbench
# Loading work.mux64_4x1
# Loading work.mux_4x1
# Loading work.mux_2x1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: haose  Hostname: DESKTOP-019MGIS  ProcessID: 88248
#           Attempting to use alternate WLF file "./wlfth8dznj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth8dznj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./mux64_4x1.sv(40)
#    Time: 4 ns  Iteration: 0  Instance: /mux64_4x1_testbench
# Break in Module mux64_4x1_testbench at ./mux64_4x1.sv line 40
# End time: 15:19:30 on Dec 01,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 2
