$date
	Sat Oct 22 22:37:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#418463
b10 !
1"
#418466
b10 &
b10 %
1$
#418467
0"
#418470
b1 &
1#
b1 %
#418474
b0 &
b0 %
0#
0$
#1409717
1"
#1409718
b10 &
b10 %
1$
#1409719
0"
#1409722
b1 &
b1 %
1#
#1409726
b0 &
0#
b0 %
0$
#2502861
b1011 !
1"
#2502862
b1011 &
b1011 %
1$
#2502863
0"
#2502866
b100010 &
b100010 %
#2502870
b10001 &
b10001 %
#2502874
b110100 &
b110100 %
#2502878
b11010 &
b11010 %
#2502882
b1101 &
b1101 %
#2502886
b101000 &
b101000 %
#2502890
b10100 &
b10100 %
#2502894
b1010 &
b1010 %
#2502898
b101 &
b101 %
#2502902
b10000 &
b10000 %
#2502906
b1000 &
b1000 %
#2502910
b100 &
b100 %
#2502914
b10 &
b10 %
#2502918
b1 &
1#
b1 %
#2502922
b0 &
b0 %
0#
0$
#4500012
