library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all; 

Entity Aciertos is 

Port(A0,A1: In std_logic_vector (3 downto 0);
	S: 	Out std_logic);
End Aciertos;

Architecture sol of Aciertos is 
Begin 
end sol;
