Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:11:59 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   106 |
|    Minimum number of control sets                        |   106 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   106 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           21 |
| Yes          | No                    | No                     |            2569 |          631 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------+------------------------------+------------------+----------------+
| Clock Signal |             Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------+------------------------------+------------------+----------------+
|  clk         | fsm4/fsm4_write_en                    |                              |                1 |              2 |
|  clk         | fsm4/E[0]                             |                              |                1 |              2 |
|  clk         | fsm10/i3_write_en                     | fsm10/out_reg[1]_1           |                1 |              2 |
|  clk         | fsm10/i3_write_en                     |                              |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                    |                              |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                    |                              |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                    |                              |                2 |              2 |
|  clk         | fsm6/fsm6_write_en                    |                              |                1 |              2 |
|  clk         | fsm10/fsm10_write_en                  |                              |                2 |              3 |
|  clk         | fsm0/fsm0_write_en                    |                              |                3 |              3 |
|  clk         | fsm9/fsm9_write_en                    |                              |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                    |                              |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                    |                              |                1 |              3 |
|  clk         | fsm10/i4_write_en                     | fsm10/done_reg_1             |                1 |              4 |
|  clk         | fsm4/i1_write_en                      | fsm4/out_reg[0]_4            |                1 |              4 |
|  clk         | fsm6/E[0]                             |                              |                1 |              4 |
|  clk         | fsm10/E[0]                            |                              |                2 |              4 |
|  clk         | fsm8/j2_write_en                      | fsm8/out_reg[1]_1            |                1 |              4 |
|  clk         | fsm1/E[0]                             |                              |                2 |              4 |
|  clk         | j0/j0_write_en                        | j0/out[3]_i_1__7_n_0         |                1 |              4 |
|  clk         | A_read1_0/out_reg[0]_32               |                              |               28 |             32 |
|  clk         | A_read1_0/out_reg[0]_25               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_31               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_30               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_3                |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_29               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_28               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_27               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_26               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_17               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_33               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_34               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_35               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_36               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_37               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_38               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_39               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_4                |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_40               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_41               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_42               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_43               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_15               |                              |               31 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en       |                              |               11 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en       |                              |                9 |             32 |
|  clk         | A_read1_0/A_read1_0_write_en          |                              |               17 |             32 |
|  clk         | A_read1_0/out_reg[0]_0                |                              |               28 |             32 |
|  clk         | A_read1_0/out_reg[0]_1                |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_10               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_11               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_12               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_13               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_14               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_24               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_16               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_52               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_18               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_19               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_2                |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_20               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_21               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_22               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_23               |                              |               32 |             32 |
|  clk         | fsm1/y20_write_en                     |                              |                2 |             32 |
|  clk         | A_read1_0/out_reg[0]_63               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_7                |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_8                |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_9                |                              |               29 |             32 |
|  clk         | fsm0/x20_write_en                     |                              |                2 |             32 |
|  clk         | fsm0/y1_int_read0_0_write_en          |                              |                5 |             32 |
|  clk         | fsm0/y2_int_read0_0_write_en          |                              |                8 |             32 |
|  clk         | fsm1/x10_write_en                     |                              |                2 |             32 |
|  clk         | fsm1/x1_int_read0_0_write_en          |                              |                9 |             32 |
|  clk         | fsm1/x2_int_read0_0_write_en          |                              |               10 |             32 |
|  clk         | A_read1_0/out_reg[0]_45               |                              |               30 |             32 |
|  clk         | fsm5/A_read0_0_write_en               |                              |               16 |             32 |
|  clk         | fsm6/done_reg_0                       |                              |                9 |             32 |
|  clk         | fsm7/tmp2_0_write_en                  |                              |                8 |             32 |
|  clk         | fsm7/y2_read0_0_write_en              |                              |                2 |             32 |
|  clk         | fsm9/x1_sh_read0_0_write_en           |                              |               11 |             32 |
|  clk         | par_done_reg13/x2_sh_read0_0_write_en |                              |                9 |             32 |
|  clk         | y1_read0_0/y1_read0_0_write_en        |                              |                2 |             32 |
|  clk         | par_done_reg0/y10_write_en            |                              |                2 |             32 |
|  clk         | A_int_read0_0/A_int_read0_0_write_en  |                              |               25 |             32 |
|  clk         | A_read1_0/out_reg[0]_53               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_44               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_46               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_47               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_48               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_49               |                              |               29 |             32 |
|  clk         | A_read1_0/out_reg[0]_5                |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_50               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_51               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_62               |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_54               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_55               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_56               |                              |               28 |             32 |
|  clk         | A_read1_0/out_reg[0]_57               |                              |               30 |             32 |
|  clk         | A_read1_0/out_reg[0]_58               |                              |               28 |             32 |
|  clk         | A_read1_0/out_reg[0]_59               |                              |               27 |             32 |
|  clk         | A_read1_0/out_reg[0]_6                |                              |               32 |             32 |
|  clk         | A_read1_0/out_reg[0]_60               |                              |               31 |             32 |
|  clk         | A_read1_0/out_reg[0]_61               |                              |               32 |             32 |
|  clk         |                                       | mult_pipe1/p_0_in            |               12 |             51 |
|  clk         |                                       | cond_computed4/mult_pipe0_go |                9 |             51 |
|  clk         |                                       |                              |               33 |             75 |
+--------------+---------------------------------------+------------------------------+------------------+----------------+


