// Seed: 2499196636
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input supply1 id_7
    , id_12,
    input tri id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_3 = id_8;
  parameter id_13 = 1 != -1;
  assign module_1.id_8 = 0;
  logic [-1 : -1] id_14;
  ;
  assign id_12 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    output uwire id_8,
    input supply1 id_9,
    output wire id_10
    , id_14,
    input tri0 id_11,
    output tri1 id_12
);
  wire id_15;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_4,
      id_4,
      id_9,
      id_0,
      id_7,
      id_5,
      id_11,
      id_5,
      id_9
  );
  assign #(id_5) id_3 = id_7;
endmodule
