# Packet Dissector

A synthesisable 0 cycle latency packet dissector.

# Testbench

Testbench ran with modelsim via:
```
$ do compile.do
```