Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 23:54:42 2017
| Host         : DESKTOP-B1QME94 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file myDAC_timing_summary_routed.rpt -rpx myDAC_timing_summary_routed.rpx
| Design       : myDAC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 289 register/latch pins with no clock driven by root clock pin: clk25_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: clk50_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: dac/clk_counter_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vcdeb/clkout_reg/Q (HIGH)

 There are 414 register/latch pins with no clock driven by root clock pin: vcsamp/clkout_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vcseg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2968 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.515        0.000                      0                  958        0.154        0.000                      0                  958        4.500        0.000                       0                   463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.515        0.000                      0                  958        0.154        0.000                      0                  958        4.500        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.850ns (23.429%)  route 6.046ns (76.571%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.675    13.206    freqa[17]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  freqa_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  freqa_reg[2]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.850ns (23.429%)  route 6.046ns (76.571%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.675    13.206    freqa[17]_i_1_n_0
    SLICE_X33Y60         FDRE                                         r  freqa_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X33Y60         FDRE                                         r  freqa_reg[4]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X33Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[4]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 1.850ns (23.655%)  route 5.971ns (76.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.600    13.130    freqa[17]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  freqa_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  freqa_reg[3]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 1.850ns (23.655%)  route 5.971ns (76.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.600    13.130    freqa[17]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  freqa_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  freqa_reg[5]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[5]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 1.850ns (23.655%)  route 5.971ns (76.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.600    13.130    freqa[17]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  freqa_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  freqa_reg[6]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[6]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 1.850ns (23.655%)  route 5.971ns (76.345%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.600    13.130    freqa[17]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  freqa_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  freqa_reg[7]/C
                         clock pessimism              0.187    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.720    freqa_reg[7]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.850ns (23.709%)  route 5.953ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.582    13.112    freqa[17]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  freqa_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  freqa_reg[0]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.719    freqa_reg[0]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[14]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.850ns (23.709%)  route 5.953ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.582    13.112    freqa[17]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  freqa_reg[14]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  freqa_reg[14]_rep/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.719    freqa_reg[14]_rep
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.850ns (23.709%)  route 5.953ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.582    13.112    freqa[17]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  freqa_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  freqa_reg[1]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.719    freqa_reg[1]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 ms/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            freqa_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.803ns  (logic 1.850ns (23.709%)  route 5.953ns (76.291%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.788     5.309    ms/clk_IBUF_BUFG
    SLICE_X4Y124         FDRE                                         r  ms/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  ms/ypos_reg[3]/Q
                         net (fo=111, routed)         1.354     7.119    ms/ypos[3]
    SLICE_X10Y115        LUT2 (Prop_lut2_I0_O)        0.124     7.243 r  ms/freqa[17]_i_91/O
                         net (fo=1, routed)           0.000     7.243    ms/freqa[17]_i_91_n_0
    SLICE_X10Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.776 r  ms/freqa_reg[17]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.776    ms/freqa_reg[17]_i_49_n_0
    SLICE_X10Y116        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.933 r  ms/freqa_reg[17]_i_24/CO[1]
                         net (fo=1, routed)           0.801     8.735    ms_n_31
    SLICE_X11Y117        LUT4 (Prop_lut4_I1_O)        0.332     9.067 r  xlnx_opt_LUT_freqa[17]_i_1_2/O
                         net (fo=1, routed)           2.582    11.648    xlnx_opt_freqa[17]_i_1_n_0_1
    SLICE_X13Y61         LUT6 (Prop_lut6_I5_O)        0.124    11.772 r  xlnx_opt_LUT_freqa[17]_i_1_3/O
                         net (fo=1, routed)           0.634    12.406    xlnx_opt_freqa[17]_i_1_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.530 r  xlnx_opt_LUT_freqa[17]_i_1_4/O
                         net (fo=19, routed)          0.582    13.112    freqa[17]_i_1_n_0
    SLICE_X32Y61         FDRE                                         r  freqa_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X32Y61         FDRE                                         r  freqa_reg[8]/C
                         clock pessimism              0.187    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X32Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.719    freqa_reg[8]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ms/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/xpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.664     1.548    ms/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  ms/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  ms/x_pos_reg[3]/Q
                         net (fo=5, routed)           0.111     1.800    ms/x_pos[3]
    SLICE_X6Y122         FDRE                                         r  ms/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.935     2.063    ms/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  ms/xpos_reg[3]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X6Y122         FDRE (Hold_fdre_C_D)         0.085     1.646    ms/xpos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.028%)  route 0.109ns (36.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.666     1.550    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  ms/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  ms/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.109     1.800    ms/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X6Y130         LUT3 (Prop_lut3_I1_O)        0.045     1.845 r  ms/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    ms/Inst_Ps2Interface/p_1_in[1]
    SLICE_X6Y130         FDRE                                         r  ms/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.938     2.066    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  ms/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism             -0.503     1.563    
    SLICE_X6Y130         FDRE (Hold_fdre_C_D)         0.120     1.683    ms/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.671     1.555    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  ms/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  ms/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.111     1.807    ms/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  ms/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ms/Inst_Ps2Interface/plusOp__2[5]
    SLICE_X2Y135         FDRE                                         r  ms/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.945     2.073    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X2Y135         FDRE                                         r  ms/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.505     1.568    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.120     1.688    ms/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/read_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/FSM_sequential_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.653%)  route 0.126ns (40.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.666     1.550    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  ms/Inst_Ps2Interface/read_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  ms/Inst_Ps2Interface/read_data_reg/Q
                         net (fo=19, routed)          0.126     1.816    ms/Inst_Ps2Interface/read_data
    SLICE_X2Y129         LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  ms/Inst_Ps2Interface/FSM_sequential_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    ms/Inst_Ps2Interface_n_15
    SLICE_X2Y129         FDRE                                         r  ms/FSM_sequential_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.939     2.067    ms/clk_IBUF_BUFG
    SLICE_X2Y129         FDRE                                         r  ms/FSM_sequential_state_reg[5]/C
                         clock pessimism             -0.504     1.563    
    SLICE_X2Y129         FDRE (Hold_fdre_C_D)         0.121     1.684    ms/FSM_sequential_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.666     1.550    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  ms/Inst_Ps2Interface/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y130         FDRE (Prop_fdre_C_Q)         0.164     1.714 r  ms/Inst_Ps2Interface/frame_reg[8]/Q
                         net (fo=3, routed)           0.125     1.839    ms/Inst_Ps2Interface/CONV_INTEGER[7]
    SLICE_X7Y129         FDRE                                         r  ms/Inst_Ps2Interface/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.937     2.065    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y129         FDRE                                         r  ms/Inst_Ps2Interface/rx_data_reg[7]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X7Y129         FDRE (Hold_fdre_C_D)         0.078     1.641    ms/Inst_Ps2Interface/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/y_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.459%)  route 0.149ns (44.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.665     1.549    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y129         FDRE                                         r  ms/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ms/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=12, routed)          0.149     1.839    ms/Inst_Ps2Interface/rx_data_reg_n_0_[1]
    SLICE_X6Y128         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  ms/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    ms/y_inc[4]
    SLICE_X6Y128         FDRE                                         r  ms/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.936     2.064    ms/clk_IBUF_BUFG
    SLICE_X6Y128         FDRE                                         r  ms/y_inc_reg[4]/C
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y128         FDRE (Hold_fdre_C_D)         0.121     1.683    ms/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.663     1.547    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  ms/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  ms/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069     1.743    ms/Inst_Ps2Interface/clk_inter
    SLICE_X1Y126         LUT6 (Prop_lut6_I0_O)        0.099     1.842 r  ms/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.842    ms/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X1Y126         FDRE                                         r  ms/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.935     2.063    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  ms/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.516     1.547    
    SLICE_X1Y126         FDRE (Hold_fdre_C_D)         0.091     1.638    ms/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.973%)  route 0.125ns (47.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.666     1.550    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  ms/Inst_Ps2Interface/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  ms/Inst_Ps2Interface/frame_reg[3]/Q
                         net (fo=3, routed)           0.125     1.816    ms/Inst_Ps2Interface/CONV_INTEGER[2]
    SLICE_X7Y129         FDRE                                         r  ms/Inst_Ps2Interface/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.937     2.065    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X7Y129         FDRE                                         r  ms/Inst_Ps2Interface/rx_data_reg[2]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X7Y129         FDRE (Hold_fdre_C_D)         0.047     1.610    ms/Inst_Ps2Interface/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.226ns (71.580%)  route 0.090ns (28.420%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.669     1.553    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/Q
                         net (fo=20, routed)          0.090     1.783    ms/Inst_Ps2Interface/state[4]
    SLICE_X4Y133         MUXF7 (Prop_muxf7_S_O)       0.085     1.868 r  ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]_i_1_n_0
    SLICE_X4Y133         FDRE                                         r  ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.941     2.069    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.105     1.658    ms/Inst_Ps2Interface/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ms/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.665     1.549    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  ms/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.128     1.677 r  ms/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.076     1.753    ms/Inst_Ps2Interface/data_inter
    SLICE_X0Y121         LUT6 (Prop_lut6_I0_O)        0.099     1.852 r  ms/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.852    ms/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X0Y121         FDRE                                         r  ms/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.938     2.066    ms/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  ms/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.091     1.640    ms/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y85   ampa_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y87    ampa_reg[10]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X9Y87    ampa_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85    ampa_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85   ampa_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85   ampa_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86    ampa_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85    ampa_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y85   ampa_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   ms/reset_periodic_check_cnt_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   ms/tx_data_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y130   ms/tx_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    ampb_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    ampb_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y59    ampb_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y6    vcsamp/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    vcsamp/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    vcsamp/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y5    vcsamp/count_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60    ampb_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   vcseg/clkout_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   vcseg/count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   vcseg/count_reg[10]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   vcseg/count_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   vcseg/count_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   vcseg/count_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   vcseg/count_reg[14]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   vcseg/count_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   vcseg/count_reg[16]/C



