/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  reg [14:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [25:0] celloutsig_0_46z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  reg [36:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [24:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = ~(celloutsig_0_28z[0] | celloutsig_0_17z);
  assign celloutsig_0_26z = ~(celloutsig_0_11z[0] | celloutsig_0_22z[4]);
  assign celloutsig_1_7z = ~((in_data[178] | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z | celloutsig_1_3z) & celloutsig_1_0z[2]);
  assign celloutsig_0_36z = celloutsig_0_22z[4] | ~(celloutsig_0_26z);
  assign celloutsig_0_65z = celloutsig_0_29z | ~(celloutsig_0_24z[1]);
  assign celloutsig_0_42z = celloutsig_0_15z ^ celloutsig_0_13z;
  assign celloutsig_0_86z = celloutsig_0_10z ^ celloutsig_0_38z[0];
  assign celloutsig_1_19z = celloutsig_1_10z[4] ^ celloutsig_1_17z;
  always_ff @(posedge clkin_data[64], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 8'h00;
    else _00_ <= { in_data[92], celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_0_3z = in_data[75:71] / { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_0_38z = { celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_10z } / { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_12z = { celloutsig_1_10z[10:8], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z } / { 1'h1, celloutsig_1_10z[10:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_11z = { in_data[92], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z } / { 1'h1, celloutsig_0_7z[30:26] };
  assign celloutsig_0_31z = { celloutsig_0_23z[3:1], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_30z } >= { celloutsig_0_23z[5:3], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_76z = { celloutsig_0_46z[24], celloutsig_0_39z, celloutsig_0_24z, celloutsig_0_65z } >= { _00_[1:0], celloutsig_0_68z, celloutsig_0_63z, celloutsig_0_42z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_32z };
  assign celloutsig_1_3z = { celloutsig_1_0z[4:3], celloutsig_1_1z } >= { celloutsig_1_0z[4:3], celloutsig_1_2z };
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_16z } >= { celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_11z[2:0], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_6z } >= { celloutsig_0_7z[29], celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_4z = { in_data[21:19], celloutsig_0_1z, celloutsig_0_2z } > { in_data[27:25], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_63z = { celloutsig_0_1z[3:0], celloutsig_0_6z, celloutsig_0_36z } > celloutsig_0_46z[19:14];
  assign celloutsig_0_68z = { celloutsig_0_66z[2], celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_19z } > celloutsig_0_40z[10:0];
  assign celloutsig_1_2z = in_data[123:120] > celloutsig_1_0z[4:1];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } > { in_data[107], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_3z } > { celloutsig_0_7z[35:32], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_19z = { celloutsig_0_11z[5:2], celloutsig_0_15z } > { celloutsig_0_11z[1:0], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_27z = celloutsig_0_7z[30:27] > { celloutsig_0_23z[1:0], celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_0_29z = { celloutsig_0_24z[4], celloutsig_0_19z, celloutsig_0_9z } <= { celloutsig_0_22z[6], celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_10z = { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z } <= { celloutsig_0_7z[28], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_19z & ~(celloutsig_0_32z);
  assign celloutsig_1_1z = celloutsig_1_0z[2] & ~(celloutsig_1_0z[3]);
  assign celloutsig_1_8z = celloutsig_1_3z & ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_8z & ~(celloutsig_1_11z);
  assign celloutsig_1_18z = celloutsig_1_17z & ~(celloutsig_1_12z[5]);
  assign celloutsig_0_66z = { celloutsig_0_2z[2], celloutsig_0_41z, celloutsig_0_32z } % { 1'h1, celloutsig_0_26z, celloutsig_0_31z };
  assign celloutsig_0_1z = celloutsig_0_0z % { 1'h1, in_data[14:11] };
  assign celloutsig_1_4z = in_data[145:137] % { 1'h1, in_data[156:149] };
  assign celloutsig_1_10z = { celloutsig_1_4z[3:0], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, in_data[151:139] };
  assign celloutsig_0_21z = { celloutsig_0_3z[3:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, celloutsig_0_11z[3:2], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_85z = { celloutsig_0_3z[3:1], celloutsig_0_44z } != { celloutsig_0_48z[4:2], celloutsig_0_76z };
  assign celloutsig_1_9z = - { celloutsig_1_4z[8:5], celloutsig_1_6z };
  assign celloutsig_0_23z = - { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_24z = - { celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_37z = | { celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_7z[30:26] };
  assign celloutsig_0_6z = | { celloutsig_0_4z, celloutsig_0_1z[4:1] };
  assign celloutsig_0_20z = | { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[146:142] >> in_data[127:123];
  assign celloutsig_0_46z = { celloutsig_0_7z[29:7], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z } - { in_data[37:20], celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_38z };
  assign celloutsig_0_48z = { celloutsig_0_0z[4:2], celloutsig_0_14z, celloutsig_0_13z } - celloutsig_0_21z[4:0];
  assign celloutsig_0_22z = { celloutsig_0_21z[9:0], celloutsig_0_20z } - { celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_28z = { celloutsig_0_1z[4:2], celloutsig_0_8z } - { celloutsig_0_1z[2:0], celloutsig_0_26z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[20:16];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_40z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_40z = { celloutsig_0_25z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 37'h0000000000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[45:14], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_2z = celloutsig_0_0z;
  assign celloutsig_0_30z = ~((celloutsig_0_26z & celloutsig_0_24z[3]) | (celloutsig_0_22z[6] & celloutsig_0_8z));
  assign celloutsig_0_39z = ~((celloutsig_0_5z & celloutsig_0_3z[0]) | (celloutsig_0_2z[4] & celloutsig_0_29z));
  assign celloutsig_0_41z = ~((celloutsig_0_26z & celloutsig_0_28z[1]) | (celloutsig_0_22z[4] & celloutsig_0_10z));
  assign celloutsig_0_44z = ~((celloutsig_0_24z[4] & celloutsig_0_30z) | (celloutsig_0_4z & celloutsig_0_0z[1]));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[0] & celloutsig_0_1z[0]) | (celloutsig_0_0z[0] & celloutsig_0_2z[4]));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[11] & celloutsig_0_1z[2]) | (celloutsig_0_4z & celloutsig_0_1z[1]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z & celloutsig_1_2z) | (celloutsig_1_0z[2] & celloutsig_1_2z));
  assign celloutsig_0_9z = ~((in_data[55] & celloutsig_0_5z) | (celloutsig_0_7z[36] & in_data[3]));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & in_data[90]) | (celloutsig_0_2z[3] & celloutsig_0_1z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_6z & celloutsig_0_9z) | (celloutsig_0_5z & celloutsig_0_5z));
  assign celloutsig_0_15z = ~((celloutsig_0_3z[2] & celloutsig_0_1z[1]) | (celloutsig_0_4z & celloutsig_0_1z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_6z & celloutsig_0_10z) | (celloutsig_0_8z & celloutsig_0_15z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
