Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Nov  7 19:37:28 2019
| Host         : eecs-digital-03 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.487        0.000                      0                  650        0.089        0.000                      0                  650        3.000        0.000                       0                   296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.487        0.000                      0                  650        0.089        0.000                      0                  650        7.192        0.000                       0                   292  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.487ns  (required time - arrival time)
  Source:                 pg/note_y1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/alpha_pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 2.588ns (44.347%)  route 3.248ns (55.653%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.644    -0.896    pg/clk_out1
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  pg/note_y1_reg[4]/Q
                         net (fo=11, routed)          1.140     0.763    pg/note_y1_reg[9]_0[3]
    SLICE_X10Y90         LUT1 (Prop_lut1_I0_O)        0.124     0.887 r  pg/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.887    pg/_carry_i_6_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.267 r  pg/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.267    pg/_carry_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.582 r  pg/_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.436     2.017    xvga1/_carry__1[3]
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.307     2.324 r  xvga1/_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     2.324    pg/note1/n2_i_2[1]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.815 f  pg/note1/_carry__1/CO[1]
                         net (fo=3, routed)           1.228     4.043    pg/note1/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.329     4.372 r  pg/note1/alpha_pixel[11]_i_2/O
                         net (fo=2, routed)           0.444     4.816    pg/note1/hcount_out_reg[10]
    SLICE_X3Y94          LUT3 (Prop_lut3_I0_O)        0.124     4.940 r  pg/note1/alpha_pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     4.940    pg/note1_n_2
    SLICE_X3Y94          FDRE                                         r  pg/alpha_pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.605    13.969    pg/clk_out1
    SLICE_X3Y94          FDRE                                         r  pg/alpha_pixel_reg[11]/C
                         clock pessimism              0.559    14.529    
                         clock uncertainty           -0.130    14.399    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.029    14.428    pg/alpha_pixel_reg[11]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  9.487    

Slack (MET) :             9.504ns  (required time - arrival time)
  Source:                 pg/note_y1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/alpha_pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.588ns (44.109%)  route 3.279ns (55.891%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT2=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.644    -0.896    pg/clk_out1
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDRE (Prop_fdre_C_Q)         0.518    -0.378 f  pg/note_y1_reg[4]/Q
                         net (fo=11, routed)          1.140     0.763    pg/note_y1_reg[9]_0[3]
    SLICE_X10Y90         LUT1 (Prop_lut1_I0_O)        0.124     0.887 r  pg/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.887    pg/_carry_i_6_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.267 r  pg/_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.267    pg/_carry_i_5_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.582 r  pg/_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.436     2.017    xvga1/_carry__1[3]
    SLICE_X11Y92         LUT2 (Prop_lut2_I1_O)        0.307     2.324 r  xvga1/_carry__1_i_1__2/O
                         net (fo=1, routed)           0.000     2.324    pg/note1/n2_i_2[1]
    SLICE_X11Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.815 f  pg/note1/_carry__1/CO[1]
                         net (fo=3, routed)           1.228     4.043    pg/note1/CO[0]
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.329     4.372 r  pg/note1/alpha_pixel[11]_i_2/O
                         net (fo=2, routed)           0.475     4.848    pg/hand1/alpha_pixel_reg[3]_5
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.972 r  pg/hand1/alpha_pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     4.972    pg/hand1_n_0
    SLICE_X2Y94          FDRE                                         r  pg/alpha_pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.605    13.969    pg/clk_out1
    SLICE_X2Y94          FDRE                                         r  pg/alpha_pixel_reg[3]/C
                         clock pessimism              0.559    14.529    
                         clock uncertainty           -0.130    14.399    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.077    14.476    pg/alpha_pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  9.504    

Slack (MET) :             9.972ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/n2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.097ns (39.172%)  route 3.256ns (60.828%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.644    -0.896    xvga1/clk_out1
    SLICE_X12Y90         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=18, routed)          1.529     1.112    pg/note1/Q[2]
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.301     1.413 r  pg/note1/pixel_out3_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.413    pg/note1/pixel_out3_carry_i_7__1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.963 r  pg/note1/pixel_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    pg/note1/pixel_out3_carry_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.234 r  pg/note1/pixel_out3_carry__0/CO[0]
                         net (fo=3, routed)           1.293     3.526    pg/note2/n2_reg_0[0]
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.373     3.899 r  pg/note2/n2_i_2/O
                         net (fo=1, routed)           0.434     4.334    pg/note2/n2_i_2_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I1_O)        0.124     4.458 r  pg/note2/n2_i_1/O
                         net (fo=1, routed)           0.000     4.458    pg/note2_n_2
    SLICE_X3Y95          FDRE                                         r  pg/n2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.605    13.969    pg/clk_out1
    SLICE_X3Y95          FDRE                                         r  pg/n2_reg/C
                         clock pessimism              0.559    14.529    
                         clock uncertainty           -0.130    14.399    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.031    14.430    pg/n2_reg
  -------------------------------------------------------------------
                         required time                         14.430    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  9.972    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 pg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/note_y1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.014ns (22.072%)  route 3.580ns (77.928%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 13.886 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.642    -0.898    pg/clk_out1
    SLICE_X10Y85         FDRE                                         r  pg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  pg/counter_reg[12]/Q
                         net (fo=2, routed)           1.005     0.626    pg/counter_reg_n_0_[12]
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.750 f  pg/note_y1[9]_i_8/O
                         net (fo=1, routed)           0.607     1.356    pg/note_y1[9]_i_8_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     1.480 f  pg/note_y1[9]_i_5/O
                         net (fo=1, routed)           0.670     2.150    pg/note_y1[9]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     2.274 r  pg/note_y1[9]_i_2/O
                         net (fo=37, routed)          0.738     3.012    pg/note_y1
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.124     3.136 r  pg/note_y1[9]_i_1/O
                         net (fo=10, routed)          0.560     3.696    pg/note_y2
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.522    13.886    pg/clk_out1
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[0]/C
                         clock pessimism              0.559    14.446    
                         clock uncertainty           -0.130    14.316    
    SLICE_X14Y89         FDRE (Setup_fdre_C_R)       -0.524    13.792    pg/note_y1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 10.095    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 pg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/note_y1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.014ns (22.072%)  route 3.580ns (77.928%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 13.886 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.642    -0.898    pg/clk_out1
    SLICE_X10Y85         FDRE                                         r  pg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  pg/counter_reg[12]/Q
                         net (fo=2, routed)           1.005     0.626    pg/counter_reg_n_0_[12]
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.750 f  pg/note_y1[9]_i_8/O
                         net (fo=1, routed)           0.607     1.356    pg/note_y1[9]_i_8_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     1.480 f  pg/note_y1[9]_i_5/O
                         net (fo=1, routed)           0.670     2.150    pg/note_y1[9]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     2.274 r  pg/note_y1[9]_i_2/O
                         net (fo=37, routed)          0.738     3.012    pg/note_y1
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.124     3.136 r  pg/note_y1[9]_i_1/O
                         net (fo=10, routed)          0.560     3.696    pg/note_y2
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.522    13.886    pg/clk_out1
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[1]/C
                         clock pessimism              0.559    14.446    
                         clock uncertainty           -0.130    14.316    
    SLICE_X14Y89         FDRE (Setup_fdre_C_R)       -0.524    13.792    pg/note_y1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 10.095    

Slack (MET) :             10.095ns  (required time - arrival time)
  Source:                 pg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/note_y1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.014ns (22.072%)  route 3.580ns (77.928%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 13.886 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.642    -0.898    pg/clk_out1
    SLICE_X10Y85         FDRE                                         r  pg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  pg/counter_reg[12]/Q
                         net (fo=2, routed)           1.005     0.626    pg/counter_reg_n_0_[12]
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.750 f  pg/note_y1[9]_i_8/O
                         net (fo=1, routed)           0.607     1.356    pg/note_y1[9]_i_8_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     1.480 f  pg/note_y1[9]_i_5/O
                         net (fo=1, routed)           0.670     2.150    pg/note_y1[9]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     2.274 r  pg/note_y1[9]_i_2/O
                         net (fo=37, routed)          0.738     3.012    pg/note_y1
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.124     3.136 r  pg/note_y1[9]_i_1/O
                         net (fo=10, routed)          0.560     3.696    pg/note_y2
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.522    13.886    pg/clk_out1
    SLICE_X14Y89         FDRE                                         r  pg/note_y1_reg[4]/C
                         clock pessimism              0.559    14.446    
                         clock uncertainty           -0.130    14.316    
    SLICE_X14Y89         FDRE (Setup_fdre_C_R)       -0.524    13.792    pg/note_y1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 10.095    

Slack (MET) :             10.111ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/n1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 2.097ns (40.230%)  route 3.116ns (59.770%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 13.969 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.644    -0.896    xvga1/clk_out1
    SLICE_X12Y90         FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y90         FDRE (Prop_fdre_C_Q)         0.478    -0.418 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=18, routed)          1.529     1.112    pg/note1/Q[2]
    SLICE_X11Y88         LUT4 (Prop_lut4_I3_O)        0.301     1.413 r  pg/note1/pixel_out3_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.413    pg/note1/pixel_out3_carry_i_7__1_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.963 r  pg/note1/pixel_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    pg/note1/pixel_out3_carry_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.234 r  pg/note1/pixel_out3_carry__0/CO[0]
                         net (fo=3, routed)           1.291     3.524    pg/note1/vcount_out_reg[9][0]
    SLICE_X3Y94          LUT4 (Prop_lut4_I1_O)        0.373     3.897 r  pg/note1/n1_i_3/O
                         net (fo=1, routed)           0.295     4.193    pg/hand1/n1_reg_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I2_O)        0.124     4.317 r  pg/hand1/n1_i_1/O
                         net (fo=1, routed)           0.000     4.317    pg/hand1_n_3
    SLICE_X3Y95          FDRE                                         r  pg/n1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.605    13.969    pg/clk_out1
    SLICE_X3Y95          FDRE                                         r  pg/n1_reg/C
                         clock pessimism              0.559    14.529    
                         clock uncertainty           -0.130    14.399    
    SLICE_X3Y95          FDRE (Setup_fdre_C_D)        0.029    14.428    pg/n1_reg
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                 10.111    

Slack (MET) :             10.117ns  (required time - arrival time)
  Source:                 pg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/note_y1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.176%)  route 3.558ns (77.824%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 13.886 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.642    -0.898    pg/clk_out1
    SLICE_X10Y85         FDRE                                         r  pg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  pg/counter_reg[12]/Q
                         net (fo=2, routed)           1.005     0.626    pg/counter_reg_n_0_[12]
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.750 f  pg/note_y1[9]_i_8/O
                         net (fo=1, routed)           0.607     1.356    pg/note_y1[9]_i_8_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     1.480 f  pg/note_y1[9]_i_5/O
                         net (fo=1, routed)           0.670     2.150    pg/note_y1[9]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     2.274 r  pg/note_y1[9]_i_2/O
                         net (fo=37, routed)          0.738     3.012    pg/note_y1
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.124     3.136 r  pg/note_y1[9]_i_1/O
                         net (fo=10, routed)          0.539     3.675    pg/note_y2
    SLICE_X12Y89         FDRE                                         r  pg/note_y1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.522    13.886    pg/clk_out1
    SLICE_X12Y89         FDRE                                         r  pg/note_y1_reg[9]/C
                         clock pessimism              0.559    14.446    
                         clock uncertainty           -0.130    14.316    
    SLICE_X12Y89         FDRE (Setup_fdre_C_R)       -0.524    13.792    pg/note_y1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 10.117    

Slack (MET) :             10.202ns  (required time - arrival time)
  Source:                 xvga1/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.320ns (26.346%)  route 3.690ns (73.654%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 13.888 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.724    -0.816    xvga1/clk_out1
    SLICE_X5Y93          FDRE                                         r  xvga1/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.419    -0.397 f  xvga1/hcount_out_reg[4]/Q
                         net (fo=22, routed)          1.557     1.160    xvga1/hcount_out_reg[10]_0[4]
    SLICE_X7Y91          LUT4 (Prop_lut4_I2_O)        0.327     1.487 f  xvga1/notes[12]_i_6/O
                         net (fo=1, routed)           0.409     1.896    xvga1/notes[12]_i_6_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I0_O)        0.326     2.222 r  xvga1/notes[12]_i_5/O
                         net (fo=2, routed)           0.644     2.866    xvga1/notes[12]_i_5_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I5_O)        0.124     2.990 r  xvga1/rgb[11]_i_2/O
                         net (fo=3, routed)           1.081     4.071    xvga1/rgb[11]_i_2_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124     4.195 r  xvga1/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     4.195    rgb[7]
    SLICE_X8Y94          FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.524    13.888    clk_65mhz
    SLICE_X8Y94          FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.559    14.448    
                         clock uncertainty           -0.130    14.318    
    SLICE_X8Y94          FDRE (Setup_fdre_C_D)        0.079    14.397    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 10.202    

Slack (MET) :             10.212ns  (required time - arrival time)
  Source:                 pg/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/note_y1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.014ns (22.176%)  route 3.558ns (77.824%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 13.886 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.642    -0.898    pg/clk_out1
    SLICE_X10Y85         FDRE                                         r  pg/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.380 f  pg/counter_reg[12]/Q
                         net (fo=2, routed)           1.005     0.626    pg/counter_reg_n_0_[12]
    SLICE_X8Y84          LUT4 (Prop_lut4_I1_O)        0.124     0.750 f  pg/note_y1[9]_i_8/O
                         net (fo=1, routed)           0.607     1.356    pg/note_y1[9]_i_8_n_0
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.124     1.480 f  pg/note_y1[9]_i_5/O
                         net (fo=1, routed)           0.670     2.150    pg/note_y1[9]_i_5_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124     2.274 r  pg/note_y1[9]_i_2/O
                         net (fo=37, routed)          0.738     3.012    pg/note_y1
    SLICE_X12Y89         LUT5 (Prop_lut5_I2_O)        0.124     3.136 r  pg/note_y1[9]_i_1/O
                         net (fo=10, routed)          0.539     3.675    pg/note_y2
    SLICE_X13Y89         FDRE                                         r  pg/note_y1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         1.522    13.886    pg/clk_out1
    SLICE_X13Y89         FDRE                                         r  pg/note_y1_reg[2]/C
                         clock pessimism              0.559    14.446    
                         clock uncertainty           -0.130    14.316    
    SLICE_X13Y89         FDRE (Setup_fdre_C_R)       -0.429    13.887    pg/note_y1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 10.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.072 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.072    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_7
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[25]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[25]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.059 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.059    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_5
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[27]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[27]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.036 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.036    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_6
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[26]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[26]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.034 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.034    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_4
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y100         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[28]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[28]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.032 r  pg/audio1/myrec/tone440hz/phase_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.032    pg/audio1/myrec/tone440hz/phase_reg[29]_i_1_n_7
    SLICE_X6Y101         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y101         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[29]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[29]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.603    -0.561    pg/audio1/myrec/tone750hz/lut_1/clk_out1
    SLICE_X5Y96          FDRE                                         r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.059    -0.361    pg/audio1/myrec/amp_out[3]
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.874    -0.799    pg/audio1/myrec/clk_out1
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[3]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.047    -0.501    pg/audio1/myrec/data2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.604    -0.560    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y99          FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  pg/audio1/myrec/tone440hz/phase_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.282    pg/audio1/myrec/tone440hz/phase_reg_n_0_[23]
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.126 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.125    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.085 r  pg/audio1/myrec/tone440hz/phase_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.085    pg/audio1/myrec/tone440hz/phase_reg[25]_i_1_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.019 r  pg/audio1/myrec/tone440hz/phase_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.019    pg/audio1/myrec/tone440hz/phase_reg[29]_i_1_n_5
    SLICE_X6Y101         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.868    -0.804    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X6Y101         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[31]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.134    -0.161    pg/audio1/myrec/tone440hz/phase_reg[31]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/blank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.575    -0.589    xvga1/clk_out1
    SLICE_X9Y94          FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.098    -0.350    xvga1/vblank
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  xvga1/blank_out_i_1/O
                         net (fo=1, routed)           0.000    -0.305    xvga1/blank_out_i_1_n_0
    SLICE_X8Y94          FDRE                                         r  xvga1/blank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.846    -0.827    xvga1/clk_out1
    SLICE_X8Y94          FDRE                                         r  xvga1/blank_out_reg/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.456    xvga1/blank_out_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.603    -0.561    pg/audio1/myrec/tone750hz/lut_1/clk_out1
    SLICE_X5Y95          FDRE                                         r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.308    pg/audio1/myrec/amp_out[6]
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.874    -0.799    pg/audio1/myrec/clk_out1
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[6]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.076    -0.469    pg/audio1/myrec/data2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.090%)  route 0.115ns (44.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.603    -0.561    pg/audio1/myrec/tone750hz/lut_1/clk_out1
    SLICE_X5Y95          FDRE                                         r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  pg/audio1/myrec/tone750hz/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.115    -0.305    pg/audio1/myrec/tone_750[7]
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=290, routed)         0.874    -0.799    pg/audio1/myrec/clk_out1
    SLICE_X4Y96          FDRE                                         r  pg/audio1/myrec/data2_reg[7]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y96          FDRE (Hold_fdre_C_D)         0.078    -0.467    pg/audio1/myrec/data2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   clkdivider/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y94      b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y78      db1/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y78      db1/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y79      db1/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y79      db1/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y79      db1/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y79      db1/count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y80      db1/count_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y94      b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y94      b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      pg/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      pg/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      pg/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y94      b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y94      b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y78      db1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y78      db1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y78      db1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y78      db1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y79      db1/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



