{"vcs1":{"timestamp_begin":1737546893.903113061, "rt":0.22, "ut":0.08, "st":0.11}}
{"vcselab":{"timestamp_begin":1737546894.201170226, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737546894.444331366, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737546893.649081009}
{"VCS_COMP_START_TIME": 1737546893.649081009}
{"VCS_COMP_END_TIME": 1737546894.702209858}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261644}}
{"vcselab": {"peak_mem": 133944}}
