--
--	Conversion of EQF1296_DUT.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Apr 01 18:36:35 2020
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Pin_80_net_0 : bit;
SIGNAL Net_430 : bit;
SIGNAL tmpFB_0__Pin_80_net_0 : bit;
SIGNAL tmpIO_0__Pin_80_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_80_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Pin_80_net_0 : bit;
SIGNAL Net_46 : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_63\ : bit;
SIGNAL \PWM_1:Net_57\ : bit;
SIGNAL \PWM_1:Net_54\ : bit;
SIGNAL Net_132 : bit;
SIGNAL Net_75 : bit;
SIGNAL Net_73 : bit;
SIGNAL Net_77 : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL tmpOE__Pin_81_net_0 : bit;
SIGNAL tmpFB_0__Pin_81_net_0 : bit;
SIGNAL tmpIO_0__Pin_81_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_81_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_81_net_0 : bit;
SIGNAL tmpOE__Pin_82_net_0 : bit;
SIGNAL tmpFB_0__Pin_82_net_0 : bit;
SIGNAL tmpIO_0__Pin_82_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_82_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_82_net_0 : bit;
SIGNAL tmpOE__Pin_83_net_0 : bit;
SIGNAL tmpFB_0__Pin_83_net_0 : bit;
SIGNAL tmpIO_0__Pin_83_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_83_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_83_net_0 : bit;
SIGNAL tmpOE__Pin_84_net_0 : bit;
SIGNAL tmpFB_0__Pin_84_net_0 : bit;
SIGNAL tmpIO_0__Pin_84_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_84_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_84_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL Net_424 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL Net_151 : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_63\ : bit;
SIGNAL \PWM_2:Net_57\ : bit;
SIGNAL \PWM_2:Net_54\ : bit;
SIGNAL Net_408 : bit;
SIGNAL Net_405 : bit;
SIGNAL Net_142 : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL tmpOE__Pin_9_net_0 : bit;
SIGNAL tmpFB_0__Pin_9_net_0 : bit;
SIGNAL tmpIO_0__Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_9_net_0 : bit;
SIGNAL tmpOE__Pin_49_net_0 : bit;
SIGNAL tmpFB_0__Pin_49_net_0 : bit;
TERMINAL Net_923 : bit;
SIGNAL tmpIO_0__Pin_49_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_49_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_49_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_17_net_0 : bit;
SIGNAL Net_484 : bit;
SIGNAL tmpFB_0__Pin_17_net_0 : bit;
SIGNAL tmpIO_0__Pin_17_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_17_net_0 : bit;
SIGNAL Net_500 : bit;
SIGNAL \PWM_3:Net_107\ : bit;
SIGNAL \PWM_3:Net_113\ : bit;
SIGNAL \PWM_3:Net_63\ : bit;
SIGNAL \PWM_3:Net_57\ : bit;
SIGNAL \PWM_3:Net_54\ : bit;
SIGNAL Net_907 : bit;
SIGNAL Net_904 : bit;
SIGNAL Net_492 : bit;
SIGNAL \PWM_3:Net_114\ : bit;
SIGNAL tmpOE__Pin_44_net_0 : bit;
SIGNAL tmpFB_0__Pin_44_net_0 : bit;
TERMINAL Net_917 : bit;
SIGNAL tmpIO_0__Pin_44_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_44_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_44_net_0 : bit;
SIGNAL tmpOE__Pin_45_net_0 : bit;
SIGNAL tmpFB_0__Pin_45_net_0 : bit;
TERMINAL Net_918 : bit;
SIGNAL tmpIO_0__Pin_45_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_45_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_45_net_0 : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR_Seq:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR_Seq:clock\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR_Seq:ch_addr_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1023 : bit;
TERMINAL Net_1022 : bit;
TERMINAL Net_1021 : bit;
TERMINAL Net_1020 : bit;
TERMINAL Net_1019 : bit;
TERMINAL Net_1018 : bit;
TERMINAL Net_1017 : bit;
TERMINAL Net_1016 : bit;
TERMINAL Net_1015 : bit;
TERMINAL Net_1014 : bit;
TERMINAL Net_1013 : bit;
TERMINAL Net_1012 : bit;
TERMINAL Net_1011 : bit;
TERMINAL Net_1010 : bit;
TERMINAL Net_1009 : bit;
TERMINAL Net_1008 : bit;
TERMINAL Net_1007 : bit;
TERMINAL Net_1005 : bit;
TERMINAL Net_1003 : bit;
TERMINAL Net_1002 : bit;
TERMINAL Net_1000 : bit;
TERMINAL Net_998 : bit;
TERMINAL Net_997 : bit;
TERMINAL Net_995 : bit;
TERMINAL Net_993 : bit;
TERMINAL Net_992 : bit;
TERMINAL Net_990 : bit;
TERMINAL Net_988 : bit;
TERMINAL Net_987 : bit;
TERMINAL Net_985 : bit;
TERMINAL Net_983 : bit;
TERMINAL Net_982 : bit;
TERMINAL Net_980 : bit;
TERMINAL Net_978 : bit;
TERMINAL Net_977 : bit;
TERMINAL Net_975 : bit;
TERMINAL Net_973 : bit;
TERMINAL Net_972 : bit;
TERMINAL Net_970 : bit;
TERMINAL Net_968 : bit;
TERMINAL Net_967 : bit;
TERMINAL Net_965 : bit;
TERMINAL Net_963 : bit;
TERMINAL Net_962 : bit;
TERMINAL Net_960 : bit;
TERMINAL Net_958 : bit;
TERMINAL Net_957 : bit;
TERMINAL Net_955 : bit;
TERMINAL Net_953 : bit;
TERMINAL Net_952 : bit;
TERMINAL Net_950 : bit;
TERMINAL Net_948 : bit;
TERMINAL Net_947 : bit;
TERMINAL Net_945 : bit;
TERMINAL Net_943 : bit;
TERMINAL Net_942 : bit;
TERMINAL Net_940 : bit;
TERMINAL Net_938 : bit;
TERMINAL Net_922 : bit;
TERMINAL Net_920 : bit;
TERMINAL Net_919 : bit;
TERMINAL \ADC_SAR_Seq:V_single\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR_Seq:Net_2803\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:soc\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_252\ : bit;
SIGNAL Net_927 : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3830\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR_Seq:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_383\ : bit;
SIGNAL \ADC_SAR_Seq:SAR:Net_385\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3710\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3935\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_928 : bit;
SIGNAL \ADC_SAR_Seq:soc_out\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3874\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3698\ : bit;
SIGNAL \ADC_SAR_Seq:nrq\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3905\ : bit;
SIGNAL \ADC_SAR_Seq:Net_3867\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN1_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODIN2_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR_Seq:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR_Seq:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR_Seq:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL tmpOE__Pin_31_net_0 : bit;
SIGNAL tmpFB_0__Pin_31_net_0 : bit;
SIGNAL tmpIO_0__Pin_31_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_31_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_31_net_0 : bit;
SIGNAL tmpOE__Pin_27_net_0 : bit;
SIGNAL tmpFB_0__Pin_27_net_0 : bit;
SIGNAL tmpIO_0__Pin_27_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_27_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_27_net_0 : bit;
SIGNAL tmpOE__Pin_46_net_0 : bit;
SIGNAL tmpFB_0__Pin_46_net_0 : bit;
SIGNAL tmpIO_0__Pin_46_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_46_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_46_net_0 : bit;
SIGNAL tmpOE__Pin_47_net_0 : bit;
SIGNAL tmpFB_0__Pin_47_net_0 : bit;
SIGNAL tmpIO_0__Pin_47_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_47_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_47_net_0 : bit;
SIGNAL tmpOE__Pin_48_net_0 : bit;
SIGNAL tmpFB_0__Pin_48_net_0 : bit;
SIGNAL tmpIO_0__Pin_48_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_48_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_48_net_0 : bit;
SIGNAL tmpOE__Pin_18_net_0 : bit;
SIGNAL tmpFB_0__Pin_18_net_0 : bit;
SIGNAL tmpIO_0__Pin_18_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_18_net_0 : bit;
SIGNAL tmpOE__Pin_19_net_0 : bit;
SIGNAL tmpFB_0__Pin_19_net_0 : bit;
SIGNAL tmpIO_0__Pin_19_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_19_net_0 : bit;
SIGNAL tmpOE__Pin_22_net_0 : bit;
SIGNAL tmpFB_0__Pin_22_net_0 : bit;
SIGNAL tmpIO_0__Pin_22_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_22_net_0 : bit;
SIGNAL tmpOE__Pin_28_net_0 : bit;
SIGNAL tmpFB_0__Pin_28_net_0 : bit;
SIGNAL tmpIO_0__Pin_28_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_28_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_28_net_0 : bit;
SIGNAL tmpOE__Pin_16_net_0 : bit;
SIGNAL tmpFB_0__Pin_16_net_0 : bit;
SIGNAL tmpIO_0__Pin_16_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_16_net_0 : bit;
SIGNAL tmpOE__Pin_25_net_0 : bit;
SIGNAL tmpFB_0__Pin_25_net_0 : bit;
SIGNAL tmpIO_0__Pin_25_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_25_net_0 : bit;
SIGNAL tmpOE__Pin_32_net_0 : bit;
SIGNAL tmpFB_0__Pin_32_net_0 : bit;
SIGNAL tmpIO_0__Pin_32_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_32_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_32_net_0 : bit;
SIGNAL tmpOE__Pin_33_net_0 : bit;
SIGNAL tmpFB_0__Pin_33_net_0 : bit;
SIGNAL tmpIO_0__Pin_33_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_33_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_33_net_0 : bit;
SIGNAL tmpOE__Pin_78_net_0 : bit;
SIGNAL tmpFB_0__Pin_78_net_0 : bit;
SIGNAL tmpIO_0__Pin_78_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_78_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_78_net_0 : bit;
SIGNAL tmpOE__Pin_79_net_0 : bit;
SIGNAL tmpFB_0__Pin_79_net_0 : bit;
SIGNAL tmpIO_0__Pin_79_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_79_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_79_net_0 : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\\D\ : bit;
BEGIN

tmpOE__Pin_80_net_0 <=  ('1') ;

Net_430 <=  ('0') ;

\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR_Seq:bSAR_SEQ:load_period\
	OR Net_927);

\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_928 and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR_Seq:Net_3935\);

\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ and \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\));

Pin_80:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_430,
		fb=>(tmpFB_0__Pin_80_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_80_net_0),
		siovref=>(tmpSIOVREF__Pin_80_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_80_net_0);
\PWM_1:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_46,
		kill=>Net_430,
		enable=>tmpOE__Pin_80_net_0,
		capture=>Net_430,
		timer_reset=>Net_430,
		tc=>\PWM_1:Net_63\,
		compare=>\PWM_1:Net_57\,
		interrupt=>\PWM_1:Net_54\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8b86e923-da7a-40ea-bab9-0df2b891f3cf",
		source_clock_id=>"",
		divisor=>0,
		period=>"30517578125",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_46,
		dig_domain_out=>open);
Pin_81:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e62838c-0e43-436a-b369-0a1688a2fc46",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_430,
		fb=>(tmpFB_0__Pin_81_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_81_net_0),
		siovref=>(tmpSIOVREF__Pin_81_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_81_net_0);
Pin_82:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8069a513-9ddd-436a-ba41-403d95abb006",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_430,
		fb=>(tmpFB_0__Pin_82_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_82_net_0),
		siovref=>(tmpSIOVREF__Pin_82_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_82_net_0);
Pin_83:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e75b9ab1-5201-41c0-966c-3772414907a5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_430,
		fb=>(tmpFB_0__Pin_83_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_83_net_0),
		siovref=>(tmpSIOVREF__Pin_83_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_83_net_0);
Pin_84:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"eccf8f39-44ff-4b29-816e-b9e8d08fee7b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_430,
		fb=>(tmpFB_0__Pin_84_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_84_net_0),
		siovref=>(tmpSIOVREF__Pin_84_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_84_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6fc16c5e-a351-4e75-a057-168a4d463605",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
\PWM_2:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_151,
		kill=>Net_430,
		enable=>tmpOE__Pin_80_net_0,
		capture=>Net_430,
		timer_reset=>Net_430,
		tc=>\PWM_2:Net_63\,
		compare=>Net_424,
		interrupt=>\PWM_2:Net_54\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9feebc2c-ee4c-412d-84a3-26ce3b83839a",
		source_clock_id=>"",
		divisor=>0,
		period=>"30517578125",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_151,
		dig_domain_out=>open);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"76ca731f-9ed7-4c0a-817d-21c044d6eab2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"940a8260-333c-47c2-a5f0-313eac0a5ab9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49a1a199-355d-4a8d-9e15-7de37910c708",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fcc8a0ba-88d1-4df7-9019-b975d94560f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_9_net_0),
		siovref=>(tmpSIOVREF__Pin_9_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_9_net_0);
Pin_49:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5c04db94-6ed9-4b5d-962b-f09acb5f22b9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_49_net_0),
		analog=>Net_923,
		io=>(tmpIO_0__Pin_49_net_0),
		siovref=>(tmpSIOVREF__Pin_49_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_49_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7e07af6c-c3f8-446b-a8ac-66b53eb7e4f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_424,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba8dbe14-ff50-4aa1-a316-238fb8403be7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_17_net_0),
		siovref=>(tmpSIOVREF__Pin_17_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_17_net_0);
\PWM_3:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_500,
		kill=>Net_430,
		enable=>tmpOE__Pin_80_net_0,
		capture=>Net_430,
		timer_reset=>Net_430,
		tc=>\PWM_3:Net_63\,
		compare=>Net_484,
		interrupt=>\PWM_3:Net_54\);
Pin_44:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"38ef03b8-7b46-4abe-98d2-f26941d261b7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_44_net_0),
		analog=>Net_917,
		io=>(tmpIO_0__Pin_44_net_0),
		siovref=>(tmpSIOVREF__Pin_44_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_44_net_0);
Pin_45:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_45_net_0),
		analog=>Net_918,
		io=>(tmpIO_0__Pin_45_net_0),
		siovref=>(tmpSIOVREF__Pin_45_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_45_net_0);
\ADC_SAR_Seq:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1023, Net_1022, Net_1021, Net_1020,
			Net_1019, Net_1018, Net_1017, Net_1016,
			Net_1015, Net_1014, Net_1013, Net_1012,
			Net_1011, Net_1010, Net_1009, Net_1008,
			Net_1007, Net_1005, Net_1003, Net_1002,
			Net_1000, Net_998, Net_997, Net_995,
			Net_993, Net_992, Net_990, Net_988,
			Net_987, Net_985, Net_983, Net_982,
			Net_980, Net_978, Net_977, Net_975,
			Net_973, Net_972, Net_970, Net_968,
			Net_967, Net_965, Net_963, Net_962,
			Net_960, Net_958, Net_957, Net_955,
			Net_953, Net_952, Net_950, Net_948,
			Net_947, Net_945, Net_943, Net_942,
			Net_940, Net_938, Net_923, Net_922,
			Net_920, Net_919, Net_918, Net_917),
		hw_ctrl_en=>(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_248\,
		signal2=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR_Seq:Net_2803\,
		vminus=>\ADC_SAR_Seq:SAR:Net_126\,
		ext_pin=>\ADC_SAR_Seq:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR_Seq:SAR:Net_257\,
		vref=>\ADC_SAR_Seq:SAR:Net_248\,
		clock=>\ADC_SAR_Seq:clock\,
		pump_clock=>\ADC_SAR_Seq:clock\,
		sof_udb=>Net_430,
		clk_udb=>Net_430,
		vp_ctl_udb=>(Net_430, Net_430, Net_430, Net_430),
		vn_ctl_udb=>(Net_430, Net_430, Net_430, Net_430),
		irq=>\ADC_SAR_Seq:SAR:Net_252\,
		next_out=>Net_927,
		data_out=>(\ADC_SAR_Seq:SAR:Net_207_11\, \ADC_SAR_Seq:SAR:Net_207_10\, \ADC_SAR_Seq:SAR:Net_207_9\, \ADC_SAR_Seq:SAR:Net_207_8\,
			\ADC_SAR_Seq:SAR:Net_207_7\, \ADC_SAR_Seq:SAR:Net_207_6\, \ADC_SAR_Seq:SAR:Net_207_5\, \ADC_SAR_Seq:SAR:Net_207_4\,
			\ADC_SAR_Seq:SAR:Net_207_3\, \ADC_SAR_Seq:SAR:Net_207_2\, \ADC_SAR_Seq:SAR:Net_207_1\, \ADC_SAR_Seq:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR_Seq:Net_3830\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_215\,
		signal2=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_126\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_209\);
\ADC_SAR_Seq:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:SAR:Net_257\,
		signal2=>\ADC_SAR_Seq:SAR:Net_149\);
\ADC_SAR_Seq:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_255\);
\ADC_SAR_Seq:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_Seq:SAR:Net_235\);
\ADC_SAR_Seq:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_Seq:SAR:Net_368\);
\ADC_SAR_Seq:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_Seq:Net_2803\,
		signal2=>\ADC_SAR_Seq:V_single\);
\ADC_SAR_Seq:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\);
\ADC_SAR_Seq:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR_Seq:clock\,
		enable=>tmpOE__Pin_80_net_0,
		clock_out=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\);
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_430,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR_Seq:bSAR_SEQ:control_7\, \ADC_SAR_Seq:bSAR_SEQ:control_6\, \ADC_SAR_Seq:bSAR_SEQ:control_5\, \ADC_SAR_Seq:bSAR_SEQ:control_4\,
			\ADC_SAR_Seq:bSAR_SEQ:control_3\, \ADC_SAR_Seq:bSAR_SEQ:control_2\, \ADC_SAR_Seq:bSAR_SEQ:load_period\, \ADC_SAR_Seq:bSAR_SEQ:enable\));
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000101",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		reset=>Net_430,
		load=>\ADC_SAR_Seq:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR_Seq:bSAR_SEQ:count_6\, \ADC_SAR_Seq:ch_addr_5\, \ADC_SAR_Seq:ch_addr_4\, \ADC_SAR_Seq:ch_addr_3\,
			\ADC_SAR_Seq:ch_addr_2\, \ADC_SAR_Seq:ch_addr_1\, \ADC_SAR_Seq:ch_addr_0\),
		tc=>\ADC_SAR_Seq:bSAR_SEQ:cnt_tc\);
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>Net_430,
		clock=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		status=>(Net_430, Net_430, Net_430, Net_430,
			Net_430, Net_430, Net_430, Net_928));
\ADC_SAR_Seq:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cdc75c4f-d9d9-488a-ace1-efa473b11555/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:clock\,
		dig_domain_out=>open);
\ADC_SAR_Seq:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3830\,
		trq=>Net_430,
		nrq=>\ADC_SAR_Seq:Net_3698\);
\ADC_SAR_Seq:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR_Seq:Net_3698\,
		trq=>Net_430,
		nrq=>\ADC_SAR_Seq:nrq\);
\ADC_SAR_Seq:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cdc75c4f-d9d9-488a-ace1-efa473b11555/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR_Seq:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR_Seq:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_928);
\ADC_SAR_Seq:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR_Seq:Net_3710\,
		sc_in=>\ADC_SAR_Seq:nrq\,
		sc_out=>\ADC_SAR_Seq:Net_3935\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\);
Pin_31:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db13239c-e02f-45a6-94b6-5e8bec3f3964",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_31_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_31_net_0),
		siovref=>(tmpSIOVREF__Pin_31_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_31_net_0);
Pin_27:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9c0c7c21-577c-4cc7-9df5-4ea36639ef1a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_27_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_27_net_0),
		siovref=>(tmpSIOVREF__Pin_27_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_27_net_0);
Pin_46:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"59e58e08-7806-4457-b196-546841063730",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_46_net_0),
		analog=>Net_919,
		io=>(tmpIO_0__Pin_46_net_0),
		siovref=>(tmpSIOVREF__Pin_46_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_46_net_0);
Pin_47:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4cb45a5b-65eb-4357-9012-37e9c426a1a7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_47_net_0),
		analog=>Net_920,
		io=>(tmpIO_0__Pin_47_net_0),
		siovref=>(tmpSIOVREF__Pin_47_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_47_net_0);
Pin_48:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90238372-1bb3-4fdf-b766-873790e9fa8d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>(Net_430),
		fb=>(tmpFB_0__Pin_48_net_0),
		analog=>Net_922,
		io=>(tmpIO_0__Pin_48_net_0),
		siovref=>(tmpSIOVREF__Pin_48_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_48_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c47ade1d-eb15-4a59-a50f-d9d2c582709e",
		source_clock_id=>"",
		divisor=>0,
		period=>"30517578125",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_500,
		dig_domain_out=>open);
Pin_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d2504bd-bbbd-4653-a1d4-35d99b68ef83",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_18_net_0),
		siovref=>(tmpSIOVREF__Pin_18_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_18_net_0);
Pin_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"aae6d419-d2a4-4ebf-a670-52a9d87d0977",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_19_net_0),
		siovref=>(tmpSIOVREF__Pin_19_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_19_net_0);
Pin_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cac2d6aa-6c96-4ec9-8d10-c987b20cf446",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_22_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_22_net_0),
		siovref=>(tmpSIOVREF__Pin_22_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_22_net_0);
Pin_28:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ebf324a-7024-45a6-a0fa-a14963d65693",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_28_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_28_net_0),
		siovref=>(tmpSIOVREF__Pin_28_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_28_net_0);
Pin_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e9854822-6e88-4fde-8004-95e59f3fb9fa",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_16_net_0),
		siovref=>(tmpSIOVREF__Pin_16_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_16_net_0);
Pin_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1e19b4e8-7c9c-4645-b870-7af346e78131",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_25_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_25_net_0),
		siovref=>(tmpSIOVREF__Pin_25_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_25_net_0);
Pin_32:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3ce7bde-7193-4ecd-9ee3-73d94ee72064",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_32_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_32_net_0),
		siovref=>(tmpSIOVREF__Pin_32_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_32_net_0);
Pin_33:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7851eac-b40e-4b86-90d4-5837818e59e5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_33_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_33_net_0),
		siovref=>(tmpSIOVREF__Pin_33_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_33_net_0);
Pin_78:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba75bc7c-e9d3-4430-b09f-586789d50752",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_78_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_78_net_0),
		siovref=>(tmpSIOVREF__Pin_78_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_78_net_0);
Pin_79:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f54f923c-9f22-4961-aacd-f1f6be87f55b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Pin_80_net_0),
		y=>Net_484,
		fb=>(tmpFB_0__Pin_79_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_79_net_0),
		siovref=>(tmpSIOVREF__Pin_79_net_0),
		annotation=>(open),
		in_clock=>Net_430,
		in_clock_en=>tmpOE__Pin_80_net_0,
		in_reset=>Net_430,
		out_clock=>Net_430,
		out_clock_en=>tmpOE__Pin_80_net_0,
		out_reset=>Net_430,
		interrupt=>tmpINTERRUPT_0__Pin_79_net_0);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_5\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_4\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_3\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_2\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_1\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:ch_addr_0\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR_Seq:clock\,
		q=>\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>Net_928);
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR_Seq:Net_3710\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR_Seq:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\);

END R_T_L;
