;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @0, -500
	CMP @121, 106
	SLT 210, 50
	DJN -0, 50
	SLT 210, 50
	DJN -1, @-20
	JMN @912, #10
	SUB #0, @1
	JMN @12, #10
	MOV #0, -500
	MOV -7, <-20
	SUB @121, 106
	MOV -1, <-20
	ADD 210, 60
	MOV -1, <-20
	JMN -100, 19
	JMN -100, 19
	JMN -100, 19
	DJN -1, @-20
	DJN 0, #0
	JMN <0, 193
	MOV -1, <-20
	SUB @127, 106
	SUB #0, -2
	SUB #0, -2
	JMN @12, #-18
	DJN @12, #30
	DJN @12, #30
	SUB #0, -2
	ADD 30, 9
	SUB #0, -2
	SUB #0, -2
	MOV @121, 105
	SUB #0, -2
	JMZ 530, 101
	SUB #0, -2
	SUB @121, 106
	SUB @121, 706
	JMP -1, @-26
	SUB #0, -2
	MOV -1, <-20
	MOV @121, 105
	SUB #12, @30
	SLT 721, 0
	SUB #0, -2
	SUB -100, -19
	JMP 100, 10
	SUB <12, @10
	ADD 100, 10
	SUB <12, @10
	ADD 100, 10
	SUB @-127, 100
