# Introduction

This macro library guide supports the<br /> SmartFusion® 2 FPGA and IGLOO® 2 FPGA families. See the Microchip<br /> website for macro guides for other families.

This guide follows a naming convention for sequential<br /> macros that is unambiguous and extensible, making it possible to<br /> understand the function of the macros by their name alone.

The first two mandatory characters of the macro name<br /> indicates the basic macro function:

-   DF—D-type flip-flop
-   DL—D-type latch

The next mandatory character indicates the output<br /> polarity:

-   I—Output inverted \(QN with bubble\)
-   N—Output non-inverted \(Q without bubble\)

The next mandatory number indicates the polarity of the<br /> clock or gate:

-   1—Rising edge-triggered flip-flop or transparent high latch \(non-bubbled\)
-   0—Falling edge-triggered flip-flop or transparent low latch \(bubbled\)

The next two optional characters indicate the polarity<br /> of the Enable pin, if present:

-   E0—Active-Low enable \(bubbled\)
-   E1—Active-high enable \(non-bubbled\)

The next two optional characters indicate the polarity<br /> of the asynchronous Preset pin, if present:

-   P0—Active-Low asynchronous preset \(bubbled\)
-   P1—Active-High asynchronous preset \(non-bubbled\)

The next two optional characters indicate the polarity<br /> of the asynchronous Clear pin, if present:

-   C0—Active-Low asynchronous clear \(bubbled\)
-   C1—Active-High asynchronous clear \(non-bubbled\)

All sequential and combinatorial macros \(except MX4 and<br /> XOR8\) use one logic element in the PolarFire® FPGA family.

For example, the macro DFN1E1C0 indicates a D-type<br /> flip-flop \(DF\) with a non-inverted \(N\) Q output,<br /> positive-edge-triggered \(1\), with Active-High Clock Enable \(E1\)<br /> and Active-Low Asychronous Clear \(C0\). See the following<br /> table.

![](GUID-1E0B2068-908B-464E-8C48-F0D3EE5C3989-low.jpg "Naming Convention")

The truth table states in this User Guide are defined as<br /> follows:

|State|Meaning|
|-----|-------|
|0|Logic<br /> 0|
|1|Logic<br /> 1|
|X|Do not Care<br /> \(for Inputs\), Unknown \(for Outputs\)|
|Z|High<br /> Impedance|

User Parameter/Generics

**WARNING\_MSGS\_ON**

This feature enables you to disable the warning messages<br /> display. Default is ON \('True' in VHDL and '1' in Verilog\).

