{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382648475036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382648475039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:01:14 2013 " "Processing started: Thu Oct 24 14:01:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382648475039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382648475039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR " "Command: quartus_map --read_settings_files=on --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382648475039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1382648475595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller/messagerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller/messagerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MessageRom-bhvr " "Found design unit 1: MessageRom-bhvr" {  } { { "LCD_Controller/MessageRom.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/MessageRom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476012 ""} { "Info" "ISGN_ENTITY_NAME" "1 MessageRom " "Found entity 1: MessageRom" {  } { { "LCD_Controller/MessageRom.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/MessageRom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller/lcdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller/lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDController-MealyModel " "Found design unit 1: LCDController-MealyModel" {  } { { "LCD_Controller/LCDController.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCDController.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476015 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "LCD_Controller/LCDController.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCDController.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller/lcd_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller/lcd_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRIVER-behaviour " "Found design unit 1: LCD_DRIVER-behaviour" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476018 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER " "Found entity 1: LCD_DRIVER" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller/lcd_display_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller/lcd_display_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display_Controller " "Found entity 1: LCD_Display_Controller" {  } { { "LCD_Controller/LCD_Display_Controller.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display_Controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller/lcd_display.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller/lcd_display.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Controller/LCD_Display.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tape_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tape_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tape_Counter-BEHAVIORAL " "Found design unit 1: Tape_Counter-BEHAVIORAL" {  } { { "Tape_Counter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Tape_Counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tape_Counter " "Found entity 1: Tape_Counter" {  } { { "Tape_Counter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Tape_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisplaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDisplayDriver-Behavioural " "Found design unit 1: HexDisplayDriver-Behavioural" {  } { { "HexDisplayDriver.vhd" "" { Text "C:/Users/esecules/Documents/VCR/HexDisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476035 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexDisplayDriver " "Found entity 1: HexDisplayDriver" {  } { { "HexDisplayDriver.vhd" "" { Text "C:/Users/esecules/Documents/VCR/HexDisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_formatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_formatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_FORMATTER-BEHAVIORAL " "Found design unit 1: TIME_FORMATTER-BEHAVIORAL" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476038 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_FORMATTER " "Found entity 1: TIME_FORMATTER" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_adjuster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequency_adjuster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Frequency_Adjuster-BEHAVIORAL " "Found design unit 1: Frequency_Adjuster-BEHAVIORAL" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Adjuster " "Found entity 1: Frequency_Adjuster" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_tape_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vcr_tape_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VCR_Tape_Counter " "Found entity 1: VCR_Tape_Counter" {  } { { "VCR_Tape_Counter.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIN_TO_BCD-BEHAVIORAL " "Found design unit 1: BIN_TO_BCD-BEHAVIORAL" {  } { { "BIN_TO_BCD.vhd" "" { Text "C:/Users/esecules/Documents/VCR/BIN_TO_BCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476045 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIN_TO_BCD " "Found entity 1: BIN_TO_BCD" {  } { { "BIN_TO_BCD.vhd" "" { Text "C:/Users/esecules/Documents/VCR/BIN_TO_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vcr_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vcr_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VCR_CONTROLLER-Mealy " "Found design unit 1: VCR_CONTROLLER-Mealy" {  } { { "VCR_controller.vhd" "" { Text "C:/Users/esecules/Documents/VCR/VCR_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476048 ""} { "Info" "ISGN_ENTITY_NAME" "1 VCR_CONTROLLER " "Found entity 1: VCR_CONTROLLER" {  } { { "VCR_controller.vhd" "" { Text "C:/Users/esecules/Documents/VCR/VCR_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_vcr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_vcr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_level_VCR " "Found entity 1: Top_level_VCR" {  } { { "Top_level_VCR.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648476050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648476050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_level_VCR " "Elaborating entity \"Top_level_VCR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1382648476132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display_Controller LCD_Display_Controller:inst6 " "Elaborating entity \"LCD_Display_Controller\" for hierarchy \"LCD_Display_Controller:inst6\"" {  } { { "Top_level_VCR.bdf" "inst6" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { 240 520 840 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display_Controller:inst6\|LCD_Display:inst " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display_Controller:inst6\|LCD_Display:inst\"" {  } { { "LCD_Controller/LCD_Display_Controller.bdf" "inst" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display_Controller.bdf" { { 232 472 744 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRIVER LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst " "Elaborating entity \"LCD_DRIVER\" for hierarchy \"LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\"" {  } { { "LCD_Controller/LCD_Display.bdf" "inst" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { { 0 1568 1776 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDController LCD_Display_Controller:inst6\|LCD_Display:inst\|LCDController:inst1 " "Elaborating entity \"LCDController\" for hierarchy \"LCD_Display_Controller:inst6\|LCD_Display:inst\|LCDController:inst1\"" {  } { { "LCD_Controller/LCD_Display.bdf" "inst1" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { { 88 912 1176 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageRom LCD_Display_Controller:inst6\|LCD_Display:inst\|MessageRom:inst2 " "Elaborating entity \"MessageRom\" for hierarchy \"LCD_Display_Controller:inst6\|LCD_Display:inst\|MessageRom:inst2\"" {  } { { "LCD_Controller/LCD_Display.bdf" "inst2" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { { 120 1272 1480 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCR_CONTROLLER VCR_CONTROLLER:inst " "Elaborating entity \"VCR_CONTROLLER\" for hierarchy \"VCR_CONTROLLER:inst\"" {  } { { "Top_level_VCR.bdf" "inst" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { 40 112 320 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476197 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "protected VCR_controller.vhd(67) " "VHDL Process Statement warning at VCR_controller.vhd(67): signal \"protected\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VCR_controller.vhd" "" { Text "C:/Users/esecules/Documents/VCR/VCR_controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382648476214 "|Top_level_VCR|VCR_CONTROLLER:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "protected VCR_controller.vhd(111) " "VHDL Process Statement warning at VCR_controller.vhd(111): signal \"protected\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VCR_controller.vhd" "" { Text "C:/Users/esecules/Documents/VCR/VCR_controller.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382648476214 "|Top_level_VCR|VCR_CONTROLLER:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCR_Tape_Counter VCR_Tape_Counter:inst2 " "Elaborating entity \"VCR_Tape_Counter\" for hierarchy \"VCR_Tape_Counter:inst2\"" {  } { { "Top_level_VCR.bdf" "inst2" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { 56 512 696 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDisplayDriver VCR_Tape_Counter:inst2\|HexDisplayDriver:inst9 " "Elaborating entity \"HexDisplayDriver\" for hierarchy \"VCR_Tape_Counter:inst2\|HexDisplayDriver:inst9\"" {  } { { "VCR_Tape_Counter.bdf" "inst9" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { { 472 1088 1360 552 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_TO_BCD VCR_Tape_Counter:inst2\|BIN_TO_BCD:inst16 " "Elaborating entity \"BIN_TO_BCD\" for hierarchy \"VCR_Tape_Counter:inst2\|BIN_TO_BCD:inst16\"" {  } { { "VCR_Tape_Counter.bdf" "inst16" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { { 424 808 992 504 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_FORMATTER VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2 " "Elaborating entity \"TIME_FORMATTER\" for hierarchy \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\"" {  } { { "VCR_Tape_Counter.bdf" "inst2" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { { 152 584 768 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seconds Time_Formatter.vhd(23) " "VHDL Process Statement warning at Time_Formatter.vhd(23): signal \"seconds\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382648476223 "|VCR_Tape_Counter|TIME_FORMATTER:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "minutes Time_Formatter.vhd(25) " "VHDL Process Statement warning at Time_Formatter.vhd(25): signal \"minutes\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1382648476223 "|VCR_Tape_Counter|TIME_FORMATTER:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tape_Counter VCR_Tape_Counter:inst2\|Tape_Counter:inst " "Elaborating entity \"Tape_Counter\" for hierarchy \"VCR_Tape_Counter:inst2\|Tape_Counter:inst\"" {  } { { "VCR_Tape_Counter.bdf" "inst" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { { 152 376 576 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Adjuster VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13 " "Elaborating entity \"Frequency_Adjuster\" for hierarchy \"VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\"" {  } { { "VCR_Tape_Counter.bdf" "inst13" { Schematic "C:/Users/esecules/Documents/VCR/VCR_Tape_Counter.bdf" { { 96 160 328 176 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648476227 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Conversion Frequency_Adjuster.vhd(19) " "VHDL Process Statement warning at Frequency_Adjuster.vhd(19): inferring latch(es) for signal or variable \"Conversion\", which holds its previous value in one or more paths through the process" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1382648476228 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[0\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[0\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[1\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[1\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[2\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[2\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[3\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[3\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[4\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[4\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[5\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[5\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[6\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[6\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[7\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[7\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[8\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[8\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[9\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[9\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[10\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[10\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[11\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[11\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[12\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[12\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[13\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[13\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[14\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[14\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[15\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[15\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[16\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[16\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[17\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[17\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[18\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[18\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476229 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[19\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[19\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[20\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[20\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[21\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[21\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[22\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[22\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[23\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[23\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Conversion\[24\] Frequency_Adjuster.vhd(22) " "Inferred latch for \"Conversion\[24\]\" at Frequency_Adjuster.vhd(22)" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1382648476230 "|Top_level_VCR|VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Div1\"" {  } { { "Time_Formatter.vhd" "Div1" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Div0\"" {  } { { "Time_Formatter.vhd" "Div0" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Mod1\"" {  } { { "Time_Formatter.vhd" "Mod1" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477058 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|Mod0\"" {  } { { "Time_Formatter.vhd" "Mod0" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477058 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1382648477058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div1\"" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477096 ""}  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382648477096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div0\"" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477358 ""}  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382648477358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\"" {  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648477372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1 " "Instantiated megafunction \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1382648477372 ""}  } { { "Time_Formatter.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Time_Formatter.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1382648477372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s7m " "Found entity 1: lpm_divide_s7m" {  } { { "db/lpm_divide_s7m.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/lpm_divide_s7m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1382648477487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1382648477487 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VCR_controller.vhd" "" { Text "C:/Users/esecules/Documents/VCR/VCR_controller.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1382648478055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1382648478056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Top_level_VCR.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { 264 896 1072 280 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382648481807 "|Top_level_VCR|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Top_level_VCR.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { 280 896 1072 296 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1382648481807 "|Top_level_VCR|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1382648481807 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[3\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[3\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[6\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[6\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[11\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[11\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[13\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[13\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[14\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[14\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[15\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[15\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[16\] High " "Register LCD_Display_Controller:inst6\|LCD_Display:inst\|LCD_DRIVER:inst\|timeLCDClk\[16\] will power up to High" {  } { { "LCD_Controller/LCD_DRIVER.vhd" "" { Text "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_DRIVER.vhd" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1382648481820 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1382648481820 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[1\]~20 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[1\]~20\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_10_result_int\[1\]~20" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_10_result_int\[0\]~22" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_11_result_int\[0\]~24" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_12_result_int\[0\]~24 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_12_result_int\[0\]~24\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_12_result_int\[0\]~24" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_13_result_int\[0\]~26 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_13_result_int\[0\]~26\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_13_result_int\[0\]~26" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_14_result_int\[0\]~28 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_14_result_int\[0\]~28\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_14_result_int\[0\]~28" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_15_result_int\[0\]~30 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_15_result_int\[0\]~30\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_15_result_int\[0\]~30" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_16_result_int\[0\]~32 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_16_result_int\[0\]~32\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_16_result_int\[0\]~32" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_17_result_int\[0\]~34 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_17_result_int\[0\]~34\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_17_result_int\[0\]~34" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""} { "Info" "ISCL_SCL_CELL_NAME" "VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_18_result_int\[0\]~36 " "Logic cell \"VCR_Tape_Counter:inst2\|TIME_FORMATTER:inst2\|lpm_divide:Mod1\|lpm_divide_s7m:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_18_result_int\[0\]~36\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_18_result_int\[0\]~36" { Text "C:/Users/esecules/Documents/VCR/db/alt_u_div_85f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648482791 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1382648482791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1382648483227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1382648483227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1942 " "Implemented 1942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1382648483420 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1382648483420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1873 " "Implemented 1873 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1382648483420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1382648483420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382648483506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:01:23 2013 " "Processing ended: Thu Oct 24 14:01:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382648483506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382648483506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382648483506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382648483506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382648484819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382648484823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:01:24 2013 " "Processing started: Thu Oct 24 14:01:24 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382648484823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1382648484823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1382648484824 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1382648484914 ""}
{ "Info" "0" "" "Project  = VCR" {  } {  } 0 0 "Project  = VCR" 0 0 "Fitter" 0 0 1382648484914 ""}
{ "Info" "0" "" "Revision = VCR" {  } {  } 0 0 "Revision = VCR" 0 0 "Fitter" 0 0 1382648484914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1382648485111 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VCR EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"VCR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1382648485137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382648485163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1382648485163 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1382648485256 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1382648485264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382648485741 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1382648485741 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1382648485741 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 3913 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382648485744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 3914 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382648485744 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 3915 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1382648485744 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1382648485744 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1382648486056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VCR.sdc " "Synopsys Design Constraints File file not found: 'VCR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1382648486057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1382648486057 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1382648486070 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382648486125 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Top_level_VCR.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/Top_level_VCR.bdf" { { -80 -160 16 -64 "CLK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382648486125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "Automatically promoted node LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382648486125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13~0 " "Destination node LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13~0" {  } { { "LCD_Controller/LCD_Display.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { { 0 472 536 80 "inst13" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display_Controller:inst6|LCD_Display:inst|inst13~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 3905 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1382648486125 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1382648486125 ""}  } { { "LCD_Controller/LCD_Display.bdf" "" { Schematic "C:/Users/esecules/Documents/VCR/LCD_Controller/LCD_Display.bdf" { { 0 472 536 80 "inst13" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display_Controller:inst6|LCD_Display:inst|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382648486125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "Automatically promoted node VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1382648486126 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp~0 " "Destination node VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp~0" {  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 29 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13|ClkTemp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 3487 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1382648486126 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1382648486126 ""}  } { { "Frequency_Adjuster.vhd" "" { Text "C:/Users/esecules/Documents/VCR/Frequency_Adjuster.vhd" 29 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VCR_Tape_Counter:inst2|Frequency_Adjuster:inst13|ClkTemp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1382648486126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1382648486299 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382648486300 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1382648486300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382648486301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1382648486302 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1382648486304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1382648486304 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1382648486304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1382648486305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1382648486306 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1382648486306 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state_debug\[0\] " "Node \"state_debug\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state_debug\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382648486342 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state_debug\[1\] " "Node \"state_debug\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state_debug\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1382648486342 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1382648486342 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382648486342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1382648487157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382648487622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1382648487634 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1382648489344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382648489344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1382648489542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/Users/esecules/Documents/VCR/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1382648492110 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1382648492110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382648492884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1382648492886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1382648492886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1382648492924 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382648492928 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RW 0 " "Pin \"RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[7\] 0 " "Pin \"DB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[6\] 0 " "Pin \"DB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[5\] 0 " "Pin \"DB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[4\] 0 " "Pin \"DB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[3\] 0 " "Pin \"DB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[2\] 0 " "Pin \"DB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[1\] 0 " "Pin \"DB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DB\[0\] 0 " "Pin \"DB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[6\] 0 " "Pin \"H0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[5\] 0 " "Pin \"H0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[4\] 0 " "Pin \"H0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[3\] 0 " "Pin \"H0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[2\] 0 " "Pin \"H0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[1\] 0 " "Pin \"H0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[0\] 0 " "Pin \"H0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[6\] 0 " "Pin \"H1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[5\] 0 " "Pin \"H1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[4\] 0 " "Pin \"H1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[3\] 0 " "Pin \"H1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[2\] 0 " "Pin \"H1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[1\] 0 " "Pin \"H1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[0\] 0 " "Pin \"H1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[6\] 0 " "Pin \"M0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[5\] 0 " "Pin \"M0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[4\] 0 " "Pin \"M0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[3\] 0 " "Pin \"M0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[2\] 0 " "Pin \"M0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[1\] 0 " "Pin \"M0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[0\] 0 " "Pin \"M0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[6\] 0 " "Pin \"M1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[5\] 0 " "Pin \"M1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[4\] 0 " "Pin \"M1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[3\] 0 " "Pin \"M1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[2\] 0 " "Pin \"M1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[1\] 0 " "Pin \"M1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[0\] 0 " "Pin \"M1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[6\] 0 " "Pin \"S0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[5\] 0 " "Pin \"S0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[4\] 0 " "Pin \"S0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[3\] 0 " "Pin \"S0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[2\] 0 " "Pin \"S0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[1\] 0 " "Pin \"S0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[0\] 0 " "Pin \"S0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[6\] 0 " "Pin \"S1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[5\] 0 " "Pin \"S1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1382648492972 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1382648492972 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382648493136 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1382648493201 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1382648493399 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1382648493713 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1382648493831 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1382648493832 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/esecules/Documents/VCR/output_files/VCR.fit.smsg " "Generated suppressed messages file C:/Users/esecules/Documents/VCR/output_files/VCR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1382648494021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382648494604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:01:34 2013 " "Processing ended: Thu Oct 24 14:01:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382648494604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382648494604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382648494604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1382648494604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1382648495616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382648495619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:01:35 2013 " "Processing started: Thu Oct 24 14:01:35 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382648495619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1382648495619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1382648495619 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1382648497101 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1382648497156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382648497745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:01:37 2013 " "Processing ended: Thu Oct 24 14:01:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382648497745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382648497745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382648497745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1382648497745 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1382648498406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1382648498900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382648498905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:01:38 2013 " "Processing started: Thu Oct 24 14:01:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382648498905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382648498905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VCR -c VCR " "Command: quartus_sta VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382648498905 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1382648499002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1382648499194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1382648499222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1382648499222 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1382648499354 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VCR.sdc " "Synopsys Design Constraints File file not found: 'VCR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1382648499424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1382648499425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " "create_clock -period 1.000 -name LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499431 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " "create_clock -period 1.000 -name VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499431 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499431 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1382648499437 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1382648499467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1382648499488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.989 " "Worst-case setup slack is -6.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.989       -95.075 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -6.989       -95.075 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.188       -74.042 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "   -4.188       -74.042 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840       -76.656 CLK  " "   -2.840       -76.656 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -5.089 CLK  " "   -2.549        -5.089 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "    0.391         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "    0.391         0.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.443 " "Worst-case recovery slack is -1.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443       -19.575 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -1.443       -19.575 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.450 " "Worst-case removal slack is 1.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.450         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "    1.450         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLK  " "   -1.380       -30.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -0.500       -29.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "   -0.500       -20.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499582 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1382648499885 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1382648499886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1382648499929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.569 " "Worst-case setup slack is -2.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.569       -30.397 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -2.569       -30.397 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -23.823 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "   -1.460       -23.823 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811       -21.110 CLK  " "   -0.811       -21.110 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.592 " "Worst-case hold slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -3.173 CLK  " "   -1.592        -3.173 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "    0.215         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "    0.215         0.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.238 " "Worst-case recovery slack is -0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -1.838 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -0.238        -1.838 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648499989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648499989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.756 " "Worst-case removal slack is 0.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.756         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "    0.756         0.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648500011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -30.380 CLK  " "   -1.380       -30.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -29.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13  " "   -0.500       -29.000 LCD_Display_Controller:inst6\|LCD_Display:inst\|inst13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -20.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp  " "   -0.500       -20.000 VCR_Tape_Counter:inst2\|Frequency_Adjuster:inst13\|ClkTemp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1382648500029 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1382648500352 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1382648500849 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1382648500851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382648501170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:01:41 2013 " "Processing ended: Thu Oct 24 14:01:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382648501170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382648501170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382648501170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382648501170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1382648502229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1382648502233 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 14:01:42 2013 " "Processing started: Thu Oct 24 14:01:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1382648502233 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1382648502233 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VCR -c VCR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VCR -c VCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1382648502233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VCR.vo C:/Users/esecules/Documents/VCR/simulation/modelsim/ simulation " "Generated file VCR.vo in folder \"C:/Users/esecules/Documents/VCR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1382648502866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1382648502987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 24 14:01:42 2013 " "Processing ended: Thu Oct 24 14:01:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1382648502987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1382648502987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1382648502987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382648502987 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1382648503653 ""}
