INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:33:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 buffer35/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.770ns period=3.540ns})
  Destination:            load2/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.770ns period=3.540ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.540ns  (clk rise@3.540ns - clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.646ns (17.319%)  route 3.084ns (82.681%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.023 - 3.540 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=710, unset)          0.508     0.508    buffer35/control/clk
                         FDRE                                         r  buffer35/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer35/control/outputValid_reg/Q
                         net (fo=17, unplaced)        0.472     1.206    buffer60/fifo/buffer35_outs_valid
                         LUT5 (Prop_lut5_I0_O)        0.119     1.325 f  buffer60/fifo/transmitValue_i_5__1/O
                         net (fo=2, unplaced)         0.388     1.713    control_merge2/tehb/control/transmitValue_i_13
                         LUT6 (Prop_lut6_I1_O)        0.043     1.756 f  control_merge2/tehb/control/fullReg_i_5__2/O
                         net (fo=9, unplaced)         0.285     2.041    control_merge0/fork_valid/generateBlocks[0].regblock/outputValid_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     2.084 r  control_merge0/fork_valid/generateBlocks[0].regblock/fullReg_i_2__3/O
                         net (fo=11, unplaced)        0.423     2.507    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_19
                         LUT6 (Prop_lut6_I2_O)        0.043     2.550 f  control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_i_2__4/O
                         net (fo=13, unplaced)        0.294     2.844    control_merge1/fork_valid/generateBlocks[1].regblock/transmitValue_reg_8
                         LUT4 (Prop_lut4_I2_O)        0.043     2.887 r  control_merge1/fork_valid/generateBlocks[1].regblock/A_loadEn_INST_0_i_6/O
                         net (fo=15, unplaced)        0.297     3.184    buffer17/control/outs_reg[1]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.227 r  buffer17/control/B_storeEn_INST_0_i_1/O
                         net (fo=49, unplaced)        0.326     3.553    fork11/control/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT5 (Prop_lut5_I1_O)        0.043     3.596 f  fork11/control/generateBlocks[0].regblock/fullReg_i_3__4/O
                         net (fo=8, unplaced)         0.282     3.878    fork10/control/generateBlocks[0].regblock/dataReg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     3.921 r  fork10/control/generateBlocks[0].regblock/dataReg[31]_i_1/O
                         net (fo=32, unplaced)        0.317     4.238    load2/data_tehb/E[0]
                         FDRE                                         r  load2/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.540     3.540 r  
                                                      0.000     3.540 r  clk (IN)
                         net (fo=710, unset)          0.483     4.023    load2/data_tehb/clk
                         FDRE                                         r  load2/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     4.023    
                         clock uncertainty           -0.035     3.987    
                         FDRE (Setup_fdre_C_CE)      -0.192     3.795    load2/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.795    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                 -0.443    




