$date
  Tue Sep 12 14:40:21 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_stacionarni_reg $end
$var reg 1 ! clk_in $end
$var reg 1 " clr_in $end
$var reg 1 # ld_in $end
$var reg 10 $ dat_in[9:0] $end
$var reg 10 % dat_out[9:0] $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 1 ' clr $end
$var reg 1 ( ld $end
$var reg 10 ) data_in[9:0] $end
$var reg 10 * data_out[9:0] $end
$var reg 10 + stanje[9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
b0000000000 $
b0000000000 %
0&
1'
0(
b0000000000 )
b0000000000 *
b0000000000 +
#1000000
1!
0"
1&
0'
#1100000
1#
1(
#2000000
0!
b0000000001 $
0&
b0000000001 )
#2100000
0#
0(
#2200000
1#
1(
#3000000
1!
b0000000100 $
b0000000100 %
1&
b0000000100 )
b0000000100 *
b0000000100 +
#3100000
0#
0(
#3200000
1#
1(
#4000000
0!
b0010010010 $
0&
b0010010010 )
#4100000
0#
0(
#4200000
1#
1(
#5000000
1!
b0101001010 $
b0101001010 %
1&
b0101001010 )
b0101001010 *
b0101001010 +
#5100000
0#
0(
#5200000
1#
1(
#6000000
0!
1"
0#
b1010101001 $
b0000000000 %
0&
1'
0(
b1010101001 )
b0000000000 *
b0000000000 +
