

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i2_l_j1'
================================================================
* Date:           Tue Sep  5 09:33:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i2_l_j1  |      154|      154|        12|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 15 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 16 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten19"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body25.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i8 %indvar_flatten19" [bert_layer.cpp:57]   --->   Operation 22 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln57 = icmp_eq  i8 %indvar_flatten19_load, i8 144" [bert_layer.cpp:57]   --->   Operation 23 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln57_1 = add i8 %indvar_flatten19_load, i8 1" [bert_layer.cpp:57]   --->   Operation 24 'add' 'add_ln57_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc38.i, void %for.inc.i14.preheader.exitStub" [bert_layer.cpp:57]   --->   Operation 25 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j1_load = load i4 %j1" [bert_layer.cpp:58]   --->   Operation 26 'load' 'j1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i2_load = load i4 %i2" [bert_layer.cpp:57]   --->   Operation 27 'load' 'i2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln57 = add i4 %i2_load, i4 1" [bert_layer.cpp:57]   --->   Operation 28 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln58 = icmp_eq  i4 %j1_load, i4 12" [bert_layer.cpp:58]   --->   Operation 29 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln57 = select i1 %icmp_ln58, i4 0, i4 %j1_load" [bert_layer.cpp:57]   --->   Operation 30 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.02ns)   --->   "%select_ln57_1 = select i1 %icmp_ln58, i4 %add_ln57, i4 %i2_load" [bert_layer.cpp:57]   --->   Operation 31 'select' 'select_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i4 %select_ln57_1" [bert_layer.cpp:57]   --->   Operation 32 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast9_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln57_1, i32 2, i32 3" [bert_layer.cpp:57]   --->   Operation 33 'partselect' 'p_cast9_mid2_v' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.95ns)   --->   "%switch_ln63 = switch i2 %trunc_ln57, void %arrayidx342.i23.case.3, i2 0, void %arrayidx342.i23.case.0, i2 1, void %arrayidx342.i23.case.1, i2 2, void %arrayidx342.i23.case.2" [bert_layer.cpp:63]   --->   Operation 34 'switch' 'switch_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.95>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln58 = add i4 %select_ln57, i4 1" [bert_layer.cpp:58]   --->   Operation 35 'add' 'add_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %add_ln57_1, i8 %indvar_flatten19" [bert_layer.cpp:58]   --->   Operation 36 'store' 'store_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln58 = store i4 %select_ln57_1, i4 %i2" [bert_layer.cpp:58]   --->   Operation 37 'store' 'store_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln58 = store i4 %add_ln58, i4 %j1" [bert_layer.cpp:58]   --->   Operation 38 'store' 'store_ln58' <Predicate = (!icmp_ln57)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.body25.i" [bert_layer.cpp:58]   --->   Operation 39 'br' 'br_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast9_mid2_v, i4 0" [bert_layer.cpp:60]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast9_mid2_v, i2 0" [bert_layer.cpp:60]   --->   Operation 41 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %tmp_24" [bert_layer.cpp:60]   --->   Operation 42 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln60 = sub i6 %tmp_s, i6 %zext_ln60" [bert_layer.cpp:60]   --->   Operation 43 'sub' 'sub_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i4 %select_ln57" [bert_layer.cpp:60]   --->   Operation 44 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln60 = add i6 %sub_ln60, i6 %zext_ln60_1" [bert_layer.cpp:60]   --->   Operation 45 'add' 'add_ln60' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i6 %add_ln60" [bert_layer.cpp:60]   --->   Operation 46 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:60]   --->   Operation 47 'getelementptr' 'outp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%outp_V_1_addr = getelementptr i24 %outp_V_1, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:60]   --->   Operation 48 'getelementptr' 'outp_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%outp_V_2_addr = getelementptr i24 %outp_V_2, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:60]   --->   Operation 49 'getelementptr' 'outp_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%outp_V_3_addr = getelementptr i24 %outp_V_3, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:60]   --->   Operation 50 'getelementptr' 'outp_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:63]   --->   Operation 51 'getelementptr' 'v100_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%v100_1_addr = getelementptr i32 %v100_1, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:63]   --->   Operation 52 'getelementptr' 'v100_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%v100_2_addr = getelementptr i32 %v100_2, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:63]   --->   Operation 53 'getelementptr' 'v100_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%v100_3_addr = getelementptr i32 %v100_3, i64 0, i64 %zext_ln60_2" [bert_layer.cpp:63]   --->   Operation 54 'getelementptr' 'v100_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (2.32ns)   --->   "%outp_V_load = load i6 %outp_V_addr" [bert_layer.cpp:60]   --->   Operation 55 'load' 'outp_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%outp_V_1_load = load i6 %outp_V_1_addr" [bert_layer.cpp:60]   --->   Operation 56 'load' 'outp_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%outp_V_2_load = load i6 %outp_V_2_addr" [bert_layer.cpp:60]   --->   Operation 57 'load' 'outp_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%outp_V_3_load = load i6 %outp_V_3_addr" [bert_layer.cpp:60]   --->   Operation 58 'load' 'outp_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 59 [1/2] (2.32ns)   --->   "%outp_V_load = load i6 %outp_V_addr" [bert_layer.cpp:60]   --->   Operation 59 'load' 'outp_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%outp_V_1_load = load i6 %outp_V_1_addr" [bert_layer.cpp:60]   --->   Operation 60 'load' 'outp_V_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%outp_V_2_load = load i6 %outp_V_2_addr" [bert_layer.cpp:60]   --->   Operation 61 'load' 'outp_V_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 62 [1/2] (2.32ns)   --->   "%outp_V_3_load = load i6 %outp_V_3_addr" [bert_layer.cpp:60]   --->   Operation 62 'load' 'outp_V_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 36> <RAM>
ST_3 : Operation 63 [1/1] (1.82ns)   --->   "%v46_V = mux i24 @_ssdm_op_Mux.ap_auto.4i24.i2, i24 %outp_V_load, i24 %outp_V_1_load, i24 %outp_V_2_load, i24 %outp_V_3_load, i2 %trunc_ln57" [bert_layer.cpp:60]   --->   Operation 63 'mux' 'v46_V' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %v46_V, i32 23"   --->   Operation 64 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 65 [1/1] (2.45ns)   --->   "%icmp_ln1136 = icmp_eq  i24 %v46_V, i24 0"   --->   Operation 65 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, i24 %v46_V"   --->   Operation 66 'sub' 'tmp_V' <Predicate = (p_Result_39)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%tmp_V_2 = select i1 %p_Result_39, i24 %tmp_V, i24 %v46_V"   --->   Operation 67 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_2, i32 23, i32 0"   --->   Operation 68 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_40 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %p_Result_s"   --->   Operation 69 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i25 %p_Result_40"   --->   Operation 70 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 71 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 24, i32 %l"   --->   Operation 72 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 73 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 74 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 75 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.00>
ST_5 : Operation 76 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 76 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 77 'partselect' 'tmp' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 78 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 17, i5 %trunc_ln1148"   --->   Operation 79 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 80 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i24 16777215, i24 %zext_ln1148"   --->   Operation 81 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_35 = and i24 %tmp_V_2, i24 %lshr_ln1148"   --->   Operation 82 'and' 'p_Result_35' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i24 %p_Result_35, i24 0"   --->   Operation 83 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 84 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 85 'bitselect' 'tmp_27' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1150 = xor i1 %tmp_27, i1 1"   --->   Operation 86 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (2.31ns)   --->   "%add_ln1150 = add i24 %trunc_ln1145, i24 16777192"   --->   Operation 87 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_2, i24 %add_ln1150"   --->   Operation 88 'bitselect' 'p_Result_36' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1150 = and i1 %p_Result_36, i1 %xor_ln1150"   --->   Operation 89 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 90 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 91 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_5 : Operation 92 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 92 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i24 %tmp_V_2"   --->   Operation 93 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 94 'add' 'add_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 95 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 96 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 97 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 98 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 99 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 100 'select' 'm_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1162 = zext i2 %or_ln"   --->   Operation 101 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1162"   --->   Operation 102 'add' 'm_3' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 103 'partselect' 'm_4' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 104 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_4"   --->   Operation 105 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_37, i8 127, i8 126"   --->   Operation 106 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 8, i8 %trunc_ln1144"   --->   Operation 107 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 108 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_39, i8 %add_ln1170"   --->   Operation 109 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_41 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_3, i32 23, i32 31"   --->   Operation 110 'partset' 'p_Result_41' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_41"   --->   Operation 111 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 112 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_8 : Operation 113 [4/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 113 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 114 [3/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 114 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 115 [2/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 115 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.40>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_norm_i2_l_j1_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:59]   --->   Operation 118 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [bert_layer.cpp:58]   --->   Operation 119 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/4] (5.70ns)   --->   "%phitmp = fmul i32 %bitcast_ln810, i32 0.125"   --->   Operation 120 'fmul' 'phitmp' <Predicate = (!icmp_ln1136)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.69ns)   --->   "%v48 = select i1 %icmp_ln1136, i32 0, i32 %phitmp"   --->   Operation 121 'select' 'v48' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %v48, i6 %v100_2_addr" [bert_layer.cpp:63]   --->   Operation 122 'store' 'store_ln63' <Predicate = (trunc_ln57 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx342.i23.exit" [bert_layer.cpp:63]   --->   Operation 123 'br' 'br_ln63' <Predicate = (trunc_ln57 == 2)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %v48, i6 %v100_1_addr" [bert_layer.cpp:63]   --->   Operation 124 'store' 'store_ln63' <Predicate = (trunc_ln57 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx342.i23.exit" [bert_layer.cpp:63]   --->   Operation 125 'br' 'br_ln63' <Predicate = (trunc_ln57 == 1)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %v48, i6 %v100_addr" [bert_layer.cpp:63]   --->   Operation 126 'store' 'store_ln63' <Predicate = (trunc_ln57 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx342.i23.exit" [bert_layer.cpp:63]   --->   Operation 127 'br' 'br_ln63' <Predicate = (trunc_ln57 == 0)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %v48, i6 %v100_3_addr" [bert_layer.cpp:63]   --->   Operation 128 'store' 'store_ln63' <Predicate = (trunc_ln57 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx342.i23.exit" [bert_layer.cpp:63]   --->   Operation 129 'br' 'br_ln63' <Predicate = (trunc_ln57 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outp_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outp_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outp_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v100]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v100_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v100_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v100_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 0100000000000]
i2                    (alloca           ) [ 0100000000000]
indvar_flatten19      (alloca           ) [ 0100000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten19_load (load             ) [ 0000000000000]
icmp_ln57             (icmp             ) [ 0111111111110]
add_ln57_1            (add              ) [ 0000000000000]
br_ln57               (br               ) [ 0000000000000]
j1_load               (load             ) [ 0000000000000]
i2_load               (load             ) [ 0000000000000]
add_ln57              (add              ) [ 0000000000000]
icmp_ln58             (icmp             ) [ 0000000000000]
select_ln57           (select           ) [ 0110000000000]
select_ln57_1         (select           ) [ 0000000000000]
trunc_ln57            (trunc            ) [ 0111111111111]
p_cast9_mid2_v        (partselect       ) [ 0110000000000]
switch_ln63           (switch           ) [ 0000000000000]
add_ln58              (add              ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
store_ln58            (store            ) [ 0000000000000]
br_ln58               (br               ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
tmp_24                (bitconcatenate   ) [ 0000000000000]
zext_ln60             (zext             ) [ 0000000000000]
sub_ln60              (sub              ) [ 0000000000000]
zext_ln60_1           (zext             ) [ 0000000000000]
add_ln60              (add              ) [ 0000000000000]
zext_ln60_2           (zext             ) [ 0000000000000]
outp_V_addr           (getelementptr    ) [ 0101000000000]
outp_V_1_addr         (getelementptr    ) [ 0101000000000]
outp_V_2_addr         (getelementptr    ) [ 0101000000000]
outp_V_3_addr         (getelementptr    ) [ 0101000000000]
v100_addr             (getelementptr    ) [ 0101111111111]
v100_1_addr           (getelementptr    ) [ 0101111111111]
v100_2_addr           (getelementptr    ) [ 0101111111111]
v100_3_addr           (getelementptr    ) [ 0101111111111]
outp_V_load           (load             ) [ 0000000000000]
outp_V_1_load         (load             ) [ 0000000000000]
outp_V_2_load         (load             ) [ 0000000000000]
outp_V_3_load         (load             ) [ 0000000000000]
v46_V                 (mux              ) [ 0100100000000]
p_Result_39           (bitselect        ) [ 0100111100000]
icmp_ln1136           (icmp             ) [ 0100011111110]
tmp_V                 (sub              ) [ 0000000000000]
tmp_V_2               (select           ) [ 0100011000000]
p_Result_s            (partselect       ) [ 0000000000000]
p_Result_40           (bitconcatenate   ) [ 0000000000000]
sext_ln1244           (sext             ) [ 0000000000000]
l                     (cttz             ) [ 0000000000000]
sub_ln1145            (sub              ) [ 0100011000000]
trunc_ln1145          (trunc            ) [ 0100010000000]
trunc_ln1148          (trunc            ) [ 0100010000000]
trunc_ln1144          (trunc            ) [ 0100011100000]
lsb_index             (add              ) [ 0000000000000]
tmp                   (partselect       ) [ 0000000000000]
icmp_ln1147           (icmp             ) [ 0000000000000]
sub_ln1148            (sub              ) [ 0000000000000]
zext_ln1148           (zext             ) [ 0000000000000]
lshr_ln1148           (lshr             ) [ 0000000000000]
p_Result_35           (and              ) [ 0000000000000]
icmp_ln1148           (icmp             ) [ 0000000000000]
a                     (and              ) [ 0000000000000]
tmp_27                (bitselect        ) [ 0000000000000]
xor_ln1150            (xor              ) [ 0000000000000]
add_ln1150            (add              ) [ 0000000000000]
p_Result_36           (bitselect        ) [ 0000000000000]
and_ln1150            (and              ) [ 0000000000000]
or_ln1150             (or               ) [ 0000000000000]
or_ln                 (bitconcatenate   ) [ 0100001000000]
icmp_ln1159           (icmp             ) [ 0100001000000]
zext_ln1158           (zext             ) [ 0000000000000]
add_ln1159            (add              ) [ 0000000000000]
zext_ln1159           (zext             ) [ 0000000000000]
lshr_ln1159           (lshr             ) [ 0000000000000]
sub_ln1160            (sub              ) [ 0000000000000]
zext_ln1160           (zext             ) [ 0000000000000]
shl_ln1160            (shl              ) [ 0000000000000]
m_2                   (select           ) [ 0000000000000]
zext_ln1162           (zext             ) [ 0000000000000]
m_3                   (add              ) [ 0000000000000]
m_4                   (partselect       ) [ 0100000100000]
p_Result_37           (bitselect        ) [ 0100000100000]
zext_ln1163           (zext             ) [ 0000000000000]
select_ln1144         (select           ) [ 0000000000000]
sub_ln1165            (sub              ) [ 0000000000000]
add_ln1170            (add              ) [ 0000000000000]
tmp_3                 (bitconcatenate   ) [ 0000000000000]
p_Result_41           (partset          ) [ 0000000000000]
LD                    (trunc            ) [ 0100000010000]
bitcast_ln810         (bitcast          ) [ 0100000001110]
specloopname_ln0      (specloopname     ) [ 0000000000000]
empty                 (speclooptripcount) [ 0000000000000]
specpipeline_ln59     (specpipeline     ) [ 0000000000000]
specloopname_ln58     (specloopname     ) [ 0000000000000]
phitmp                (fmul             ) [ 0000000000000]
v48                   (select           ) [ 0100000000001]
store_ln63            (store            ) [ 0000000000000]
br_ln63               (br               ) [ 0000000000000]
store_ln63            (store            ) [ 0000000000000]
br_ln63               (br               ) [ 0000000000000]
store_ln63            (store            ) [ 0000000000000]
br_ln63               (br               ) [ 0000000000000]
store_ln63            (store            ) [ 0000000000000]
br_ln63               (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outp_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outp_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outp_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v100">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v100_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v100_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v100_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v100_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_norm_i2_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="j1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten19_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="outp_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="outp_V_1_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="24" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_1_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="outp_V_2_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_2_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="outp_V_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_3_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v100_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="v100_1_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_1_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="v100_2_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_2_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="v100_3_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v100_3_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outp_V_load/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outp_V_1_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outp_V_2_load/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outp_V_3_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln63_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="10"/>
<pin id="222" dir="0" index="1" bw="32" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln63_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="10"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln63_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="10"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln63_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="10"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln0_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="indvar_flatten19_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln57_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln57_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j1_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i2_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln57_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln58_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln57_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln57_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="4" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln57_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_cast9_mid2_v_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="0" index="3" bw="3" slack="0"/>
<pin id="318" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast9_mid2_v/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln58_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln58_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln58_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln58_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="1"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_24_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln60_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln60_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln60_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln60_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln60_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="v46_V_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="24" slack="0"/>
<pin id="392" dir="0" index="2" bw="24" slack="0"/>
<pin id="393" dir="0" index="3" bw="24" slack="0"/>
<pin id="394" dir="0" index="4" bw="24" slack="0"/>
<pin id="395" dir="0" index="5" bw="2" slack="2"/>
<pin id="396" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v46_V/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Result_39_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln1136_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="24" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1136/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="1"/>
<pin id="418" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_V_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="0" index="2" bw="24" slack="1"/>
<pin id="424" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_Result_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="0" index="1" bw="24" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="0" index="3" bw="1" slack="0"/>
<pin id="431" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_Result_40_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="25" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="24" slack="0"/>
<pin id="440" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1244_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="25" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1244/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="l_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="25" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sub_ln1145_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1145/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln1145_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1145/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln1148_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1148/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln1144_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1144/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lsb_index_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="0" index="1" bw="6" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="31" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="0" index="3" bw="6" slack="0"/>
<pin id="484" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln1147_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="31" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1147/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sub_ln1148_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="1"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln1148_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="lshr_ln1148_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1148/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_Result_35_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="1"/>
<pin id="512" dir="0" index="1" bw="24" slack="0"/>
<pin id="513" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_35/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln1148_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="24" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1148/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="a_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_27_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln1150_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1150/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="add_ln1150_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="1"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1150/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Result_36_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="24" slack="1"/>
<pin id="549" dir="0" index="2" bw="24" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_36/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln1150_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1150/5 "/>
</bind>
</comp>

<comp id="559" class="1004" name="or_ln1150_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1150/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="2" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="1" slack="0"/>
<pin id="569" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln1159_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1159/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln1158_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="24" slack="2"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1158/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln1159_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="0" index="1" bw="6" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1159/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln1159_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1159/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="lshr_ln1159_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="24" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1159/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sub_ln1160_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2"/>
<pin id="600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1160/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln1160_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1160/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln1160_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="24" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1160/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="m_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="64" slack="0"/>
<pin id="615" dir="0" index="2" bw="64" slack="0"/>
<pin id="616" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_2/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln1162_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1162/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="m_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="2" slack="0"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/6 "/>
</bind>
</comp>

<comp id="628" class="1004" name="m_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="63" slack="0"/>
<pin id="630" dir="0" index="1" bw="64" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="0" index="3" bw="7" slack="0"/>
<pin id="633" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_Result_37_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="0" index="2" bw="6" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/6 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln1163_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="63" slack="1"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1163/7 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln1144_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="8" slack="0"/>
<pin id="652" dir="0" index="2" bw="8" slack="0"/>
<pin id="653" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1144/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="sub_ln1165_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="0"/>
<pin id="658" dir="0" index="1" bw="8" slack="3"/>
<pin id="659" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1165/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln1170_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1170/7 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_3_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="4"/>
<pin id="670" dir="0" index="2" bw="8" slack="0"/>
<pin id="671" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Result_41_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="64" slack="0"/>
<pin id="676" dir="0" index="1" bw="63" slack="0"/>
<pin id="677" dir="0" index="2" bw="9" slack="0"/>
<pin id="678" dir="0" index="3" bw="6" slack="0"/>
<pin id="679" dir="0" index="4" bw="6" slack="0"/>
<pin id="680" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_41/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="LD_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="bitcast_ln810_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln810/8 "/>
</bind>
</comp>

<comp id="694" class="1004" name="v48_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="7"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="0" index="2" bw="32" slack="0"/>
<pin id="698" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v48/11 "/>
</bind>
</comp>

<comp id="701" class="1005" name="j1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="i2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="0"/>
<pin id="710" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="715" class="1005" name="indvar_flatten19_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="722" class="1005" name="icmp_ln57_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="10"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="726" class="1005" name="select_ln57_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="4" slack="1"/>
<pin id="728" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="731" class="1005" name="trunc_ln57_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="2"/>
<pin id="733" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="736" class="1005" name="p_cast9_mid2_v_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="1"/>
<pin id="738" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast9_mid2_v "/>
</bind>
</comp>

<comp id="742" class="1005" name="outp_V_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="outp_V_1_addr_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="1"/>
<pin id="749" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_1_addr "/>
</bind>
</comp>

<comp id="752" class="1005" name="outp_V_2_addr_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="1"/>
<pin id="754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_2_addr "/>
</bind>
</comp>

<comp id="757" class="1005" name="outp_V_3_addr_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="1"/>
<pin id="759" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_3_addr "/>
</bind>
</comp>

<comp id="762" class="1005" name="v100_addr_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="10"/>
<pin id="764" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="v100_addr "/>
</bind>
</comp>

<comp id="767" class="1005" name="v100_1_addr_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="10"/>
<pin id="769" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="v100_1_addr "/>
</bind>
</comp>

<comp id="772" class="1005" name="v100_2_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="10"/>
<pin id="774" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="v100_2_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="v100_3_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="10"/>
<pin id="779" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="v100_3_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="v46_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="24" slack="1"/>
<pin id="784" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v46_V "/>
</bind>
</comp>

<comp id="789" class="1005" name="p_Result_39_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_39 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln1136_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln1136 "/>
</bind>
</comp>

<comp id="800" class="1005" name="tmp_V_2_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="1"/>
<pin id="802" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="807" class="1005" name="sub_ln1145_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1145 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln1145_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="24" slack="1"/>
<pin id="816" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1145 "/>
</bind>
</comp>

<comp id="819" class="1005" name="trunc_ln1148_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="1"/>
<pin id="821" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148 "/>
</bind>
</comp>

<comp id="824" class="1005" name="trunc_ln1144_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="3"/>
<pin id="826" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1144 "/>
</bind>
</comp>

<comp id="829" class="1005" name="or_ln_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="1"/>
<pin id="831" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="834" class="1005" name="icmp_ln1159_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1159 "/>
</bind>
</comp>

<comp id="839" class="1005" name="m_4_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="63" slack="1"/>
<pin id="841" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="844" class="1005" name="p_Result_37_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_37 "/>
</bind>
</comp>

<comp id="849" class="1005" name="LD_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LD "/>
</bind>
</comp>

<comp id="854" class="1005" name="bitcast_ln810_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln810 "/>
</bind>
</comp>

<comp id="859" class="1005" name="v48_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="140" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="147" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="154" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="161" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="244"><net_src comp="110" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="20" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="260" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="275" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="275" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="287" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="281" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="278" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="301" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="32" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="34" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="293" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="269" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="301" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="323" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="42" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="20" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="344" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="196" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="202" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="208" pin="3"/><net_sink comp="389" pin=3"/></net>

<net id="401"><net_src comp="214" pin="3"/><net_sink comp="389" pin=4"/></net>

<net id="407"><net_src comp="50" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="389" pin="6"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="54" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="56" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="420" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="52" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="441"><net_src comp="60" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="426" pin="4"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="448" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="16" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="72" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="493"><net_src comp="479" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="489" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="474" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="72" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="62" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="535" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="521" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="570"><net_src comp="86" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="559" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="474" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="58" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="586"><net_src comp="90" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="579" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="579" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="591" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="606" pin="2"/><net_sink comp="612" pin=2"/></net>

<net id="626"><net_src comp="612" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="94" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="16" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="96" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="643"><net_src comp="98" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="622" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="92" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="654"><net_src comp="100" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="655"><net_src comp="102" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="104" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="649" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="106" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="661" pin="2"/><net_sink comp="667" pin=2"/></net>

<net id="681"><net_src comp="108" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="646" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="667" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="684"><net_src comp="52" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="685"><net_src comp="72" pin="0"/><net_sink comp="674" pin=4"/></net>

<net id="689"><net_src comp="674" pin="5"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="690" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="699"><net_src comp="126" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="700"><net_src comp="240" pin="2"/><net_sink comp="694" pin=2"/></net>

<net id="704"><net_src comp="128" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="711"><net_src comp="132" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="718"><net_src comp="136" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="725"><net_src comp="263" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="293" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="734"><net_src comp="309" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="389" pin=5"/></net>

<net id="739"><net_src comp="313" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="745"><net_src comp="140" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="750"><net_src comp="147" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="755"><net_src comp="154" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="760"><net_src comp="161" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="765"><net_src comp="168" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="770"><net_src comp="175" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="775"><net_src comp="182" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="780"><net_src comp="189" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="785"><net_src comp="389" pin="6"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="792"><net_src comp="402" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="798"><net_src comp="410" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="803"><net_src comp="420" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="810"><net_src comp="456" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="817"><net_src comp="462" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="822"><net_src comp="466" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="827"><net_src comp="470" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="832"><net_src comp="565" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="837"><net_src comp="573" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="842"><net_src comp="628" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="847"><net_src comp="638" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="852"><net_src comp="686" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="857"><net_src comp="690" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="862"><net_src comp="694" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="235" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v100 | {12 }
	Port: v100_1 | {12 }
	Port: v100_2 | {12 }
	Port: v100_3 | {12 }
 - Input state : 
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : outp_V | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : outp_V_1 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : outp_V_2 | {2 3 }
	Port: Self_attention_Pipeline_l_norm_i2_l_j1 : outp_V_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten19_load : 1
		icmp_ln57 : 2
		add_ln57_1 : 2
		br_ln57 : 3
		j1_load : 1
		i2_load : 1
		add_ln57 : 2
		icmp_ln58 : 2
		select_ln57 : 3
		select_ln57_1 : 3
		trunc_ln57 : 4
		p_cast9_mid2_v : 4
		switch_ln63 : 5
		add_ln58 : 4
		store_ln58 : 3
		store_ln58 : 4
		store_ln58 : 5
	State 2
		zext_ln60 : 1
		sub_ln60 : 2
		add_ln60 : 3
		zext_ln60_2 : 4
		outp_V_addr : 5
		outp_V_1_addr : 5
		outp_V_2_addr : 5
		outp_V_3_addr : 5
		v100_addr : 5
		v100_1_addr : 5
		v100_2_addr : 5
		v100_3_addr : 5
		outp_V_load : 6
		outp_V_1_load : 6
		outp_V_2_load : 6
		outp_V_3_load : 6
	State 3
		v46_V : 1
		p_Result_39 : 2
	State 4
		tmp_V_2 : 1
		p_Result_s : 2
		p_Result_40 : 3
		sext_ln1244 : 4
		l : 5
		sub_ln1145 : 6
		trunc_ln1145 : 7
		trunc_ln1148 : 7
		trunc_ln1144 : 6
	State 5
		tmp : 1
		icmp_ln1147 : 2
		zext_ln1148 : 1
		lshr_ln1148 : 2
		p_Result_35 : 3
		icmp_ln1148 : 3
		a : 4
		tmp_27 : 1
		xor_ln1150 : 2
		p_Result_36 : 1
		and_ln1150 : 2
		or_ln1150 : 4
		or_ln : 4
		icmp_ln1159 : 1
	State 6
		zext_ln1159 : 1
		lshr_ln1159 : 2
		zext_ln1160 : 1
		shl_ln1160 : 2
		m_2 : 3
		m_3 : 4
		m_4 : 5
		p_Result_37 : 5
	State 7
		add_ln1170 : 1
		tmp_3 : 2
		p_Result_41 : 3
		LD : 4
	State 8
		phitmp : 1
	State 9
	State 10
	State 11
		v48 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_240      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln57_1_fu_269   |    0    |    0    |    15   |
|          |    add_ln57_fu_281    |    0    |    0    |    13   |
|          |    add_ln58_fu_323    |    0    |    0    |    13   |
|          |    add_ln60_fu_371    |    0    |    0    |    7    |
|    add   |    lsb_index_fu_474   |    0    |    0    |    39   |
|          |   add_ln1150_fu_541   |    0    |    0    |    31   |
|          |   add_ln1159_fu_582   |    0    |    0    |    39   |
|          |       m_3_fu_622      |    0    |    0    |    71   |
|          |   add_ln1170_fu_661   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln60_fu_362    |    0    |    0    |    7    |
|          |      tmp_V_fu_415     |    0    |    0    |    31   |
|    sub   |   sub_ln1145_fu_456   |    0    |    0    |    39   |
|          |   sub_ln1148_fu_495   |    0    |    0    |    13   |
|          |   sub_ln1160_fu_597   |    0    |    0    |    39   |
|          |   sub_ln1165_fu_656   |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln57_fu_293  |    0    |    0    |    4    |
|          |  select_ln57_1_fu_301 |    0    |    0    |    4    |
|  select  |     tmp_V_2_fu_420    |    0    |    0    |    24   |
|          |       m_2_fu_612      |    0    |    0    |    64   |
|          |  select_ln1144_fu_649 |    0    |    0    |    8    |
|          |       v48_fu_694      |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   lshr   |   lshr_ln1148_fu_504  |    0    |    0    |    11   |
|          |   lshr_ln1159_fu_591  |    0    |    0    |   100   |
|----------|-----------------------|---------|---------|---------|
|    shl   |   shl_ln1160_fu_606   |    0    |    0    |   100   |
|----------|-----------------------|---------|---------|---------|
|          |    icmp_ln57_fu_263   |    0    |    0    |    11   |
|          |    icmp_ln58_fu_287   |    0    |    0    |    9    |
|   icmp   |   icmp_ln1136_fu_410  |    0    |    0    |    15   |
|          |   icmp_ln1147_fu_489  |    0    |    0    |    17   |
|          |   icmp_ln1148_fu_515  |    0    |    0    |    15   |
|          |   icmp_ln1159_fu_573  |    0    |    0    |    18   |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_35_fu_510  |    0    |    0    |    24   |
|    and   |        a_fu_521       |    0    |    0    |    2    |
|          |   and_ln1150_fu_553   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    mux   |      v46_V_fu_389     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|    xor   |   xor_ln1150_fu_535   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    or    |    or_ln1150_fu_559   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln57_fu_309   |    0    |    0    |    0    |
|          |  trunc_ln1145_fu_462  |    0    |    0    |    0    |
|   trunc  |  trunc_ln1148_fu_466  |    0    |    0    |    0    |
|          |  trunc_ln1144_fu_470  |    0    |    0    |    0    |
|          |       LD_fu_686       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | p_cast9_mid2_v_fu_313 |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_426   |    0    |    0    |    0    |
|          |       tmp_fu_479      |    0    |    0    |    0    |
|          |       m_4_fu_628      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_344     |    0    |    0    |    0    |
|          |     tmp_24_fu_351     |    0    |    0    |    0    |
|bitconcatenate|   p_Result_40_fu_436  |    0    |    0    |    0    |
|          |      or_ln_fu_565     |    0    |    0    |    0    |
|          |      tmp_3_fu_667     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln60_fu_358   |    0    |    0    |    0    |
|          |   zext_ln60_1_fu_368  |    0    |    0    |    0    |
|          |   zext_ln60_2_fu_377  |    0    |    0    |    0    |
|          |   zext_ln1148_fu_500  |    0    |    0    |    0    |
|   zext   |   zext_ln1158_fu_579  |    0    |    0    |    0    |
|          |   zext_ln1159_fu_587  |    0    |    0    |    0    |
|          |   zext_ln1160_fu_602  |    0    |    0    |    0    |
|          |   zext_ln1162_fu_619  |    0    |    0    |    0    |
|          |   zext_ln1163_fu_646  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_39_fu_402  |    0    |    0    |    0    |
| bitselect|     tmp_27_fu_527     |    0    |    0    |    0    |
|          |   p_Result_36_fu_546  |    0    |    0    |    0    |
|          |   p_Result_37_fu_638  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1244_fu_444  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   cttz   |        l_fu_448       |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  partset |   p_Result_41_fu_674  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   143   |   1178  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       LD_reg_849       |   32   |
|  bitcast_ln810_reg_854 |   32   |
|       i2_reg_708       |    4   |
|   icmp_ln1136_reg_795  |    1   |
|   icmp_ln1159_reg_834  |    1   |
|    icmp_ln57_reg_722   |    1   |
|indvar_flatten19_reg_715|    8   |
|       j1_reg_701       |    4   |
|       m_4_reg_839      |   63   |
|      or_ln_reg_829     |    2   |
|  outp_V_1_addr_reg_747 |    6   |
|  outp_V_2_addr_reg_752 |    6   |
|  outp_V_3_addr_reg_757 |    6   |
|   outp_V_addr_reg_742  |    6   |
|   p_Result_37_reg_844  |    1   |
|   p_Result_39_reg_789  |    1   |
| p_cast9_mid2_v_reg_736 |    2   |
|   select_ln57_reg_726  |    4   |
|   sub_ln1145_reg_807   |   32   |
|     tmp_V_2_reg_800    |   24   |
|  trunc_ln1144_reg_824  |    8   |
|  trunc_ln1145_reg_814  |   24   |
|  trunc_ln1148_reg_819  |    5   |
|   trunc_ln57_reg_731   |    2   |
|   v100_1_addr_reg_767  |    6   |
|   v100_2_addr_reg_772  |    6   |
|   v100_3_addr_reg_777  |    6   |
|    v100_addr_reg_762   |    6   |
|      v46_V_reg_782     |   24   |
|       v48_reg_859      |   32   |
+------------------------+--------+
|          Total         |   355  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_196 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_240    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |  1178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |   355  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    7   |   498  |  1223  |
+-----------+--------+--------+--------+--------+
