{
    "mapu_system": true, 
    "name": null, 
    "system": {
        "ddr22sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.ddr2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "ddr22sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[5]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.ddr22sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "ddr2bus": {
            "slave": {
                "peer": [
                    "system.cpu0.c2ddr2_bridge.master", 
                    "system.cpu1.c2ddr2_bridge.master", 
                    "system.cpu2.c2ddr2_bridge.master", 
                    "system.cpu3.c2ddr2_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "ddr2bus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.ddr22sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.ddr2bus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "system_rev": 1024, 
        "s2sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.sbus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "s2sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.s2sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "membus": {
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.c2sys_bridge.master", 
                    "system.s2sys_bridge.master", 
                    "system.ddr02sys_bridge.master", 
                    "system.ddr12sys_bridge.master", 
                    "system.ddr22sys_bridge.master", 
                    "system.ddr32sys_bridge.master", 
                    "system.cpu0.im2sys_bridge.master", 
                    "system.cpu0.mim2sys_bridge.master", 
                    "system.cpu0.dm02sys_bridge.master", 
                    "system.cpu0.dm12sys_bridge.master", 
                    "system.cpu0.dm22sys_bridge.master", 
                    "system.cpu0.dm32sys_bridge.master", 
                    "system.cpu0.dm42sys_bridge.master", 
                    "system.cpu0.dm52sys_bridge.master", 
                    "system.cpu1.im2sys_bridge.master", 
                    "system.cpu1.mim2sys_bridge.master", 
                    "system.cpu1.dm02sys_bridge.master", 
                    "system.cpu1.dm12sys_bridge.master", 
                    "system.cpu1.dm22sys_bridge.master", 
                    "system.cpu1.dm32sys_bridge.master", 
                    "system.cpu1.dm42sys_bridge.master", 
                    "system.cpu1.dm52sys_bridge.master", 
                    "system.cpu2.im2sys_bridge.master", 
                    "system.cpu2.mim2sys_bridge.master", 
                    "system.cpu2.dm02sys_bridge.master", 
                    "system.cpu2.dm12sys_bridge.master", 
                    "system.cpu2.dm22sys_bridge.master", 
                    "system.cpu2.dm32sys_bridge.master", 
                    "system.cpu2.dm42sys_bridge.master", 
                    "system.cpu2.dm52sys_bridge.master", 
                    "system.cpu3.im2sys_bridge.master", 
                    "system.cpu3.mim2sys_bridge.master", 
                    "system.cpu3.dm02sys_bridge.master", 
                    "system.cpu3.dm12sys_bridge.master", 
                    "system.cpu3.dm22sys_bridge.master", 
                    "system.cpu3.dm32sys_bridge.master", 
                    "system.cpu3.dm42sys_bridge.master", 
                    "system.cpu3.dm52sys_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.physmem.port[0]", 
                    "system.ddrmem0.port[0]", 
                    "system.ddrmem1.port[0]", 
                    "system.ddrmem2.port[0]", 
                    "system.ddrmem3.port[0]", 
                    "system.shmem.port[0]"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.membus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "physmem": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": false, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[0]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.physmem", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 0, 
            "needdump": true, 
            "name": "physmem"
        }, 
        "system_type": 34, 
        "cxx_class": "MapuSystem", 
        "ddr3bus": {
            "slave": {
                "peer": [
                    "system.cpu0.c2ddr3_bridge.master", 
                    "system.cpu1.c2ddr3_bridge.master", 
                    "system.cpu2.c2ddr3_bridge.master", 
                    "system.cpu3.c2ddr3_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "ddr3bus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.ddr32sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.ddr3bus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "work_end_ckpt_count": 0, 
        "c2sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.cbus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "c2sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.c2sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "work_begin_ckpt_count": 0, 
        "work_end_exit_count": 0, 
        "type": "MapuSystem", 
        "gdb_wait": -1, 
        "ddr12sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.ddr1bus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "ddr12sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[4]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.ddr12sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "cbus": {
            "slave": {
                "peer": [
                    "system.cpu0.c2c_bridge.master", 
                    "system.cpu1.c2c_bridge.master", 
                    "system.cpu2.c2c_bridge.master", 
                    "system.cpu3.c2c_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "cbus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.c2sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.cbus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "ddr02sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.ddr0bus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "ddr02sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[3]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.ddr02sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "path": "system", 
        "ddrmem0": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": true, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[1]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.ddrmem0", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 9000, 
            "needdump": false, 
            "name": "ddrmem0"
        }, 
        "ddrmem1": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": true, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[2]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.ddrmem1", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 9000, 
            "needdump": false, 
            "name": "ddrmem1"
        }, 
        "ddrmem2": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": false, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[3]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.ddrmem2", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 0, 
            "needdump": false, 
            "name": "ddrmem2"
        }, 
        "ddrmem3": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": false, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[4]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.ddrmem3", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 0, 
            "needdump": false, 
            "name": "ddrmem3"
        }, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "load_addr_mask": 1099511627775, 
        "ddr32sys_bridge": {
            "write_ack": false, 
            "slave": {
                "peer": "system.ddr3bus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "ddr32sys_bridge", 
            "cxx_class": "Bridge", 
            "req_size": 16, 
            "delay": 0.0, 
            "master": {
                "peer": "system.membus.slave[6]", 
                "role": "MASTER"
            }, 
            "nack_delay": 0.0, 
            "path": "system.ddr32sys_bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "work_item_id": -1, 
        "ddr0bus": {
            "slave": {
                "peer": [
                    "system.cpu0.c2ddr0_bridge.master", 
                    "system.cpu1.c2ddr0_bridge.master", 
                    "system.cpu2.c2ddr0_bridge.master", 
                    "system.cpu3.c2ddr0_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "ddr0bus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.ddr02sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.ddr0bus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "shmem": {
            "latency": 3.0000000000000004e-08, 
            "in_addr_map": true, 
            "shared": true, 
            "latency_var": 0.0, 
            "port": {
                "peer": [
                    "system.membus.master[5]"
                ], 
                "role": "SLAVE"
            }, 
            "zero": false, 
            "conf_table_reported": false, 
            "cxx_class": "SimpleMemory", 
            "path": "system.shmem", 
            "null": false, 
            "type": "SimpleMemory", 
            "shmkey": 9000, 
            "needdump": false, 
            "name": "shmem"
        }, 
        "bare_iron": false, 
        "sbus": {
            "slave": {
                "peer": [
                    "system.cpu0.a2s_bridge.master", 
                    "system.cpu1.a2s_bridge.master", 
                    "system.cpu2.a2s_bridge.master", 
                    "system.cpu3.a2s_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "sbus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.s2sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.sbus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "num_work_ids": 16, 
        "ddr1bus": {
            "slave": {
                "peer": [
                    "system.cpu0.c2ddr1_bridge.master", 
                    "system.cpu1.c2ddr1_bridge.master", 
                    "system.cpu2.c2ddr1_bridge.master", 
                    "system.cpu3.c2ddr1_bridge.master"
                ], 
                "role": "SLAVE"
            }, 
            "name": "ddr1bus", 
            "clock": 1e-09, 
            "header_cycles": 1, 
            "width": 64, 
            "use_default_range": false, 
            "master": {
                "peer": [
                    "system.ddr12sys_bridge.slave"
                ], 
                "role": "MASTER"
            }, 
            "cxx_class": "NoncoherentBus", 
            "path": "system.ddr1bus", 
            "block_size": 64, 
            "type": "NoncoherentBus"
        }, 
        "cpu": [
            {
                "itb": {
                    "name": "itb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 0, 
                    "path": "system.cpu0.itb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "localHistoryBits": 11, 
                "a2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.agu_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.ibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.a2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dbus01": {
                    "slave": {
                        "peer": [
                            "system.cpu0.biu0_port", 
                            "system.cpu0.d2d01_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus01", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.dm02sys_bridge.slave", 
                            "system.cpu0.dm12sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu0.dbus01", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_loads_all_threads": 0, 
                "div24RepeatRate": 1, 
                "div8RepeatRate": 1, 
                "biu1_port": {
                    "peer": "system.cpu0.dbus23.slave[0]", 
                    "role": "MASTER"
                }, 
                "dm52sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus45.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm52sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[14]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm52sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2mi_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuint_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2mi_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.mibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2mi_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "localHistoryTableSize": 2048, 
                "do_quiesce": true, 
                "dbus45": {
                    "slave": {
                        "peer": [
                            "system.cpu0.biu2_port", 
                            "system.cpu0.d2d45_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus45", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.dm42sys_bridge.slave", 
                            "system.cpu0.dm52sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu0.dbus45", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_insts_all_threads": 0, 
                "globalHistoryBits": 13, 
                "dm42sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus45.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm42sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[13]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm42sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "localPredictorSize": 2048, 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload0", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu0.workload0", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }, 
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload1", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu0.workload1", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu0", 
                "dbus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.turbo_port", 
                            "system.cpu0.a2d_bridge.master", 
                            "system.cpu0.c2d_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.d2d01_bridge.slave", 
                            "system.cpu0.d2d23_bridge.slave", 
                            "system.cpu0.d2d45_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu0.dbus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "functionTrace": false, 
                "activity": 0, 
                "path": "system.cpu0", 
                "turbodec": {
                    "cop": {
                        "peer": "system.cpu0.agu_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "cop_addr": 2147483648, 
                    "name": "turbodec", 
                    "cop_size": 4096, 
                    "cop_latency": 2e-09, 
                    "cxx_class": "FixPointTurboDecoder", 
                    "path": "system.cpu0.turbodec", 
                    "type": "FixPointTurboDecoder"
                }, 
                "tracer": {
                    "path": "system.cpu0.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "numThreads": 2, 
                "csuint_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.csuint_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuint_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.c2i_bridge.slave", 
                            "system.cpu0.c2mi_bridge.slave", 
                            "system.cpu0.c2d_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu0.csuint_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "mfetch_port": {
                    "peer": "system.cpu0.mibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "mibus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.mfetch_port", 
                            "system.cpu0.c2mi_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "mibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.mim2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu0.mibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "function_trace": false, 
                "max_loads_any_thread": 0, 
                "dm12sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus01.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm12sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[10]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm12sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "clock": 2e-09, 
                "div32Latency": 1, 
                "fetchBuffSize": 4, 
                "div24Latency": 1, 
                "BTBTagSize": 16, 
                "functionTraceStart": 0, 
                "c2ddr2_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuext_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr2_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2ddr2_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuint_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.ibus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "div32RepeatRate": 1, 
                "d2d23_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.dbus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d23_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.dbus23.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.d2d23_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "multLatency": 1, 
                "agu_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.agu_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "agu_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.a2i_bridge.slave", 
                            "system.cpu0.a2d_bridge.slave", 
                            "system.cpu0.a2s_bridge.slave", 
                            "system.cpu0.turbodec.cop"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu0.agu_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "dbus23": {
                    "slave": {
                        "peer": [
                            "system.cpu0.biu1_port", 
                            "system.cpu0.d2d23_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus23", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.dm22sys_bridge.slave", 
                            "system.cpu0.dm32sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu0.dbus23", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "stageTracing": false, 
                "localCtrBits": 2, 
                "max_insts_any_thread": 0, 
                "threadModel": "HeteroDT", 
                "biu0_port": {
                    "peer": "system.cpu0.dbus01.slave[0]", 
                    "role": "MASTER"
                }, 
                "do_statistics_insts": true, 
                "div8Latency": 1, 
                "c2ddr1_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuext_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr1_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr1bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2ddr1_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "a2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.agu_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.dbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.a2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm22sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus23.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm22sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[11]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm22sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "mim2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.mibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "mim2sys_bridge", 
                    "req_size": 2, 
                    "req_delay": 0.0, 
                    "master": {
                        "peer": "system.membus.slave[8]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "MIMBridge", 
                    "path": "system.cpu0.mim2sys_bridge", 
                    "type": "MIMBridge", 
                    "queue_delay": 1.001e-09
                }, 
                "cachePorts": 3, 
                "UnifiedTLB": true, 
                "turbo_port": {
                    "peer": "system.cpu0.dbus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "MapuCPU", 
                "defer_registration": false, 
                "interrupts": {
                    "path": "system.cpu0.interrupts", 
                    "type": "MapuInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "MapuISA::Interrupts"
                }, 
                "im2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.ibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "im2sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1e-10, 
                    "master": {
                        "peer": "system.membus.slave[7]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.im2sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "ibus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.sfetch_port", 
                            "system.cpu0.a2i_bridge.master", 
                            "system.cpu0.c2i_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "ibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.im2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu0.ibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "mfetchBuffSize": 4, 
                "d2d45_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.dbus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d45_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.dbus45.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.d2d45_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "RASSize": 16, 
                "memBlockSize": 64, 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 0, 
                    "path": "system.cpu0.dtb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "instShiftAmt": 2, 
                "a2s_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.agu_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2s_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.sbus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.a2s_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm32sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus23.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm32sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[12]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm32sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "dm02sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu0.dbus01.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm02sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[9]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu0.dm02sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuint_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.dbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "do_checkpoint_insts": true, 
                "BTBEntries": 4096, 
                "cxx_class": "MapuCPU", 
                "choicePredictorSize": 8192, 
                "mstageWidth": 14, 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "stageWidth": 4, 
                "profile": 0.0, 
                "choiceCtrBits": 2, 
                "d2d01_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.dbus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d01_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu0.dbus01.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.d2d01_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "sfetch_port": {
                    "peer": "system.cpu0.ibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "div16RepeatRate": 1, 
                "div16Latency": 1, 
                "multRepeatRate": 1, 
                "phase": 0.0, 
                "csuint_port": {
                    "peer": "system.cpu0.csuint_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "biu2_port": {
                    "peer": "system.cpu0.dbus45.slave[0]", 
                    "role": "MASTER"
                }, 
                "csuext_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu0.csuext_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuext_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu0.c2c_bridge.slave", 
                            "system.cpu0.c2ddr0_bridge.slave", 
                            "system.cpu0.c2ddr1_bridge.slave", 
                            "system.cpu0.c2ddr2_bridge.slave", 
                            "system.cpu0.c2ddr3_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu0.csuext_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "globalPredictorSize": 8192, 
                "agu_port": {
                    "peer": "system.cpu0.agu_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "c2c_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuext_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2c_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cbus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2c_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "globalCtrBits": 2, 
                "c2ddr0_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuext_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr0_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr0bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2ddr0_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2ddr3_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu0.csuext_bus.master[4]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr3_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr3bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu0.c2ddr3_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "progress_interval": 0, 
                "csuext_port": {
                    "peer": "system.cpu0.csuext_bus.slave[0]", 
                    "role": "MASTER"
                }
            }, 
            {
                "itb": {
                    "name": "itb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 1, 
                    "path": "system.cpu1.itb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "localHistoryBits": 11, 
                "a2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.agu_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.ibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.a2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dbus01": {
                    "slave": {
                        "peer": [
                            "system.cpu1.biu0_port", 
                            "system.cpu1.d2d01_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus01", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.dm02sys_bridge.slave", 
                            "system.cpu1.dm12sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu1.dbus01", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_loads_all_threads": 0, 
                "div24RepeatRate": 1, 
                "div8RepeatRate": 1, 
                "biu1_port": {
                    "peer": "system.cpu1.dbus23.slave[0]", 
                    "role": "MASTER"
                }, 
                "dm52sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus45.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm52sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[22]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm52sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2mi_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuint_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2mi_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.mibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2mi_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "localHistoryTableSize": 2048, 
                "do_quiesce": true, 
                "dbus45": {
                    "slave": {
                        "peer": [
                            "system.cpu1.biu2_port", 
                            "system.cpu1.d2d45_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus45", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.dm42sys_bridge.slave", 
                            "system.cpu1.dm52sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu1.dbus45", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_insts_all_threads": 0, 
                "globalHistoryBits": 13, 
                "dm42sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus45.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm42sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[21]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm42sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "localPredictorSize": 2048, 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload0", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu1.workload0", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }, 
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload1", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu1.workload1", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu1", 
                "dbus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.turbo_port", 
                            "system.cpu1.a2d_bridge.master", 
                            "system.cpu1.c2d_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.d2d01_bridge.slave", 
                            "system.cpu1.d2d23_bridge.slave", 
                            "system.cpu1.d2d45_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu1.dbus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "functionTrace": false, 
                "activity": 0, 
                "path": "system.cpu1", 
                "turbodec": {
                    "cop": {
                        "peer": "system.cpu1.agu_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "cop_addr": 2147483648, 
                    "name": "turbodec", 
                    "cop_size": 4096, 
                    "cop_latency": 2e-09, 
                    "cxx_class": "FixPointTurboDecoder", 
                    "path": "system.cpu1.turbodec", 
                    "type": "FixPointTurboDecoder"
                }, 
                "tracer": {
                    "path": "system.cpu1.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "numThreads": 2, 
                "csuint_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.csuint_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuint_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.c2i_bridge.slave", 
                            "system.cpu1.c2mi_bridge.slave", 
                            "system.cpu1.c2d_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu1.csuint_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "mfetch_port": {
                    "peer": "system.cpu1.mibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "mibus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.mfetch_port", 
                            "system.cpu1.c2mi_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "mibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.mim2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu1.mibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "function_trace": false, 
                "max_loads_any_thread": 0, 
                "dm12sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus01.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm12sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[18]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm12sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "clock": 2e-09, 
                "div32Latency": 1, 
                "fetchBuffSize": 4, 
                "div24Latency": 1, 
                "BTBTagSize": 16, 
                "functionTraceStart": 0, 
                "c2ddr2_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuext_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr2_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2ddr2_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuint_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.ibus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "div32RepeatRate": 1, 
                "d2d23_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.dbus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d23_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.dbus23.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.d2d23_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "multLatency": 1, 
                "agu_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.agu_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "agu_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.a2i_bridge.slave", 
                            "system.cpu1.a2d_bridge.slave", 
                            "system.cpu1.a2s_bridge.slave", 
                            "system.cpu1.turbodec.cop"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu1.agu_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "dbus23": {
                    "slave": {
                        "peer": [
                            "system.cpu1.biu1_port", 
                            "system.cpu1.d2d23_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus23", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.dm22sys_bridge.slave", 
                            "system.cpu1.dm32sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu1.dbus23", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "stageTracing": false, 
                "localCtrBits": 2, 
                "max_insts_any_thread": 0, 
                "threadModel": "HeteroDT", 
                "biu0_port": {
                    "peer": "system.cpu1.dbus01.slave[0]", 
                    "role": "MASTER"
                }, 
                "do_statistics_insts": true, 
                "div8Latency": 1, 
                "c2ddr1_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuext_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr1_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr1bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2ddr1_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "a2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.agu_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.dbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.a2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm22sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus23.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm22sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[19]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm22sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "mim2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.mibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "mim2sys_bridge", 
                    "req_size": 2, 
                    "req_delay": 0.0, 
                    "master": {
                        "peer": "system.membus.slave[16]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "MIMBridge", 
                    "path": "system.cpu1.mim2sys_bridge", 
                    "type": "MIMBridge", 
                    "queue_delay": 1.001e-09
                }, 
                "cachePorts": 3, 
                "UnifiedTLB": true, 
                "turbo_port": {
                    "peer": "system.cpu1.dbus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "MapuCPU", 
                "defer_registration": false, 
                "interrupts": {
                    "path": "system.cpu1.interrupts", 
                    "type": "MapuInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "MapuISA::Interrupts"
                }, 
                "im2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.ibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "im2sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1e-10, 
                    "master": {
                        "peer": "system.membus.slave[15]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.im2sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "ibus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.sfetch_port", 
                            "system.cpu1.a2i_bridge.master", 
                            "system.cpu1.c2i_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "ibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.im2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu1.ibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "mfetchBuffSize": 4, 
                "d2d45_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.dbus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d45_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.dbus45.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.d2d45_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "RASSize": 16, 
                "memBlockSize": 64, 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 1, 
                    "path": "system.cpu1.dtb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "instShiftAmt": 2, 
                "a2s_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.agu_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2s_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.sbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.a2s_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm32sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus23.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm32sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[20]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm32sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "dm02sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu1.dbus01.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm02sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[17]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu1.dm02sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuint_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.dbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "do_checkpoint_insts": true, 
                "BTBEntries": 4096, 
                "cxx_class": "MapuCPU", 
                "choicePredictorSize": 8192, 
                "mstageWidth": 14, 
                "function_trace_start": 0, 
                "cpu_id": 1, 
                "stageWidth": 4, 
                "profile": 0.0, 
                "choiceCtrBits": 2, 
                "d2d01_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.dbus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d01_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu1.dbus01.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.d2d01_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "sfetch_port": {
                    "peer": "system.cpu1.ibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "div16RepeatRate": 1, 
                "div16Latency": 1, 
                "multRepeatRate": 1, 
                "phase": 0.0, 
                "csuint_port": {
                    "peer": "system.cpu1.csuint_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "biu2_port": {
                    "peer": "system.cpu1.dbus45.slave[0]", 
                    "role": "MASTER"
                }, 
                "csuext_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu1.csuext_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuext_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu1.c2c_bridge.slave", 
                            "system.cpu1.c2ddr0_bridge.slave", 
                            "system.cpu1.c2ddr1_bridge.slave", 
                            "system.cpu1.c2ddr2_bridge.slave", 
                            "system.cpu1.c2ddr3_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu1.csuext_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "globalPredictorSize": 8192, 
                "agu_port": {
                    "peer": "system.cpu1.agu_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "c2c_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuext_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2c_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2c_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "globalCtrBits": 2, 
                "c2ddr0_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuext_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr0_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr0bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2ddr0_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2ddr3_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu1.csuext_bus.master[4]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr3_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr3bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu1.c2ddr3_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "progress_interval": 0, 
                "csuext_port": {
                    "peer": "system.cpu1.csuext_bus.slave[0]", 
                    "role": "MASTER"
                }
            }, 
            {
                "itb": {
                    "name": "itb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 2, 
                    "path": "system.cpu2.itb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "localHistoryBits": 11, 
                "a2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.agu_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.ibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.a2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dbus01": {
                    "slave": {
                        "peer": [
                            "system.cpu2.biu0_port", 
                            "system.cpu2.d2d01_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus01", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.dm02sys_bridge.slave", 
                            "system.cpu2.dm12sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu2.dbus01", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_loads_all_threads": 0, 
                "div24RepeatRate": 1, 
                "div8RepeatRate": 1, 
                "biu1_port": {
                    "peer": "system.cpu2.dbus23.slave[0]", 
                    "role": "MASTER"
                }, 
                "dm52sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus45.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm52sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[30]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm52sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2mi_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuint_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2mi_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.mibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2mi_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "localHistoryTableSize": 2048, 
                "do_quiesce": true, 
                "dbus45": {
                    "slave": {
                        "peer": [
                            "system.cpu2.biu2_port", 
                            "system.cpu2.d2d45_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus45", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.dm42sys_bridge.slave", 
                            "system.cpu2.dm52sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu2.dbus45", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_insts_all_threads": 0, 
                "globalHistoryBits": 13, 
                "dm42sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus45.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm42sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[29]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm42sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "localPredictorSize": 2048, 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload0", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu2.workload0", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }, 
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload1", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu2.workload1", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu2", 
                "dbus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.turbo_port", 
                            "system.cpu2.a2d_bridge.master", 
                            "system.cpu2.c2d_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.d2d01_bridge.slave", 
                            "system.cpu2.d2d23_bridge.slave", 
                            "system.cpu2.d2d45_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu2.dbus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "functionTrace": false, 
                "activity": 0, 
                "path": "system.cpu2", 
                "turbodec": {
                    "cop": {
                        "peer": "system.cpu2.agu_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "cop_addr": 2147483648, 
                    "name": "turbodec", 
                    "cop_size": 4096, 
                    "cop_latency": 2e-09, 
                    "cxx_class": "FixPointTurboDecoder", 
                    "path": "system.cpu2.turbodec", 
                    "type": "FixPointTurboDecoder"
                }, 
                "tracer": {
                    "path": "system.cpu2.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "numThreads": 2, 
                "csuint_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.csuint_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuint_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.c2i_bridge.slave", 
                            "system.cpu2.c2mi_bridge.slave", 
                            "system.cpu2.c2d_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu2.csuint_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "mfetch_port": {
                    "peer": "system.cpu2.mibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "mibus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.mfetch_port", 
                            "system.cpu2.c2mi_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "mibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.mim2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu2.mibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "function_trace": false, 
                "max_loads_any_thread": 0, 
                "dm12sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus01.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm12sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[26]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm12sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "clock": 2e-09, 
                "div32Latency": 1, 
                "fetchBuffSize": 4, 
                "div24Latency": 1, 
                "BTBTagSize": 16, 
                "functionTraceStart": 0, 
                "c2ddr2_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuext_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr2_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2ddr2_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuint_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.ibus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "div32RepeatRate": 1, 
                "d2d23_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.dbus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d23_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.dbus23.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.d2d23_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "multLatency": 1, 
                "agu_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.agu_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "agu_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.a2i_bridge.slave", 
                            "system.cpu2.a2d_bridge.slave", 
                            "system.cpu2.a2s_bridge.slave", 
                            "system.cpu2.turbodec.cop"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu2.agu_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "dbus23": {
                    "slave": {
                        "peer": [
                            "system.cpu2.biu1_port", 
                            "system.cpu2.d2d23_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus23", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.dm22sys_bridge.slave", 
                            "system.cpu2.dm32sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu2.dbus23", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "stageTracing": false, 
                "localCtrBits": 2, 
                "max_insts_any_thread": 0, 
                "threadModel": "HeteroDT", 
                "biu0_port": {
                    "peer": "system.cpu2.dbus01.slave[0]", 
                    "role": "MASTER"
                }, 
                "do_statistics_insts": true, 
                "div8Latency": 1, 
                "c2ddr1_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuext_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr1_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr1bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2ddr1_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "a2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.agu_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.dbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.a2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm22sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus23.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm22sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[27]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm22sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "mim2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.mibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "mim2sys_bridge", 
                    "req_size": 2, 
                    "req_delay": 0.0, 
                    "master": {
                        "peer": "system.membus.slave[24]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "MIMBridge", 
                    "path": "system.cpu2.mim2sys_bridge", 
                    "type": "MIMBridge", 
                    "queue_delay": 1.001e-09
                }, 
                "cachePorts": 3, 
                "UnifiedTLB": true, 
                "turbo_port": {
                    "peer": "system.cpu2.dbus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "MapuCPU", 
                "defer_registration": false, 
                "interrupts": {
                    "path": "system.cpu2.interrupts", 
                    "type": "MapuInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "MapuISA::Interrupts"
                }, 
                "im2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.ibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "im2sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1e-10, 
                    "master": {
                        "peer": "system.membus.slave[23]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.im2sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "ibus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.sfetch_port", 
                            "system.cpu2.a2i_bridge.master", 
                            "system.cpu2.c2i_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "ibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.im2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu2.ibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "mfetchBuffSize": 4, 
                "d2d45_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.dbus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d45_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.dbus45.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.d2d45_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "RASSize": 16, 
                "memBlockSize": 64, 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 2, 
                    "path": "system.cpu2.dtb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "instShiftAmt": 2, 
                "a2s_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.agu_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2s_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.sbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.a2s_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm32sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus23.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm32sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[28]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm32sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "dm02sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu2.dbus01.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm02sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[25]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu2.dm02sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuint_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.dbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "do_checkpoint_insts": true, 
                "BTBEntries": 4096, 
                "cxx_class": "MapuCPU", 
                "choicePredictorSize": 8192, 
                "mstageWidth": 14, 
                "function_trace_start": 0, 
                "cpu_id": 2, 
                "stageWidth": 4, 
                "profile": 0.0, 
                "choiceCtrBits": 2, 
                "d2d01_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.dbus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d01_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu2.dbus01.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.d2d01_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "sfetch_port": {
                    "peer": "system.cpu2.ibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "div16RepeatRate": 1, 
                "div16Latency": 1, 
                "multRepeatRate": 1, 
                "phase": 0.0, 
                "csuint_port": {
                    "peer": "system.cpu2.csuint_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "biu2_port": {
                    "peer": "system.cpu2.dbus45.slave[0]", 
                    "role": "MASTER"
                }, 
                "csuext_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu2.csuext_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuext_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu2.c2c_bridge.slave", 
                            "system.cpu2.c2ddr0_bridge.slave", 
                            "system.cpu2.c2ddr1_bridge.slave", 
                            "system.cpu2.c2ddr2_bridge.slave", 
                            "system.cpu2.c2ddr3_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu2.csuext_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "globalPredictorSize": 8192, 
                "agu_port": {
                    "peer": "system.cpu2.agu_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "c2c_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuext_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2c_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2c_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "globalCtrBits": 2, 
                "c2ddr0_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuext_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr0_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr0bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2ddr0_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2ddr3_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu2.csuext_bus.master[4]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr3_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr3bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu2.c2ddr3_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "progress_interval": 0, 
                "csuext_port": {
                    "peer": "system.cpu2.csuext_bus.slave[0]", 
                    "role": "MASTER"
                }
            }, 
            {
                "itb": {
                    "name": "itb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 3, 
                    "path": "system.cpu3.itb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "localHistoryBits": 11, 
                "a2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.agu_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.ibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.a2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dbus01": {
                    "slave": {
                        "peer": [
                            "system.cpu3.biu0_port", 
                            "system.cpu3.d2d01_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus01", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.dm02sys_bridge.slave", 
                            "system.cpu3.dm12sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu3.dbus01", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_loads_all_threads": 0, 
                "div24RepeatRate": 1, 
                "div8RepeatRate": 1, 
                "biu1_port": {
                    "peer": "system.cpu3.dbus23.slave[0]", 
                    "role": "MASTER"
                }, 
                "dm52sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus45.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm52sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[38]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm52sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2mi_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuint_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2mi_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.mibus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2mi_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "localHistoryTableSize": 2048, 
                "do_quiesce": true, 
                "dbus45": {
                    "slave": {
                        "peer": [
                            "system.cpu3.biu2_port", 
                            "system.cpu3.d2d45_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus45", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.dm42sys_bridge.slave", 
                            "system.cpu3.dm52sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu3.dbus45", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "max_insts_all_threads": 0, 
                "globalHistoryBits": 13, 
                "dm42sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus45.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm42sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[37]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm42sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "localPredictorSize": 2048, 
                "workload": [
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload0", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu3.workload0", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }, 
                    {
                        "gid": 100, 
                        "ppid": 99, 
                        "name": "workload1", 
                        "pid": 100, 
                        "simpoint": 0, 
                        "egid": 100, 
                        "euid": 100, 
                        "cxx_class": "LiveProcess", 
                        "path": "system.cpu3.workload1", 
                        "max_stack_size": 67108864, 
                        "type": "LiveProcess", 
                        "uid": 100
                    }
                ], 
                "name": "cpu3", 
                "dbus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.turbo_port", 
                            "system.cpu3.a2d_bridge.master", 
                            "system.cpu3.c2d_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.d2d01_bridge.slave", 
                            "system.cpu3.d2d23_bridge.slave", 
                            "system.cpu3.d2d45_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu3.dbus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "functionTrace": false, 
                "activity": 0, 
                "path": "system.cpu3", 
                "turbodec": {
                    "cop": {
                        "peer": "system.cpu3.agu_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "cop_addr": 2147483648, 
                    "name": "turbodec", 
                    "cop_size": 4096, 
                    "cop_latency": 2e-09, 
                    "cxx_class": "FixPointTurboDecoder", 
                    "path": "system.cpu3.turbodec", 
                    "type": "FixPointTurboDecoder"
                }, 
                "tracer": {
                    "path": "system.cpu3.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "numThreads": 2, 
                "csuint_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.csuint_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuint_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.c2i_bridge.slave", 
                            "system.cpu3.c2mi_bridge.slave", 
                            "system.cpu3.c2d_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu3.csuint_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "mfetch_port": {
                    "peer": "system.cpu3.mibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "mibus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.mfetch_port", 
                            "system.cpu3.c2mi_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "mibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.mim2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu3.mibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "function_trace": false, 
                "max_loads_any_thread": 0, 
                "dm12sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus01.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm12sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[34]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm12sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "clock": 2e-09, 
                "div32Latency": 1, 
                "fetchBuffSize": 4, 
                "div24Latency": 1, 
                "BTBTagSize": 16, 
                "functionTraceStart": 0, 
                "c2ddr2_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuext_bus.master[3]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr2_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2ddr2_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2i_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuint_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2i_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.ibus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2i_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "div32RepeatRate": 1, 
                "d2d23_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.dbus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d23_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.dbus23.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.d2d23_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "multLatency": 1, 
                "agu_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.agu_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "agu_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.a2i_bridge.slave", 
                            "system.cpu3.a2d_bridge.slave", 
                            "system.cpu3.a2s_bridge.slave", 
                            "system.cpu3.turbodec.cop"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu3.agu_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "dbus23": {
                    "slave": {
                        "peer": [
                            "system.cpu3.biu1_port", 
                            "system.cpu3.d2d23_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "dbus23", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.dm22sys_bridge.slave", 
                            "system.cpu3.dm32sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu3.dbus23", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "stageTracing": false, 
                "localCtrBits": 2, 
                "max_insts_any_thread": 0, 
                "threadModel": "HeteroDT", 
                "biu0_port": {
                    "peer": "system.cpu3.dbus01.slave[0]", 
                    "role": "MASTER"
                }, 
                "do_statistics_insts": true, 
                "div8Latency": 1, 
                "c2ddr1_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuext_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr1_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr1bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2ddr1_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "a2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.agu_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.dbus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.a2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm22sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus23.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm22sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[35]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm22sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "mim2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.mibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "mim2sys_bridge", 
                    "req_size": 2, 
                    "req_delay": 0.0, 
                    "master": {
                        "peer": "system.membus.slave[32]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "MIMBridge", 
                    "path": "system.cpu3.mim2sys_bridge", 
                    "type": "MIMBridge", 
                    "queue_delay": 1.001e-09
                }, 
                "cachePorts": 3, 
                "UnifiedTLB": true, 
                "turbo_port": {
                    "peer": "system.cpu3.dbus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "MapuCPU", 
                "defer_registration": false, 
                "interrupts": {
                    "path": "system.cpu3.interrupts", 
                    "type": "MapuInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "MapuISA::Interrupts"
                }, 
                "im2sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.ibus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "im2sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1e-10, 
                    "master": {
                        "peer": "system.membus.slave[31]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.im2sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "ibus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.sfetch_port", 
                            "system.cpu3.a2i_bridge.master", 
                            "system.cpu3.c2i_bridge.master"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "ibus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.im2sys_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "PriorityBus", 
                    "path": "system.cpu3.ibus", 
                    "block_size": 64, 
                    "type": "PriorityBus"
                }, 
                "mfetchBuffSize": 4, 
                "d2d45_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.dbus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d45_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.dbus45.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.d2d45_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "RASSize": 16, 
                "memBlockSize": 64, 
                "dtb": {
                    "name": "dtb", 
                    "cxx_class": "MapuISA::TLB", 
                    "cpuid": 3, 
                    "path": "system.cpu3.dtb", 
                    "type": "MapuTLB", 
                    "size": 64
                }, 
                "instShiftAmt": 2, 
                "a2s_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.agu_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "a2s_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.sbus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.a2s_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "dm32sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus23.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm32sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[36]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm32sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "dm02sys_bridge": {
                    "resp_delay": 0.0, 
                    "slave": {
                        "peer": "system.cpu3.dbus01.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "dm02sys_bridge", 
                    "req_size": 1, 
                    "req_delay": 1.001e-09, 
                    "master": {
                        "peer": "system.membus.slave[33]", 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "DMBridge", 
                    "path": "system.cpu3.dm02sys_bridge", 
                    "type": "DMBridge", 
                    "queue_delay": 2e-09
                }, 
                "c2d_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuint_bus.master[2]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2d_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.dbus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2d_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "do_checkpoint_insts": true, 
                "BTBEntries": 4096, 
                "cxx_class": "MapuCPU", 
                "choicePredictorSize": 8192, 
                "mstageWidth": 14, 
                "function_trace_start": 0, 
                "cpu_id": 3, 
                "stageWidth": 4, 
                "profile": 0.0, 
                "choiceCtrBits": 2, 
                "d2d01_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.dbus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "d2d01_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cpu3.dbus01.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.d2d01_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "sfetch_port": {
                    "peer": "system.cpu3.ibus.slave[0]", 
                    "role": "MASTER"
                }, 
                "div16RepeatRate": 1, 
                "div16Latency": 1, 
                "multRepeatRate": 1, 
                "phase": 0.0, 
                "csuint_port": {
                    "peer": "system.cpu3.csuint_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "biu2_port": {
                    "peer": "system.cpu3.dbus45.slave[0]", 
                    "role": "MASTER"
                }, 
                "csuext_bus": {
                    "slave": {
                        "peer": [
                            "system.cpu3.csuext_port"
                        ], 
                        "role": "SLAVE"
                    }, 
                    "name": "csuext_bus", 
                    "clock": 1e-09, 
                    "header_cycles": 1, 
                    "width": 64, 
                    "use_default_range": false, 
                    "master": {
                        "peer": [
                            "system.cpu3.c2c_bridge.slave", 
                            "system.cpu3.c2ddr0_bridge.slave", 
                            "system.cpu3.c2ddr1_bridge.slave", 
                            "system.cpu3.c2ddr2_bridge.slave", 
                            "system.cpu3.c2ddr3_bridge.slave"
                        ], 
                        "role": "MASTER"
                    }, 
                    "cxx_class": "NoncoherentBus", 
                    "path": "system.cpu3.csuext_bus", 
                    "block_size": 64, 
                    "type": "NoncoherentBus"
                }, 
                "globalPredictorSize": 8192, 
                "agu_port": {
                    "peer": "system.cpu3.agu_bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "c2c_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuext_bus.master[0]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2c_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.cbus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2c_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "globalCtrBits": 2, 
                "c2ddr0_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuext_bus.master[1]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr0_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr0bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2ddr0_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "c2ddr3_bridge": {
                    "write_ack": false, 
                    "slave": {
                        "peer": "system.cpu3.csuext_bus.master[4]", 
                        "role": "SLAVE"
                    }, 
                    "name": "c2ddr3_bridge", 
                    "cxx_class": "Bridge", 
                    "req_size": 16, 
                    "delay": 0.0, 
                    "master": {
                        "peer": "system.ddr3bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "nack_delay": 0.0, 
                    "path": "system.cpu3.c2ddr3_bridge", 
                    "resp_size": 16, 
                    "type": "Bridge"
                }, 
                "progress_interval": 0, 
                "csuext_port": {
                    "peer": "system.cpu3.csuext_bus.slave[0]", 
                    "role": "MASTER"
                }
            }
        ], 
        "work_begin_cpu_id_exit": -1
    }, 
    "time_sync_period": 0.1, 
    "time_sync_spin_threshold": 9.999999999999999e-05, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}