library ieee;
use ieee.std_logic_1164.all;

entity key_schedule is 
port(
		key : in std_logic_vector(15 downto 0);
		
);

