#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar 20 20:33:19 2025
# Process ID: 247405
# Current directory: /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1
# Command line: vivado -log top_StreamingDataflowPartition_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_StreamingDataflowPartition_1_0.tcl
# Log file: /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/top_StreamingDataflowPartition_1_0.vds
# Journal file: /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/vivado.jou
# Running On: DESKTOP-B66BQ5K, OS: Linux, CPU Frequency: 3494.400 MHz, CPU Physical cores: 10, Host memory: 16658 MB
#-----------------------------------------------------------
source top_StreamingDataflowPartition_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_hls_0_tgu7ix59/project_StreamingDataflowPartition_0_IODMA_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsh/Documents/VIVADO/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsh/Documents/VIVADO/20241206/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/vivado_stitch_proj_i5tk9j7c/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_hls_0_x6g5_c6q/project_StreamingDataflowPartition_1_LabelSelect_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/vivado_stitch_proj_x9l2zrw8/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsh/FPGA/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_hls_0_tuypk1du/project_StreamingDataflowPartition_2_IODMA_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_lsh/vivado_stitch_proj_74e2cunt/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lsh/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_StreamingDataflowPartition_1_0
Command: synth_design -top top_StreamingDataflowPartition_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 247488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.559 ; gain = 403.801 ; free physical = 7826 ; free virtual = 11280
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:35]
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:73]
WARNING: [Synth 8-9661] initial value of parameter 'DEPTH' is omitted [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:34]
WARNING: [Synth 8-9661] initial value of parameter 'WIDTH' is omitted [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:35]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:123]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:123]
INFO: [Synth 8-6157] synthesizing module 'top_StreamingDataflowPartition_1_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/synth/top_StreamingDataflowPartition_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_imp_BWPU8W' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:96]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (18) of module 'axi4lite_if' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_14x995nz/memblock.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' has 24 connections declared, but only 16 given [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:146]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_imp_BWPU8W' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:96]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_imp_KIE98K' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:165]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:414]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (14) of module 'axi4lite_if__parameterized0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_50lritfa/memblock.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' has 24 connections declared, but only 16 given [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:215]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_imp_KIE98K' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:165]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_imp_1TQ8MQW' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:234]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:414]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (12) of module 'axi4lite_if__parameterized1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized1' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_lsh/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_02djbpo7/memblock.dat' is read successfully [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' has 24 connections declared, but only 16 given [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:284]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_imp_1TQ8MQW' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:234]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ipshared/5e54/src/StreamingDataflowPartition_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_StreamingDataflowPartition_1_0' (0#1) [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/synth/top_StreamingDataflowPartition_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:141]
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[15] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[14] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[13] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[12] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[11] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[10] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[7] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[6] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[5] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port in0_V_TDATA[4] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[7] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[6] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[5] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port weights_V_TDATA[4] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2404.340 ; gain = 677.582 ; free physical = 7406 ; free virtual = 10865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.340 ; gain = 677.582 ; free physical = 7406 ; free virtual = 10865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.340 ; gain = 677.582 ; free physical = 7406 ; free virtual = 10865
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2434.395 ; gain = 14.055 ; free physical = 7364 ; free virtual = 10824
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0_ooc.xdc:55]
Finished Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.598 ; gain = 0.000 ; free physical = 7130 ; free virtual = 10590
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3034.566 ; gain = 3.934 ; free physical = 7115 ; free virtual = 10575
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 7124 ; free virtual = 10585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 7124 ; free virtual = 10585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/dont_touch.xdc, line 38).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_LabelSelect_hls_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 7124 ; free virtual = 10585
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19759_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5377]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19759_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5367]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19759_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5357]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if'
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1069]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1059]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_reg' and it is trimmed from '32' to '6' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1049]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_pp0_iter2_reg_reg' and it is trimmed from '32' to '4' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1075]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_pp0_iter1_reg_reg' and it is trimmed from '32' to '4' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1065]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_reg' and it is trimmed from '32' to '4' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1055]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 7114 ; free virtual = 10579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	  15 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
+---Registers : 
	               32 Bit    Registers := 12    
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 823   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 146   
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 133   
+---RAMs : 
	             392K Bit	(50176 X 8 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	               5K Bit	(640 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
	  11 Input    9 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	  11 Input    8 Bit        Muxes := 4     
	  11 Input    7 Bit        Muxes := 2     
	  11 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	  11 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 11    
	   6 Input    4 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 56    
	   4 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 78    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_A_reg' and it is trimmed from '8' to '4' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:87]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/B_V_data_1_payload_B_reg' and it is trimmed from '8' to '4' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:93]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (0 or C)+(A2*B'')'.
DSP Report: register mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '18' to '16' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '14' to '12' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (0 or C)+(A''*B'')'.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '12' to '10' bits. [/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8581 ; free virtual = 12046
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 1082 1082 : Used 1 time 100
 Sort Area is  mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 1082 1082 : Used 1 time 100
 Sort Area is  mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 1057 1057 : Used 1 time 100
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------------------------------------------------------------------------------------+--------------------------+---------------+----------------+
|Module Name                                                                                             | RTL Object               | Depth x Width | Implemented As | 
+--------------------------------------------------------------------------------------------------------+--------------------------+---------------+----------------+
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R  | rom0                     | 64x14         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R  | rom0                     | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R  | rom0                     | 64x14         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R  | rom0                     | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R  | rom0                     | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R  | rom0                     | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R  | rom0                     | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R  | rom0                     | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R  | rom0                     | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R  | rom0                     | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R  | rom0                     | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R  | rom0                     | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R  | rom0                     | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R  | rom0                     | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R  | rom0                     | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R  | rom0                     | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R  | rom0                     | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R | rom0                     | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R | rom0                     | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R | rom0                     | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R | rom0                     | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R | rom0                     | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x14         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x14         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_8_U/q0_reg  | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_10_U/q0_reg | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_7_U/q0_reg  | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_12_U/q0_reg | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_14_U/q0_reg | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_11_U/q0_reg | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_9_U/q0_reg  | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x15         | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch                             | p_ZL7threshs_13_U/q0_reg | 64x16         | Block RAM      | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x7          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x9          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x8          | LUT            | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch                             | p_0_out                  | 64x9          | LUT            | 
+--------------------------------------------------------------------------------------------------------+--------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                  | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm  | inst/core/mem/blkStage2.Mem_reg | 49 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst/\StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm  | inst/core/mem/blkStage2.Mem_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|inst/\StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2_wstrm  | inst/core/mem/blkStage2.Mem_reg | 640 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A2*B'')'  | 25     | 5      | 32     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 25     | 5      | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch | (0 or C)+(A''*B'')' | 25     | 5      | 32     | -      | 32     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8581 ; free virtual = 12046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                  | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm  | inst/core/mem/blkStage2.Mem_reg | 49 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|inst/\StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm  | inst/core/mem/blkStage2.Mem_reg | 4 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|inst/\StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2_wstrm  | inst/core/mem/blkStage2.Mem_reg | 640 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_8_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_10_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_7_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_12_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_14_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_11_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_9_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/p_ZL7threshs_13_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm/inst/core/mem/blkStage2.Mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm/inst/core/mem/blkStage2.Mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm/inst/core/mem/blkStage2.Mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm/inst/core/mem/blkStage2.Mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm/inst/core/mem/blkStage2.Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2_wstrm/inst/core/mem/blkStage2.Mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8580 ; free virtual = 12045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 1    | 1    | 
|StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 1    | 1    | 
|StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch | Dynamic     | -      | -      | -      | -      | 32     | -    | -    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   245|
|2     |DSP48E1  |     3|
|4     |LUT1     |    19|
|5     |LUT2     |   520|
|6     |LUT3     |   699|
|7     |LUT4     |   728|
|8     |LUT5     |   297|
|9     |LUT6     |  2975|
|10    |MUXF7    |   896|
|11    |MUXF8    |   448|
|12    |RAMB18E1 |     9|
|21    |RAMB36E1 |     9|
|30    |FDRE     |  7771|
|31    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 3034.566 ; gain = 677.582 ; free physical = 8579 ; free virtual = 12044
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3034.566 ; gain = 1307.809 ; free physical = 8579 ; free virtual = 12044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3034.566 ; gain = 0.000 ; free physical = 8870 ; free virtual = 12335
INFO: [Netlist 29-17] Analyzing 1610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3034.566 ; gain = 0.000 ; free physical = 8865 ; free virtual = 12331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 77af1806
INFO: [Common 17-83] Releasing license: Synthesis
334 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:59 . Memory (MB): peak = 3034.602 ; gain = 1658.375 ; free physical = 8865 ; free virtual = 12330
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2784.846; main = 2474.041; forked = 423.729
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3984.199; main = 3034.566; forked = 981.648
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.578 ; gain = 0.000 ; free physical = 8865 ; free virtual = 12331
INFO: [Common 17-1381] The checkpoint '/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/top_StreamingDataflowPartition_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_StreamingDataflowPartition_1_0, cache-ID = 3b75b6d67b0e1961
INFO: [Coretcl 2-1174] Renamed 95 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3058.578 ; gain = 0.000 ; free physical = 8853 ; free virtual = 12335
INFO: [Common 17-1381] The checkpoint '/home/lsh/2025/vivado_zynq_proj_scw60p79/finn_zynq_link.runs/top_StreamingDataflowPartition_1_0_synth_1/top_StreamingDataflowPartition_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_StreamingDataflowPartition_1_0_utilization_synth.rpt -pb top_StreamingDataflowPartition_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 20:34:25 2025...
