#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_00000218271f8d60 .scope module, "ninthCounterSTIM" "ninthCounterSTIM" 2 1;
 .timescale 0 0;
v0000021827250e30_0 .var "clk", 0 0;
v0000021827251f10_0 .net "q", 8 0, L_000002182729c340;  1 drivers
v0000021827251650_0 .var "reset", 0 0;
S_00000218271f8480 .scope module, "nctr" "ninthCounter" 2 5, 3 1 0, S_00000218271f8d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 9 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_00000218271e2ab0 .functor AND 1, L_000002182729bb20, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729ea90 .functor AND 1, L_000002182729b8a0, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e0f0 .functor AND 1, L_000002182729c700, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e390 .functor AND 1, L_000002182729c2a0, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e5c0 .functor AND 1, L_000002182729b760, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e1d0 .functor AND 1, L_000002182729b580, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e6a0 .functor AND 1, L_000002182729bd00, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e080 .functor AND 1, L_000002182729b3a0, v0000021827250e30_0, C4<1>, C4<1>;
L_000002182729e2b0 .functor AND 1, L_000002182729b940, v0000021827250e30_0, C4<1>, C4<1>;
v0000021827251c90_0 .net *"_ivl_55", 0 0, L_00000218271e2ab0;  1 drivers
v0000021827251d30_0 .net *"_ivl_58", 0 0, L_000002182729bb20;  1 drivers
v0000021827252230_0 .net *"_ivl_59", 0 0, L_000002182729ea90;  1 drivers
v0000021827252190_0 .net *"_ivl_62", 0 0, L_000002182729b8a0;  1 drivers
v00000218272510b0_0 .net *"_ivl_63", 0 0, L_000002182729e0f0;  1 drivers
v0000021827251470_0 .net *"_ivl_66", 0 0, L_000002182729c700;  1 drivers
v0000021827251b50_0 .net *"_ivl_67", 0 0, L_000002182729e390;  1 drivers
v0000021827251ab0_0 .net *"_ivl_70", 0 0, L_000002182729c2a0;  1 drivers
v0000021827251830_0 .net *"_ivl_71", 0 0, L_000002182729e5c0;  1 drivers
v0000021827250c50_0 .net *"_ivl_74", 0 0, L_000002182729b760;  1 drivers
v0000021827250cf0_0 .net *"_ivl_75", 0 0, L_000002182729e1d0;  1 drivers
v00000218272513d0_0 .net *"_ivl_78", 0 0, L_000002182729b580;  1 drivers
v0000021827251dd0_0 .net *"_ivl_79", 0 0, L_000002182729e6a0;  1 drivers
v00000218272522d0_0 .net *"_ivl_82", 0 0, L_000002182729bd00;  1 drivers
v0000021827252690_0 .net *"_ivl_83", 0 0, L_000002182729e080;  1 drivers
v00000218272527d0_0 .net *"_ivl_86", 0 0, L_000002182729b3a0;  1 drivers
v0000021827252870_0 .net *"_ivl_87", 0 0, L_000002182729e2b0;  1 drivers
v0000021827251e70_0 .net *"_ivl_91", 0 0, L_000002182729b940;  1 drivers
v0000021827251290_0 .net "clk", 0 0, v0000021827250e30_0;  1 drivers
v0000021827250a70_0 .net "p", 8 0, L_000002182729bf80;  1 drivers
v00000218272518d0_0 .net "q", 8 0, L_000002182729c340;  alias, 1 drivers
v0000021827250d90_0 .net "reset", 0 0, v0000021827251650_0;  1 drivers
L_0000021827252050 .part L_000002182729bf80, 8, 1;
L_0000021827251330 .part L_000002182729bf80, 0, 1;
L_00000218272520f0 .part L_000002182729bf80, 1, 1;
L_0000021827251510 .part L_000002182729bf80, 2, 1;
L_00000218272516f0 .part L_000002182729bf80, 3, 1;
L_0000021827251790 .part L_000002182729bf80, 4, 1;
L_000002182729c8e0 .part L_000002182729bf80, 5, 1;
L_000002182729c520 .part L_000002182729bf80, 6, 1;
LS_000002182729bf80_0_0 .concat8 [ 1 1 1 1], v00000218271ef7d0_0, v00000218271ef5f0_0, v00000218271f0270_0, v00000218271efcd0_0;
LS_000002182729bf80_0_4 .concat8 [ 1 1 1 1], v00000218271e1f70_0, v0000021827250b10_0, v0000021827251970_0, v0000021827252550_0;
LS_000002182729bf80_0_8 .concat8 [ 1 0 0 0], v0000021827250f70_0;
L_000002182729bf80 .concat8 [ 4 4 1 0], LS_000002182729bf80_0_0, LS_000002182729bf80_0_4, LS_000002182729bf80_0_8;
L_000002182729be40 .part L_000002182729bf80, 7, 1;
L_000002182729bb20 .part L_000002182729bf80, 0, 1;
L_000002182729b8a0 .part L_000002182729bf80, 1, 1;
L_000002182729c700 .part L_000002182729bf80, 2, 1;
L_000002182729c2a0 .part L_000002182729bf80, 3, 1;
L_000002182729b760 .part L_000002182729bf80, 4, 1;
L_000002182729b580 .part L_000002182729bf80, 5, 1;
L_000002182729bd00 .part L_000002182729bf80, 6, 1;
L_000002182729b3a0 .part L_000002182729bf80, 7, 1;
LS_000002182729c340_0_0 .concat8 [ 1 1 1 1], L_00000218271e2ab0, L_000002182729ea90, L_000002182729e0f0, L_000002182729e390;
LS_000002182729c340_0_4 .concat8 [ 1 1 1 1], L_000002182729e5c0, L_000002182729e1d0, L_000002182729e6a0, L_000002182729e080;
LS_000002182729c340_0_8 .concat8 [ 1 0 0 0], L_000002182729e2b0;
L_000002182729c340 .concat8 [ 4 4 1 0], LS_000002182729c340_0_0, LS_000002182729c340_0_4, LS_000002182729c340_0_8;
L_000002182729b940 .part L_000002182729bf80, 8, 1;
S_00000218271f8610 .scope module, "dff1" "D_FF" 3 6, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271efeb0_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218271f0090_0 .net "d", 0 0, L_0000021827252050;  1 drivers
v00000218271efb90_0 .net "preset", 0 0, v0000021827251650_0;  alias, 1 drivers
v00000218271ef7d0_0 .var "q", 0 0;
L_0000021827252e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218271ef9b0_0 .net "reset", 0 0, L_0000021827252e48;  1 drivers
E_00000218271f4e00 .event posedge, v00000218271efeb0_0, v00000218271efb90_0, v00000218271ef9b0_0;
S_00000218271e88c0 .scope module, "dff2" "D_FF" 3 7, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271ee830_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218271eebf0_0 .net "d", 0 0, L_0000021827251330;  1 drivers
L_0000021827252e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218271efaf0_0 .net "preset", 0 0, L_0000021827252e90;  1 drivers
v00000218271ef5f0_0 .var "q", 0 0;
v00000218271f0130_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5240 .event posedge, v00000218271efeb0_0, v00000218271efaf0_0, v00000218271efb90_0;
S_00000218271e8a50 .scope module, "dff3" "D_FF" 3 8, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271f0310_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218271f04f0_0 .net "d", 0 0, L_00000218272520f0;  1 drivers
L_0000021827252ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218271efc30_0 .net "preset", 0 0, L_0000021827252ed8;  1 drivers
v00000218271f0270_0 .var "q", 0 0;
v00000218271eed30_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5ac0 .event posedge, v00000218271efeb0_0, v00000218271efc30_0, v00000218271efb90_0;
S_0000021827196770 .scope module, "dff4" "D_FF" 3 9, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271ee8d0_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218271eedd0_0 .net "d", 0 0, L_0000021827251510;  1 drivers
L_0000021827252f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218271ee970_0 .net "preset", 0 0, L_0000021827252f20;  1 drivers
v00000218271efcd0_0 .var "q", 0 0;
v00000218271efd70_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5900 .event posedge, v00000218271efeb0_0, v00000218271ee970_0, v00000218271efb90_0;
S_0000021827196900 .scope module, "dff5" "D_FF" 3 10, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271eff50_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218271efff0_0 .net "d", 0 0, L_00000218272516f0;  1 drivers
L_0000021827252f68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218271e2470_0 .net "preset", 0 0, L_0000021827252f68;  1 drivers
v00000218271e1f70_0 .var "q", 0 0;
v00000218271e2150_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5b00 .event posedge, v00000218271efeb0_0, v00000218271e2470_0, v00000218271efb90_0;
S_00000218272507f0 .scope module, "dff6" "D_FF" 3 11, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218271e1930_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v0000021827251150_0 .net "d", 0 0, L_0000021827251790;  1 drivers
L_0000021827252fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021827251a10_0 .net "preset", 0 0, L_0000021827252fb0;  1 drivers
v0000021827250b10_0 .var "q", 0 0;
v0000021827252410_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5100 .event posedge, v00000218271efeb0_0, v0000021827251a10_0, v00000218271efb90_0;
S_0000021827252990 .scope module, "dff7" "D_FF" 3 12, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v0000021827251fb0_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v00000218272515b0_0 .net "d", 0 0, L_000002182729c8e0;  1 drivers
L_0000021827252ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021827251bf0_0 .net "preset", 0 0, L_0000021827252ff8;  1 drivers
v0000021827251970_0 .var "q", 0 0;
v0000021827252370_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f4d00 .event posedge, v00000218271efeb0_0, v0000021827251bf0_0, v00000218271efb90_0;
S_0000021827252b20 .scope module, "dff8" "D_FF" 3 13, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v00000218272524b0_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v0000021827252730_0 .net "d", 0 0, L_000002182729c520;  1 drivers
L_0000021827253040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021827250ed0_0 .net "preset", 0 0, L_0000021827253040;  1 drivers
v0000021827252550_0 .var "q", 0 0;
v00000218272511f0_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f5a80 .event posedge, v00000218271efeb0_0, v0000021827250ed0_0, v00000218271efb90_0;
S_0000021827252cb0 .scope module, "dff9" "D_FF" 3 14, 3 27 0, S_00000218271f8480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v0000021827251010_0 .net "clk", 0 0, v0000021827250e30_0;  alias, 1 drivers
v0000021827250bb0_0 .net "d", 0 0, L_000002182729be40;  1 drivers
L_0000021827253088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000218272525f0_0 .net "preset", 0 0, L_0000021827253088;  1 drivers
v0000021827250f70_0 .var "q", 0 0;
v00000218272509d0_0 .net "reset", 0 0, v0000021827251650_0;  alias, 1 drivers
E_00000218271f4fc0 .event posedge, v00000218271efeb0_0, v00000218272525f0_0, v00000218271efb90_0;
    .scope S_00000218271f8610;
T_0 ;
    %wait E_00000218271f4e00;
    %load/vec4 v00000218271ef9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218271ef7d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000218271efb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218271ef7d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000218271f0090_0;
    %assign/vec4 v00000218271ef7d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000218271e88c0;
T_1 ;
    %wait E_00000218271f5240;
    %load/vec4 v00000218271f0130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218271ef5f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000218271efaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218271ef5f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000218271eebf0_0;
    %assign/vec4 v00000218271ef5f0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000218271e8a50;
T_2 ;
    %wait E_00000218271f5ac0;
    %load/vec4 v00000218271eed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218271f0270_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000218271efc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218271f0270_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000218271f04f0_0;
    %assign/vec4 v00000218271f0270_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021827196770;
T_3 ;
    %wait E_00000218271f5900;
    %load/vec4 v00000218271efd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218271efcd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000218271ee970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218271efcd0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000218271eedd0_0;
    %assign/vec4 v00000218271efcd0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021827196900;
T_4 ;
    %wait E_00000218271f5b00;
    %load/vec4 v00000218271e2150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000218271e1f70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000218271e2470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000218271e1f70_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v00000218271efff0_0;
    %assign/vec4 v00000218271e1f70_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000218272507f0;
T_5 ;
    %wait E_00000218271f5100;
    %load/vec4 v0000021827252410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021827250b10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021827251a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021827250b10_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000021827251150_0;
    %assign/vec4 v0000021827250b10_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021827252990;
T_6 ;
    %wait E_00000218271f4d00;
    %load/vec4 v0000021827252370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021827251970_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000021827251bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021827251970_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000218272515b0_0;
    %assign/vec4 v0000021827251970_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021827252b20;
T_7 ;
    %wait E_00000218271f5a80;
    %load/vec4 v00000218272511f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021827252550_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021827250ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021827252550_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000021827252730_0;
    %assign/vec4 v0000021827252550_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021827252cb0;
T_8 ;
    %wait E_00000218271f4fc0;
    %load/vec4 v00000218272509d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021827250f70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000218272525f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021827250f70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021827250bb0_0;
    %assign/vec4 v0000021827250f70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000218271f8d60;
T_9 ;
    %vpi_call 2 9 "$dumpfile", "ninthCounter.vcd" {0 0 0};
    %vpi_call 2 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000218271f8d60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021827250e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021827251650_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000218271f8d60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021827250e30_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000218271f8d60;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0000021827250e30_0;
    %inv;
    %store/vec4 v0000021827250e30_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000218271f8d60;
T_12 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021827251650_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021827251650_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021827251650_0, 0, 1;
    %delay 42, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021827251650_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000218271f8d60;
T_13 ;
    %vpi_call 2 30 "$monitor", $time, " output q = %d reset = %d, clk = %d", &PV<v0000021827251f10_0, 0, 1>, v0000021827251650_0, v0000021827250e30_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stims\ninthCounterSTIM.v";
    "ninthCounter.v";
