/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [14:0] _08_;
  wire [7:0] _09_;
  wire [11:0] _10_;
  wire [6:0] _11_;
  wire [5:0] _12_;
  wire [40:0] _13_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [19:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [29:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [8:0] celloutsig_0_43z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [7:0] celloutsig_0_56z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_89z;
  wire [5:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_90z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = _02_ ? _01_ : _00_;
  assign celloutsig_0_26z = celloutsig_0_3z ? 1'h1 : celloutsig_0_5z[0];
  assign celloutsig_0_28z = celloutsig_0_24z ? 1'h1 : _03_;
  assign celloutsig_0_33z = ~(celloutsig_0_18z & celloutsig_0_17z);
  assign celloutsig_0_35z = ~(celloutsig_0_10z[1] & celloutsig_0_13z[10]);
  assign celloutsig_0_72z = ~(celloutsig_0_35z & celloutsig_0_3z);
  assign celloutsig_0_7z = ~(_04_ & celloutsig_0_4z[2]);
  assign celloutsig_1_17z = ~(celloutsig_1_0z & celloutsig_1_9z);
  assign celloutsig_0_31z = ~(celloutsig_0_30z[15] | celloutsig_0_26z);
  assign celloutsig_0_39z = ~(celloutsig_0_10z[0] | celloutsig_0_29z);
  assign celloutsig_0_53z = ~(celloutsig_0_39z | celloutsig_0_40z[2]);
  assign celloutsig_1_11z = ~(celloutsig_1_2z | celloutsig_1_1z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_10z[3] | _05_);
  assign celloutsig_1_5z = ~celloutsig_1_2z;
  assign celloutsig_1_7z = ~celloutsig_1_0z;
  assign celloutsig_1_12z = ~_00_;
  assign celloutsig_0_17z = ~celloutsig_0_10z[1];
  assign celloutsig_0_0z = in_data[28] | in_data[51];
  assign celloutsig_0_24z = _07_ | celloutsig_0_5z[0];
  reg [7:0] _33_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _33_ <= 8'h00;
    else _33_ <= in_data[26:19];
  assign { _09_[7:5], _04_, _09_[3], _05_, _09_[1:0] } = _33_;
  reg [11:0] _34_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _34_ <= 12'h000;
    else _34_ <= { celloutsig_1_1z[13:5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign { _10_[11:3], _01_, _10_[1], _02_ } = _34_;
  reg [6:0] _35_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 7'h00;
    else _35_ <= { in_data[186:182], celloutsig_1_2z, celloutsig_1_4z };
  assign { _11_[6:3], _00_, _11_[1:0] } = _35_;
  reg [5:0] _36_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 6'h00;
    else _36_ <= { _09_[6:5], _04_, _09_[3], _05_, _09_[1] };
  assign { _06_, _12_[4:0] } = _36_;
  reg [40:0] _37_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _37_ <= 41'h00000000000;
    else _37_ <= { _06_, _12_[4:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z };
  assign { _13_[40:15], _07_, _08_[13:11], _13_[10:5], _03_, _13_[3:0] } = _37_;
  assign celloutsig_1_9z = in_data[155:148] === celloutsig_1_1z[10:3];
  assign celloutsig_0_29z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_26z, celloutsig_0_26z } === { celloutsig_0_13z[7:1], 3'h7, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[111:109] >= in_data[164:162];
  assign celloutsig_1_18z = { celloutsig_1_1z[5:4], celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z } >= { celloutsig_1_1z[7:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[14:13], celloutsig_0_0z } >= in_data[90:88];
  assign celloutsig_1_3z = celloutsig_1_1z && in_data[153:140];
  assign celloutsig_0_89z = { celloutsig_0_43z[2:1], celloutsig_0_53z } || { celloutsig_0_56z[6], celloutsig_0_0z, celloutsig_0_60z };
  assign celloutsig_0_27z = celloutsig_0_13z[10:1] || { celloutsig_0_8z[4:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[95:93], celloutsig_0_3z, 1'h1, celloutsig_0_2z } : { in_data[35:32], celloutsig_0_2z, 1'h0 };
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[164:152], 1'h1 } : { in_data[141:129], 1'h0 };
  assign celloutsig_0_9z = celloutsig_0_8z[0] ? { _09_[5], _04_, celloutsig_0_2z } : celloutsig_0_4z[6:2];
  assign celloutsig_0_14z = celloutsig_0_8z[1] ? { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z } : { celloutsig_0_5z[4:2], celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[62:59], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } != in_data[46:36];
  assign celloutsig_0_60z = celloutsig_0_22z[9:5] != celloutsig_0_22z[7:3];
  assign celloutsig_1_2z = { celloutsig_1_1z[10:9], celloutsig_1_0z } != celloutsig_1_1z[11:9];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z } != { celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_4z[6:2] | in_data[79:75];
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z } | { celloutsig_1_1z[2:0], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_40z = celloutsig_0_25z[13:10] << { _12_[4], celloutsig_0_31z, 1'h1, celloutsig_0_29z };
  assign celloutsig_0_41z = { celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_7z, 1'h1, celloutsig_0_10z[1] } << { celloutsig_0_5z[4:3], 3'h7 };
  assign celloutsig_0_43z = { _12_[2:0], 1'h1, celloutsig_0_5z } << { celloutsig_0_4z[7:5], celloutsig_0_40z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_2z[1], celloutsig_0_2z, celloutsig_0_0z } << { celloutsig_0_4z[3:0], celloutsig_0_0z };
  assign celloutsig_0_56z = { celloutsig_0_3z, celloutsig_0_10z[1], celloutsig_0_10z, celloutsig_0_28z } << { celloutsig_0_41z[2], celloutsig_0_10z, celloutsig_0_35z, celloutsig_0_29z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z } << in_data[38:33];
  assign celloutsig_1_14z = { _11_[6:5], celloutsig_1_12z } << { celloutsig_1_1z[12:11], celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_8z[3:0] << { _04_, _09_[3], _05_, _09_[1] };
  assign celloutsig_0_13z = { in_data[40:36], celloutsig_0_1z, celloutsig_0_5z } << { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_2z[2], celloutsig_0_4z, celloutsig_0_9z } << { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_16z[10:0], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_19z } ~^ { celloutsig_0_2z[2:1], celloutsig_0_22z, celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_90z = celloutsig_0_9z[2:0] ~^ { celloutsig_0_10z[2], celloutsig_0_72z, celloutsig_0_33z };
  assign celloutsig_0_16z = { in_data[76:68], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } ~^ { _13_[23:15], _07_, _08_[13], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_5z[1], celloutsig_0_9z, celloutsig_0_7z } ~^ { _06_, _12_[4:0], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[22:21], celloutsig_0_0z } ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_0_25z[19:17], celloutsig_0_25z[8:1], celloutsig_0_25z[12:9], celloutsig_0_25z[15:13], celloutsig_0_25z[16] } = { _08_[13:11], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_5z[2], _06_, _12_[4], celloutsig_0_4z[3:0], celloutsig_0_5z[4:1], celloutsig_0_4z[7:4], _12_[2:0], _12_[3] };
  assign { _08_[14], _08_[10:0] } = { _07_, celloutsig_0_13z };
  assign { _09_[4], _09_[2] } = { _04_, _05_ };
  assign { _10_[2], _10_[0] } = { _01_, _02_ };
  assign _11_[2] = _00_;
  assign _12_[5] = _06_;
  assign { _13_[14:11], _13_[4] } = { _07_, _08_[13:11], _03_ };
  assign celloutsig_0_25z[0] = celloutsig_0_5z[0];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
