Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low power CMOS digital design. IEEE J. Solid State Circ. 27, 4 (April), 472--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Jui-Ming Chang , Massoud Pedram, Energy minimization using multiple supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.436-443, Dec. 1997[doi>10.1109/92.645070]
Chunhong Chen , Ankur Srivastava , Majid Sarrafzadeh, On gate level power optimization using dual-supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.5, p.616-629, October 2001[doi>10.1109/92.953496]
Eui-Young Chung , Luca Benini , Giovanni De Micheli, Dynamic power management using adaptive learning tree, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.274-279, November 07-11, 1999, San Jose, California, USA
Jyu, H.-F. and Malik, S. 1993. Statistical timing optimization of combinational logic circuits. In Proceedings of the International Conference on Computer Design. 77--80.
Horng-Fei Jyu , Sharad Malik, Statistical delay modeling in logic design and synthesis, Proceedings of the 31st annual Design Automation Conference, p.126-130, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196304]
Lars Kruse , Eike Schmidt , Gerd Jochens , Ansgar Stammermann , Arne Schulz , Enrico Macii , Wolfgang Nebel, Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.3-15, Feb. 2001[doi>10.1109/92.920813]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Massoud Pedram, Power minimization in IC design: principles and applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.3-56, Jan. 1996[doi>10.1145/225871.225877]
Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224084]
Ankur Srivastava , Majid Sarrafzadeh, Predictability: definition, ananlysis and optimization, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.118-121, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774589]
Gustavo E. TÃ©llez , Amir Farrahi , Majid Sarrafzadeh, Activity-driven clock design for low power circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.62-65, November 05-09, 1995, San Jose, California, USA
Hiroyuki Tomiyama , Akihiko Inoue, Statistical performance-driven module binding in high-level synthesis, Proceedings of the 11th international symposium on System synthesis, p.66-71, December 02-04, 1998, Hsinchu, Taiwan, China
Tomiyama, H. and Yasuura, H. 1998. Module selection using manufacturing information. In IEICE Trans. Fund. E81-A, 12 (Dec.), 2576--2584.
