module fetch_tb();
logic clk, reset, PCSrc_F;
logic [63:0] PCBranch_F, imem_addr_F;
always
begin
	clk=1; #5ns; clk =0; #5ns;
end

fetch dut (PCSrc_F, clk, reset, PCBranch_F, imem_addr_F);

initial
begin
	reset=1;
	PCBranch_F = 64'd10;
	#50ns
	PCSrc_F = 0;
	reset = 0;
	
	#20ns;
	PCSrc_F = 1;
end

endmodule