Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Thu May 13 18:37:17 2021
| Host         : lfvelez-Latitude-7290 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file ./report/yuv_filter_timing_routed.rpt
| Design       : yuv_filter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.315        0.000                      0                 2668        0.032        0.000                      0                 2668        3.020        0.000                       0                  1203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.315        0.000                      0                 2668        0.032        0.000                      0                 2668        3.020        0.000                       0                  1203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            yuv2rgb_U0/tmp_13_reg_699_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.599ns  (logic 6.700ns (88.173%)  route 0.899ns (11.827%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 9.502 - 8.000 ) 
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         1.764     1.764    yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/ap_clk
    DSP48_X1Y15          DSP48E1                                      r  yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      5.368     7.132 r  yuv2rgb_U0/yuv_filter_ama_adibs_U42/yuv_filter_ama_adibs_DSP48_5_U/p/P[0]
                         net (fo=2, routed)           0.899     8.030    yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/p_0[0]
    SLICE_X33Y38         LUT2 (Prop_lut2_I1_O)        0.124     8.154 r  yuv2rgb_U0/yuv_filter_mac_mujbC_U43/yuv_filter_mac_mujbC_DSP48_6_U/tmp_13_fu_353_p2_carry_i_4/O
                         net (fo=1, routed)           0.000     8.154    yuv2rgb_U0/yuv_filter_mac_mujbC_U43_n_22
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.686 r  yuv2rgb_U0/tmp_13_fu_353_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.686    yuv2rgb_U0/tmp_13_fu_353_p2_carry_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.800 r  yuv2rgb_U0/tmp_13_fu_353_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.800    yuv2rgb_U0/tmp_13_fu_353_p2_carry__0_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.914 r  yuv2rgb_U0/tmp_13_fu_353_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.914    yuv2rgb_U0/tmp_13_fu_353_p2_carry__1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.028 r  yuv2rgb_U0/tmp_13_fu_353_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.028    yuv2rgb_U0/tmp_13_fu_353_p2_carry__2_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.362 r  yuv2rgb_U0/tmp_13_fu_353_p2_carry__3/O[1]
                         net (fo=1, routed)           0.000     9.362    yuv2rgb_U0/tmp_13_fu_353_p2[17]
    SLICE_X33Y42         FDRE                                         r  yuv2rgb_U0/tmp_13_reg_699_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1206, unset)         1.502     9.502    yuv2rgb_U0/ap_clk
    SLICE_X33Y42         FDRE                                         r  yuv2rgb_U0/tmp_13_reg_699_reg[17]/C
                         clock pessimism              0.149     9.651    
                         clock uncertainty           -0.035     9.616    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.062     9.678    yuv2rgb_U0/tmp_13_reg_699_reg[17]
  -------------------------------------------------------------------
                         required time                          9.678    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            yuv_scale_U0/tmp_10_i_reg_344_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.155%)  route 0.229ns (61.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.563     0.563    yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/ap_clk
    SLICE_X19Y41         FDRE                                         r  yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  yuv_scale_U0/yuv_filter_mul_8ng8j_U23/yuv_filter_mul_8ng8j_Mul3S_0_U/buff0_reg[14]/Q
                         net (fo=1, routed)           0.229     0.933    yuv_scale_U0/buff0[14]
    SLICE_X22Y41         FDRE                                         r  yuv_scale_U0/tmp_10_i_reg_344_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1206, unset)         0.828     0.828    yuv_scale_U0/ap_clk
    SLICE_X22Y41         FDRE                                         r  yuv_scale_U0/tmp_10_i_reg_344_reg[7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.078     0.901    yuv_scale_U0/tmp_10_i_reg_344_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X0Y13   rgb2yuv11_U0/yuv_filter_mac_mufYi_U5/yuv_filter_mac_mufYi_DSP48_4_U/p/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X32Y34  p_scale_height_U/U_fifo_w16_d2_A_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X16Y42  U_scale_channel_U/U_fifo_w8_d2_A_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK



