// Seed: 233074595
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input tri id_4,
    input tri0 id_5,
    output tri0 id_6
);
  logic [-1 : 1 'b0] id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd74,
    parameter id_7 = 32'd73
) (
    input wand id_0,
    output supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 _id_4,
    input wor id_5,
    input wand id_6,
    input uwire _id_7
);
  wire id_9;
  logic [7:0] id_10;
  assign id_10[id_7 : id_4] = -1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_0,
      id_6,
      id_3,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_1 = id_6 * 1;
endmodule
