module Circuits where

open import HoTT

data Tp : Set where
  ğŸ™ ğŸš : Tp
  _â€¢_ _â‡’_ : Tp â†’ Tp â†’ Tp

âˆ : Tp â†’ Set
âˆ ğŸ™ = Unit
âˆ ğŸš = Bool
âˆ (Ïƒ â€¢ Ï„) = âˆ Ïƒ Ã— âˆ Ï„
âˆ (Ïƒ â‡’ Ï„) = âˆ Ïƒ â†’ âˆ Ï„

data Â§ : Tp â†’ Set where
 ret : {Ïƒ : Tp} â†’ âˆ Ïƒ â†’ Â§ Ïƒ
 app : {Ïƒ Ï„ : Tp} â†’ Â§ (Ïƒ â‡’ Ï„) â†’ Â§ Ïƒ â†’ Â§ Ï„
 reg : {Ïƒ : Tp} â†’ Â§ (ğŸš â‡’ (ğŸš â€¢ Ïƒ)) â†’ Â§ Ïƒ

readSeq : {Ïƒ Ï„ : Tp} â†’ Â§ Ïƒ â†’ âˆ (Ïƒ â‡’ Ï„) â†’ Â§ Ï„
readSeq s c = app (ret c) s

count : {Ïƒ : Tp} â†’ Â§ Ïƒ â†’ Tp
count (ret x) = ğŸ™
count (app s t) = count s â€¢ count t
count (reg x) = ğŸš â€¢ count x

cvt : {Ïƒ : Tp} (s : Â§ Ïƒ) â†’ âˆ (count s) â†’ (âˆ (count s) Ã— âˆ Ïƒ)
cvt (ret c) = Î» tt â†’ (tt , c)
cvt (app f x) = Î» { (wf , wx) â†’
  let (of , cf) = cvt f wf in
  let (ox , cx) = cvt x wx in (of , ox) , cf cx }
cvt (reg x) (b , tl) =
  let (tl' , f) = cvt x tl in
  let (b' , c) = f b in (b , tl') , c

cvtÎ£ : {Ïƒ : Tp} â†’ Â§ Ïƒ â†’ Î£ Tp (Î» Ï â†’ âˆ Ï â†’ (âˆ Ï Ã— âˆ Ïƒ))
cvtÎ£ s = count s , cvt s

Vec : (Ïƒ : Tp) (n : â„•) â†’ Tp
Vec Ïƒ O = ğŸ™
Vec Ïƒ (S n) = Ïƒ â€¢ Vec Ïƒ n

Bits : (n : â„•) â†’ Tp
Bits n = Vec ğŸš n

Map : {Ïƒ Ï„ : Tp} {n : â„•} â†’ âˆ (Ïƒ â‡’ Ï„) â†’ âˆ (Vec Ïƒ n) â†’ âˆ (Vec Ï„ n)
Map {n = O} f v = unit
Map {n = S n} f (h , tl) = (f h) , (Map f tl)

Register : (n : â„•) (value : âˆ (Bits n)) (write : âˆ ğŸš) â†’ Â§ (Bits n)
Register O value write = ret tt
Register (S n) (vh , vtl) write = rv where
  tailReg = Register n vtl write
  rv : Â§ (Bits (S n))
  rv = readSeq tailReg (Î» oldtl â†’ {!!})
  foo : Bool â†’ Bool â†’ (Bool Ã— Bool Ã— âˆ (Vec ğŸš n))
  foo true rp = vh , vh , {!!}
  foo false rp = rp , rp , {!!}

nreg : {n : â„•} {Ïƒ : Tp} â†’ Â§ (Bits n â‡’ (Bits n â€¢ Ïƒ)) â†’ Â§ Ïƒ
nreg {O} s = app (ret Î» f â†’ (f tt) .snd) s
nreg {S n} s = {!!}
