// Seed: 883808773
module module_1;
  logic [7:0] id_1;
  wire id_2, module_0;
  wire id_3;
  tri1 id_4 = !id_4;
  assign module_2.type_5 = 0;
  assign id_1[1] = 1;
  logic [7:0] id_5;
  always @(posedge 1'd0) if (id_5[1]) $display(1);
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1;
  assign id_1 = id_1 - id_1;
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input supply0 id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  assign id_7 = (1);
  and primCall (id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_6, id_9);
  assign id_7 = id_6;
  wor id_9;
  assign id_7 = 1 ==? id_9;
  wire id_10;
  assign id_7 = 1'h0;
  id_11 :
  assert property (@(posedge 1'b0) id_2 == id_2 - id_11)
  else $display;
  module_0 modCall_1 ();
endmodule
