## Introduction 
* This is implementation of simplified PDP11 microprocessor by VHDL 
* it's academic Project of (Computer Architecture) course

## Specification 
  * Word length 16 bits.
  * Memory size of 2K words.
  * Single bus architecture.
  * 4 general purpose registers (R0, R1, R2, R3), (use R3 as PC, R2 as SP).
  * 20 functions ALSU.
  * Special purpose registers (IR, MAR, MDR, TMP, SRC, DST,FLAG_REGISTER).
  * Support for the following 8 addressing modes:
1. Register mode.
2. Auto increment
3. Auto decrement
4. Indexed
5. Register mode indirect
6. Auto increment indirect
7. Auto decrement indirect
8. Indexed indirect.

##The CPU support the following instruction set:
### 1. TWO WORD OPERAND:
![Two operand Logo] (https://raw.githubusercontent.com/AhmedKamal1432/MicroProcessor/master/%20material/2op.png)

### 2. ONE WORD OPERAND:
![one operand Logo]
(https://raw.githubusercontent.com/AhmedKamal1432/MicroProcessor/master/%20material/1op.png)

### 3. BRANCH INSTRUCTIONS:
![Branch Logo]
(https://raw.githubusercontent.com/AhmedKamal1432/MicroProcessor/master/%20material/branch.png)


###4. JUMP SUB ROUTINE INSTRUCTION:
![jump Logo](https://raw.githubusercontent.com/AhmedKamal1432/MicroProcessor/master/%20material/jmp.png)


### 5. NO OPERAND INSTRUCTIONS:
![NO operand Logo](https://raw.githubusercontent.com/AhmedKamal1432/MicroProcessor/master/%20material/noop.png)

## Authors
* [Ahmed Kamal Abd El Raouf.](https://github.com/AhmedKamal1432)
* [Mohamed Fawzy Abd El Raouf.](m_fawzy93@hotmail.com)
* [Mohamed Ahmed Khalifa.](mohammed.khlifa21@gmail.com)
* [Waleed Nader Hassanen.](waleed.nader93@live.com)
