{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 14:00:50 2023 " "Info: Processing started: Sat Feb 18 14:00:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Info: Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Info: Found entity 1: register32" {  } { { "register32.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock8bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock8bit " "Info: Found entity 1: clock8bit" {  } { { "clock8bit.bdf" "" { Schematic "D:/SE/RISCV/quartus/clock8bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder8 " "Info: Found entity 1: adder8" {  } { { "adder8.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register32_1 " "Info: Found entity 1: register32_1" {  } { { "register32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/register32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder32_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder32_1 " "Info: Found entity 1: adder32_1" {  } { { "adder32_1.bdf" "" { Schematic "D:/SE/RISCV/quartus/adder32_1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 combo " "Info: Found entity 1: combo" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 all_gates " "Info: Found entity 2: all_gates" {  } { { "Verilog1.v" "" { Text "D:/SE/RISCV/quartus/Verilog1.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Warning: Entity \"dff\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 270 -1 0 } }  } 0 0 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32_2.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file adder32_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_b " "Info: Found entity 1: adder_b" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 add_submodule_a " "Info: Found entity 2: add_submodule_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 ma123 " "Info: Found entity 3: ma123" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 tutorial_a " "Info: Found entity 4: tutorial_a" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 adder " "Info: Found entity 5: adder" {  } { { "adder32_2.v" "" { Text "D:/SE/RISCV/quartus/adder32_2.v" 119 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "modules.v" "" { Text "D:/SE/RISCV/quartus/modules.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "float_mul_1.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file float_mul_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bfp16_mul " "Info: Found entity 1: bfp16_mul" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 173 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 full_adder_single " "Info: Found entity 3: full_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 half_adder_single " "Info: Found entity 4: half_adder_single" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 211 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "bfp16_mul " "Info: Elaborating entity \"bfp16_mul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h float_mul_1.v(9) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(9): object \"h\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h3 float_mul_1.v(11) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(11): object \"h3\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus7 float_mul_1.v(27) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(27): object \"bus7\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus8 float_mul_1.v(28) " "Warning (10036): Verilog HDL or VHDL warning at float_mul_1.v(28): object \"bus8\" assigned a value but never read" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "h3 float_mul_1.v(34) " "Warning (10855): Verilog HDL warning at float_mul_1.v(34): initial value for variable h3 should be constant" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 34 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[15\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[15\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[14\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[14\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[13\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[13\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[12\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[12\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[11\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[11\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[10\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[10\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[9\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[9\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[8\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[8\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[7\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[7\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[6\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[6\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[5\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[5\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[4\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[4\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[3\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[3\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[2\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[2\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[1\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[1\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[0\] float_mul_1.v(15) " "Warning (10034): Output port \"out\[0\]\" at float_mul_1.v(15) has no driver" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bus_c_4\[9\] 0 float_mul_1.v(78) " "Warning (10030): Net \"bus_c_4\[9\]\" at float_mul_1.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_single half_adder_single:half_adder_c1 " "Info: Elaborating entity \"half_adder_single\" for hierarchy \"half_adder_single:half_adder_c1\"" {  } { { "float_mul_1.v" "half_adder_c1" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder_c1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder_c1\"" {  } { { "float_mul_1.v" "full_adder_c1" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_single full_adder:full_adder_c1\|full_adder_single:ASSIGN_GEN\[0\].fa_single " "Info: Elaborating entity \"full_adder_single\" for hierarchy \"full_adder:full_adder_c1\|full_adder_single:ASSIGN_GEN\[0\].fa_single\"" {  } { { "float_mul_1.v" "ASSIGN_GEN\[0\].fa_single" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 186 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder_c2 " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder_c2\"" {  } { { "float_mul_1.v" "full_adder_c2" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder_d " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder_d\"" {  } { { "float_mul_1.v" "full_adder_d" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:full_adder_e " "Info: Elaborating entity \"full_adder\" for hierarchy \"full_adder:full_adder_e\"" {  } { { "float_mul_1.v" "full_adder_e" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_b adder_b:fast_adder_final " "Info: Elaborating entity \"adder_b\" for hierarchy \"adder_b:fast_adder_final\"" {  } { { "float_mul_1.v" "fast_adder_final" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[3\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[3\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[4\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[4\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[5\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[5\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[6\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[6\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[7\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[7\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[8\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[8\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[9\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[9\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[10\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[10\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[11\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[11\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[12\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[12\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_submodule_a adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a " "Info: Elaborating entity \"add_submodule_a\" for hierarchy \"adder_b:fast_adder_final\|add_submodule_a:ASSIGN_GEN\[13\].add_submodule_a\"" {  } { { "adder32_2.v" "ASSIGN_GEN\[13\].add_submodule_a" { Text "D:/SE/RISCV/quartus/adder32_2.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "out\[0\] GND " "Warning (13410): Pin \"out\[0\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[1\] GND " "Warning (13410): Pin \"out\[1\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[2\] GND " "Warning (13410): Pin \"out\[2\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[3\] GND " "Warning (13410): Pin \"out\[3\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[4\] GND " "Warning (13410): Pin \"out\[4\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[5\] GND " "Warning (13410): Pin \"out\[5\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[6\] GND " "Warning (13410): Pin \"out\[6\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[7\] GND " "Warning (13410): Pin \"out\[7\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[8\] GND " "Warning (13410): Pin \"out\[8\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[9\] GND " "Warning (13410): Pin \"out\[9\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[10\] GND " "Warning (13410): Pin \"out\[10\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[11\] GND " "Warning (13410): Pin \"out\[11\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[12\] GND " "Warning (13410): Pin \"out\[12\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[13\] GND " "Warning (13410): Pin \"out\[13\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[14\] GND " "Warning (13410): Pin \"out\[14\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "out\[15\] GND " "Warning (13410): Pin \"out\[15\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[8\] GND " "Warning (13410): Pin \"outb\[8\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[9\] GND " "Warning (13410): Pin \"outb\[9\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[10\] GND " "Warning (13410): Pin \"outb\[10\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[11\] GND " "Warning (13410): Pin \"outb\[11\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[12\] GND " "Warning (13410): Pin \"outb\[12\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "outb\[15\] GND " "Warning (13410): Pin \"outb\[15\]\" is stuck at GND" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[4\] " "Warning (15610): No output dependent on input pin \"a\[4\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[5\] " "Warning (15610): No output dependent on input pin \"a\[5\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[7\] " "Warning (15610): No output dependent on input pin \"a\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[8\] " "Warning (15610): No output dependent on input pin \"a\[8\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[9\] " "Warning (15610): No output dependent on input pin \"a\[9\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[10\] " "Warning (15610): No output dependent on input pin \"a\[10\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[11\] " "Warning (15610): No output dependent on input pin \"a\[11\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[12\] " "Warning (15610): No output dependent on input pin \"a\[12\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[13\] " "Warning (15610): No output dependent on input pin \"a\[13\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[14\] " "Warning (15610): No output dependent on input pin \"a\[14\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[15\] " "Warning (15610): No output dependent on input pin \"a\[15\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[7\] " "Warning (15610): No output dependent on input pin \"b\[7\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[8\] " "Warning (15610): No output dependent on input pin \"b\[8\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[9\] " "Warning (15610): No output dependent on input pin \"b\[9\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[10\] " "Warning (15610): No output dependent on input pin \"b\[10\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[11\] " "Warning (15610): No output dependent on input pin \"b\[11\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[12\] " "Warning (15610): No output dependent on input pin \"b\[12\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[13\] " "Warning (15610): No output dependent on input pin \"b\[13\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[14\] " "Warning (15610): No output dependent on input pin \"b\[14\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[15\] " "Warning (15610): No output dependent on input pin \"b\[15\]\"" {  } { { "float_mul_1.v" "" { Text "D:/SE/RISCV/quartus/float_mul_1.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Info: Implemented 32 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Info: Implemented 29 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 14:00:50 2023 " "Info: Processing ended: Sat Feb 18 14:00:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
