{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 14:14:03 2023 " "Info: Processing started: Sat Feb 18 14:14:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" "" { Assignment "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_group:inst11\|C\[5\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 38.68 MHz 25.85 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 38.68 MHz between source register \"reg_group:inst11\|C\[5\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7\" (period= 25.85 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.671 ns + Longest register memory " "Info: + Longest register to memory delay is 12.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|C\[5\] 1 REG LCFF_X22_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.651 ns) 1.815 ns reg_group:inst11\|Mux5~1 2 COMB LCCOMB_X24_Y7_N20 1 " "Info: 2: + IC(1.164 ns) + CELL(0.651 ns) = 1.815 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux5~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 3.061 ns reg_group:inst11\|Mux5~2 3 COMB LCCOMB_X21_Y7_N28 8 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux5~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.706 ns) 5.275 ns simple:inst12\|Add1~11 4 COMB LCCOMB_X24_Y6_N14 2 " "Info: 4: + IC(1.508 ns) + CELL(0.706 ns) = 5.275 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'simple:inst12\|Add1~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { reg_group:inst11|Mux5~2 simple:inst12|Add1~11 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.361 ns simple:inst12\|Add1~13 5 COMB LCCOMB_X24_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.361 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'simple:inst12\|Add1~13'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst12|Add1~11 simple:inst12|Add1~13 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.867 ns simple:inst12\|Add1~14 6 COMB LCCOMB_X24_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.867 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'simple:inst12\|Add1~14'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add1~13 simple:inst12|Add1~14 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.370 ns) 7.304 ns simple:inst12\|t\[7\]~58 7 COMB LCCOMB_X21_Y6_N28 1 " "Info: 7: + IC(1.067 ns) + CELL(0.370 ns) = 7.304 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~58'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { simple:inst12|Add1~14 simple:inst12|t[7]~58 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 7.879 ns simple:inst12\|t\[7\]~59 8 COMB LCCOMB_X21_Y6_N30 1 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 7.879 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~59'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { simple:inst12|t[7]~58 simple:inst12|t[7]~59 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 8.455 ns simple:inst12\|t\[7\]~100 9 COMB LCCOMB_X21_Y6_N22 4 " "Info: 9: + IC(0.370 ns) + CELL(0.206 ns) = 8.455 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 4; COMB Node = 'simple:inst12\|t\[7\]~100'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { simple:inst12|t[7]~59 simple:inst12|t[7]~100 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 9.951 ns shift:inst19\|w\[7\]~34 10 COMB LCCOMB_X22_Y7_N20 1 " "Info: 10: + IC(1.126 ns) + CELL(0.370 ns) = 9.951 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 1; COMB Node = 'shift:inst19\|w\[7\]~34'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { simple:inst12|t[7]~100 shift:inst19|w[7]~34 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.366 ns) 10.685 ns inst29\[7\]~11 11 COMB LCCOMB_X22_Y7_N6 3 " "Info: 11: + IC(0.368 ns) + CELL(0.366 ns) = 10.685 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'inst29\[7\]~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { shift:inst19|w[7]~34 inst29[7]~11 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 11.267 ns inst29\[7\]~12 12 COMB LCCOMB_X22_Y7_N0 6 " "Info: 12: + IC(0.376 ns) + CELL(0.206 ns) = 11.267 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 6; COMB Node = 'inst29\[7\]~12'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { inst29[7]~11 inst29[7]~12 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.128 ns) 12.671 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 13 MEM M4K_X23_Y6 1 " "Info: 13: + IC(1.276 ns) + CELL(0.128 ns) = 12.671 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.007 ns ( 31.62 % ) " "Info: Total cell delay = 4.007 ns ( 31.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.664 ns ( 68.38 % ) " "Info: Total interconnect delay = 8.664 ns ( 68.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.671 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[7]~34 inst29[7]~11 inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.671 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[7]~34 {} inst29[7]~11 {} inst29[7]~12 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 0.368ns 0.376ns 1.276ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.096 ns - Smallest " "Info: - Smallest clock skew is 0.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.831 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.831 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.834 ns) 2.831 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M4K_X23_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.834 ns) = 2.831 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 68.32 % ) " "Info: Total cell delay = 1.934 ns ( 68.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns ( 31.68 % ) " "Info: Total interconnect delay = 0.897 ns ( 31.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.735 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns reg_group:inst11\|C\[5\] 3 REG LCFF_X22_Y7_N11 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.671 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[7]~34 inst29[7]~11 inst29[7]~12 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.671 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[7]~34 {} inst29[7]~11 {} inst29[7]~12 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 0.368ns 0.376ns 1.276ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 0.206ns 0.128ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.831 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.143ns 0.754ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ir:inst\|ir\[5\] in\[5\] CLK 9.076 ns register " "Info: tsu for register \"ir:inst\|ir\[5\]\" (data pin = \"in\[5\]\", clock pin = \"CLK\") is 9.076 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.848 ns + Longest pin register " "Info: + Longest pin to register delay is 11.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns in\[5\] 1 PIN PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_94; Fanout = 1; PIN Node = 'in\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[5] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.061 ns) + CELL(0.651 ns) 7.657 ns inst29\[5\]~15 2 COMB LCCOMB_X24_Y8_N16 1 " "Info: 2: + IC(6.061 ns) + CELL(0.651 ns) = 7.657 ns; Loc. = LCCOMB_X24_Y8_N16; Fanout = 1; COMB Node = 'inst29\[5\]~15'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.712 ns" { in[5] inst29[5]~15 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.624 ns) 9.352 ns inst29\[5\]~16 3 COMB LCCOMB_X22_Y7_N2 3 " "Info: 3: + IC(1.071 ns) + CELL(0.624 ns) = 9.352 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 3; COMB Node = 'inst29\[5\]~16'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { inst29[5]~15 inst29[5]~16 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.931 ns inst29\[5\]~17 4 COMB LCCOMB_X22_Y7_N10 6 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 9.931 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 6; COMB Node = 'inst29\[5\]~17'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst29[5]~16 inst29[5]~17 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.460 ns) 11.848 ns ir:inst\|ir\[5\] 5 REG LCFF_X22_Y6_N5 24 " "Info: 5: + IC(1.457 ns) + CELL(0.460 ns) = 11.848 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 24; REG Node = 'ir:inst\|ir\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.886 ns ( 24.36 % ) " "Info: Total cell delay = 2.886 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.962 ns ( 75.64 % ) " "Info: Total interconnect delay = 8.962 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.848 ns" { in[5] inst29[5]~15 inst29[5]~16 inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.848 ns" { in[5] {} in[5]~combout {} inst29[5]~15 {} inst29[5]~16 {} inst29[5]~17 {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 6.061ns 1.071ns 0.373ns 1.457ns } { 0.000ns 0.945ns 0.651ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns ir:inst\|ir\[5\] 3 REG LCFF_X22_Y6_N5 24 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X22_Y6_N5; Fanout = 24; REG Node = 'ir:inst\|ir\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "../ir.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.848 ns" { in[5] inst29[5]~15 inst29[5]~16 inst29[5]~17 ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.848 ns" { in[5] {} in[5]~combout {} inst29[5]~15 {} inst29[5]~16 {} inst29[5]~17 {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 6.061ns 1.071ns 0.373ns 1.457ns } { 0.000ns 0.945ns 0.651ns 0.624ns 0.206ns 0.460ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { CLK CLK~clkctrl ir:inst|ir[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.732 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[6\] reg_group:inst11\|C\[5\] 19.659 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[6\]\" through register \"reg_group:inst11\|C\[5\]\" is 19.659 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.735 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.666 ns) 2.735 ns reg_group:inst11\|C\[5\] 3 REG LCFF_X22_Y7_N11 2 " "Info: 3: + IC(0.826 ns) + CELL(0.666 ns) = 2.735 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.57 % ) " "Info: Total cell delay = 1.766 ns ( 64.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.43 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.620 ns + Longest register pin " "Info: + Longest register to pin delay is 16.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|C\[5\] 1 REG LCFF_X22_Y7_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 2; REG Node = 'reg_group:inst11\|C\[5\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|C[5] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.651 ns) 1.815 ns reg_group:inst11\|Mux5~1 2 COMB LCCOMB_X24_Y7_N20 1 " "Info: 2: + IC(1.164 ns) + CELL(0.651 ns) = 1.815 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux5~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.206 ns) 3.061 ns reg_group:inst11\|Mux5~2 3 COMB LCCOMB_X21_Y7_N28 8 " "Info: 3: + IC(1.040 ns) + CELL(0.206 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 8; COMB Node = 'reg_group:inst11\|Mux5~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.706 ns) 5.275 ns simple:inst12\|Add1~11 4 COMB LCCOMB_X24_Y6_N14 2 " "Info: 4: + IC(1.508 ns) + CELL(0.706 ns) = 5.275 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 2; COMB Node = 'simple:inst12\|Add1~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.214 ns" { reg_group:inst11|Mux5~2 simple:inst12|Add1~11 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.361 ns simple:inst12\|Add1~13 5 COMB LCCOMB_X24_Y6_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 5.361 ns; Loc. = LCCOMB_X24_Y6_N16; Fanout = 2; COMB Node = 'simple:inst12\|Add1~13'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { simple:inst12|Add1~11 simple:inst12|Add1~13 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.867 ns simple:inst12\|Add1~14 6 COMB LCCOMB_X24_Y6_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 5.867 ns; Loc. = LCCOMB_X24_Y6_N18; Fanout = 2; COMB Node = 'simple:inst12\|Add1~14'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add1~13 simple:inst12|Add1~14 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.370 ns) 7.304 ns simple:inst12\|t\[7\]~58 7 COMB LCCOMB_X21_Y6_N28 1 " "Info: 7: + IC(1.067 ns) + CELL(0.370 ns) = 7.304 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~58'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { simple:inst12|Add1~14 simple:inst12|t[7]~58 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 7.879 ns simple:inst12\|t\[7\]~59 8 COMB LCCOMB_X21_Y6_N30 1 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 7.879 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[7\]~59'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { simple:inst12|t[7]~58 simple:inst12|t[7]~59 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 8.455 ns simple:inst12\|t\[7\]~100 9 COMB LCCOMB_X21_Y6_N22 4 " "Info: 9: + IC(0.370 ns) + CELL(0.206 ns) = 8.455 ns; Loc. = LCCOMB_X21_Y6_N22; Fanout = 4; COMB Node = 'simple:inst12\|t\[7\]~100'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { simple:inst12|t[7]~59 simple:inst12|t[7]~100 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/simple.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.370 ns) 9.951 ns shift:inst19\|w\[6\]~36 10 COMB LCCOMB_X22_Y7_N24 2 " "Info: 10: + IC(1.126 ns) + CELL(0.370 ns) = 9.951 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 2; COMB Node = 'shift:inst19\|w\[6\]~36'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { simple:inst12|t[7]~100 shift:inst19|w[6]~36 } "NODE_NAME" } } { "../shift.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.366 ns) 11.751 ns inst29\[6\]~31 11 COMB LCCOMB_X22_Y10_N0 2 " "Info: 11: + IC(1.434 ns) + CELL(0.366 ns) = 11.751 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 2; COMB Node = 'inst29\[6\]~31'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { shift:inst19|w[6]~36 inst29[6]~31 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(3.236 ns) 16.620 ns output\[6\] 12 PIN PIN_112 0 " "Info: 12: + IC(1.633 ns) + CELL(3.236 ns) = 16.620 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'output\[6\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "4.869 ns" { inst29[6]~31 output[6] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.909 ns ( 41.57 % ) " "Info: Total cell delay = 6.909 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.711 ns ( 58.43 % ) " "Info: Total interconnect delay = 9.711 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.620 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[6]~36 inst29[6]~31 output[6] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.620 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[6]~36 {} inst29[6]~31 {} output[6] {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 1.434ns 1.633ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { CLK CLK~clkctrl reg_group:inst11|C[5] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.735 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|C[5] {} } { 0.000ns 0.000ns 0.143ns 0.826ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.620 ns" { reg_group:inst11|C[5] reg_group:inst11|Mux5~1 reg_group:inst11|Mux5~2 simple:inst12|Add1~11 simple:inst12|Add1~13 simple:inst12|Add1~14 simple:inst12|t[7]~58 simple:inst12|t[7]~59 simple:inst12|t[7]~100 shift:inst19|w[6]~36 inst29[6]~31 output[6] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.620 ns" { reg_group:inst11|C[5] {} reg_group:inst11|Mux5~1 {} reg_group:inst11|Mux5~2 {} simple:inst12|Add1~11 {} simple:inst12|Add1~13 {} simple:inst12|Add1~14 {} simple:inst12|t[7]~58 {} simple:inst12|t[7]~59 {} simple:inst12|t[7]~100 {} shift:inst19|w[6]~36 {} inst29[6]~31 {} output[6] {} } { 0.000ns 1.164ns 1.040ns 1.508ns 0.000ns 0.000ns 1.067ns 0.369ns 0.370ns 1.126ns 1.434ns 1.633ns } { 0.000ns 0.651ns 0.206ns 0.706ns 0.086ns 0.506ns 0.370ns 0.206ns 0.206ns 0.370ns 0.366ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[7\] OP\[7\] 14.691 ns Longest " "Info: Longest tpd from source pin \"in\[7\]\" to destination pin \"OP\[7\]\" is 14.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns in\[7\] 1 PIN PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_79; Fanout = 1; PIN Node = 'in\[7\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[7] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.647 ns) 7.719 ns inst29\[7\]~10 2 COMB LCCOMB_X24_Y8_N20 1 " "Info: 2: + IC(6.127 ns) + CELL(0.647 ns) = 7.719 ns; Loc. = LCCOMB_X24_Y8_N20; Fanout = 1; COMB Node = 'inst29\[7\]~10'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.774 ns" { in[7] inst29[7]~10 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.206 ns) 9.364 ns inst29\[7\]~11 3 COMB LCCOMB_X22_Y7_N6 3 " "Info: 3: + IC(1.439 ns) + CELL(0.206 ns) = 9.364 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'inst29\[7\]~11'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.645 ns" { inst29[7]~10 inst29[7]~11 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.101 ns) + CELL(3.226 ns) 14.691 ns OP\[7\] 4 PIN PIN_67 0 " "Info: 4: + IC(2.101 ns) + CELL(3.226 ns) = 14.691 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'OP\[7\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.327 ns" { inst29[7]~11 OP[7] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 280 1056 1232 296 "OP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.024 ns ( 34.20 % ) " "Info: Total cell delay = 5.024 ns ( 34.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.667 ns ( 65.80 % ) " "Info: Total interconnect delay = 9.667 ns ( 65.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.691 ns" { in[7] inst29[7]~10 inst29[7]~11 OP[7] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "14.691 ns" { in[7] {} in[7]~combout {} inst29[7]~10 {} inst29[7]~11 {} OP[7] {} } { 0.000ns 0.000ns 6.127ns 1.439ns 2.101ns } { 0.000ns 0.945ns 0.647ns 0.206ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "reg_group:inst11\|B\[2\] in\[2\] CLK -2.573 ns register " "Info: th for register \"reg_group:inst11\|B\[2\]\" (data pin = \"in\[2\]\", clock pin = \"CLK\") is -2.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns reg_group:inst11\|B\[2\] 3 REG LCFF_X24_Y8_N3 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 2; REG Node = 'reg_group:inst11\|B\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.630 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns in\[2\] 1 PIN PIN_22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_22; Fanout = 1; PIN Node = 'in\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.651 ns) 3.429 ns inst29\[2\]~23 2 COMB LCCOMB_X24_Y8_N4 2 " "Info: 2: + IC(1.678 ns) + CELL(0.651 ns) = 3.429 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 2; COMB Node = 'inst29\[2\]~23'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { in[2] inst29[2]~23 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.624 ns) 4.465 ns inst29\[2\]~24 3 COMB LCCOMB_X24_Y8_N22 6 " "Info: 3: + IC(0.412 ns) + CELL(0.624 ns) = 4.465 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 6; COMB Node = 'inst29\[2\]~24'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { inst29[2]~23 inst29[2]~24 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/my_computer/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.460 ns) 5.630 ns reg_group:inst11\|B\[2\] 4 REG LCFF_X24_Y8_N3 2 " "Info: 4: + IC(0.705 ns) + CELL(0.460 ns) = 5.630 ns; Loc. = LCFF_X24_Y8_N3; Fanout = 2; REG Node = 'reg_group:inst11\|B\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "../reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/my_computer/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 50.36 % ) " "Info: Total cell delay = 2.835 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 49.64 % ) " "Info: Total interconnect delay = 2.795 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { in[2] inst29[2]~23 inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "5.630 ns" { in[2] {} in[2]~combout {} inst29[2]~23 {} inst29[2]~24 {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 1.678ns 0.412ns 0.705ns } { 0.000ns 1.100ns 0.651ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "5.630 ns" { in[2] inst29[2]~23 inst29[2]~24 reg_group:inst11|B[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "5.630 ns" { in[2] {} in[2]~combout {} inst29[2]~23 {} inst29[2]~24 {} reg_group:inst11|B[2] {} } { 0.000ns 0.000ns 1.678ns 0.412ns 0.705ns } { 0.000ns 1.100ns 0.651ns 0.624ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 14:14:04 2023 " "Info: Processing ended: Sat Feb 18 14:14:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
