simple_raw_stateless_alu_arith_3_4_stateless_alu_0_0_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_0_mux2_ctrl = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_0_immediate = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_0_opcode = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_1_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_1_mux2_ctrl = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_1_immediate = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_1_opcode = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_2_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_2_mux2_ctrl = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_2_immediate = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_2_opcode = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_3_mux1_ctrl = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_3_mux2_ctrl = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_3_immediate = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_0_3_opcode = 4
simple_raw_stateless_alu_arith_3_4_stateful_alu_0_0_Mux2_0_global = 1
simple_raw_stateless_alu_arith_3_4_stateful_alu_0_0_Opt_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_0_0_const_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_0_0_output_mux_global = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_0_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_0_mux2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_0_immediate = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_0_opcode = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_1_mux1_ctrl = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_1_mux2_ctrl = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_1_immediate = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_1_opcode = 7
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_2_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_2_mux2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_2_immediate = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_2_opcode = 6
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_3_mux1_ctrl = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_3_mux2_ctrl = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_3_immediate = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_1_3_opcode = 6
simple_raw_stateless_alu_arith_3_4_stateful_alu_1_0_Mux2_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_1_0_Opt_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_1_0_const_0_global = 2
simple_raw_stateless_alu_arith_3_4_stateful_alu_1_0_output_mux_global = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_0_mux1_ctrl = 1
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_0_mux2_ctrl = 2
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_0_immediate = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_0_opcode = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_1_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_1_mux2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_1_immediate = 3
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_1_opcode = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_2_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_2_mux2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_2_immediate = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_2_opcode = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_3_mux1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_3_mux2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_3_immediate = 0
simple_raw_stateless_alu_arith_3_4_stateless_alu_2_3_opcode = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_2_0_Mux2_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_2_0_Opt_0_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_alu_2_0_const_0_global = 1
simple_raw_stateless_alu_arith_3_4_stateful_alu_2_0_output_mux_global = 0
simple_raw_stateless_alu_arith_3_4_stateful_operand_mux_0_0_0_ctrl = 3
simple_raw_stateless_alu_arith_3_4_stateful_operand_mux_1_0_0_ctrl = 2
simple_raw_stateless_alu_arith_3_4_stateful_operand_mux_2_0_0_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_0_0_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_0_1_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_0_2_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_0_3_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_1_0_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_1_1_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_1_2_ctrl = 1
simple_raw_stateless_alu_arith_3_4_output_mux_phv_1_3_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_2_0_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_2_1_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_2_2_ctrl = 0
simple_raw_stateless_alu_arith_3_4_output_mux_phv_2_3_ctrl = 0
simple_raw_stateless_alu_arith_3_4_salu_config_0_0 = 1
simple_raw_stateless_alu_arith_3_4_salu_config_1_0 = 0
simple_raw_stateless_alu_arith_3_4_salu_config_2_0 = 0
