<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>system_pl_wrapper</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic50"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">system_pl_wrapper</div>
 <div id="NDPrototype50" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/8/2"><span class="SHKeyword">module</span> system_pl_wrapper #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FPGA_TECHNOLOGY</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">FPGA_FAMILY</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SPEED_GRADE</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DEV_PACKAGE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">ADC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">23</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">DAC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DELAY_REFCLK_FREQUENCY</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">200</span></div><div class="PAfterParameters" data-WideGridArea="7/6/8/7" data-NarrowGridArea="9/1/10/6" style="grid-area:7/6/8/7">) ( <span class="SHKeyword">input</span> axi_aclk, <span class="SHKeyword">input</span> axi_aresetn, <span class="SHKeyword">input</span> s_axi_awvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_awaddr, <span class="SHKeyword">output</span> s_axi_awready, <span class="SHKeyword">input</span> [<span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_awprot, <span class="SHKeyword">input</span> s_axi_wvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_wdata, <span class="SHKeyword">input</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] s_axi_wstrb, <span class="SHKeyword">output</span> s_axi_wready, <span class="SHKeyword">output</span> s_axi_bvalid, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_bresp, <span class="SHKeyword">input</span> s_axi_bready, <span class="SHKeyword">input</span> s_axi_arvalid, <span class="SHKeyword">input</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_araddr, <span class="SHKeyword">output</span> s_axi_arready, <span class="SHKeyword">input</span> [<span class="SHNumber">2</span>:<span class="SHNumber">0</span>] s_axi_arprot, <span class="SHKeyword">output</span> s_axi_rvalid, <span class="SHKeyword">input</span> s_axi_rready, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] s_axi_rresp, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] s_axi_rdata, <span class="SHKeyword">output</span> adc_dma_irq, <span class="SHKeyword">output</span> dac_dma_irq, <span class="SHKeyword">input</span> delay_clk, <span class="SHKeyword">input</span> rx_clk_in_0_p, <span class="SHKeyword">input</span> rx_clk_in_0_n, <span class="SHKeyword">input</span> rx_frame_in_0_p, <span class="SHKeyword">input</span> rx_frame_in_0_n, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_p, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_0_n, <span class="SHKeyword">output</span> tx_clk_out_0_p, <span class="SHKeyword">output</span> tx_clk_out_0_n, <span class="SHKeyword">output</span> tx_frame_out_0_p, <span class="SHKeyword">output</span> tx_frame_out_0_n, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_p, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_0_n, <span class="SHKeyword">output</span> enable_0, <span class="SHKeyword">output</span> txnrx_0, <span class="SHKeyword">input</span> up_enable_0, <span class="SHKeyword">input</span> up_txnrx_0, <span class="SHKeyword">output</span> tdd_sync_0_t, <span class="SHKeyword">input</span> tdd_sync_0_i, <span class="SHKeyword">output</span> tdd_sync_0_o, <span class="SHKeyword">input</span> rx_clk_in_1_p, <span class="SHKeyword">input</span> rx_clk_in_1_n, <span class="SHKeyword">input</span> rx_frame_in_1_p, <span class="SHKeyword">input</span> rx_frame_in_1_n, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_p, <span class="SHKeyword">input</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_1_n, <span class="SHKeyword">output</span> tx_clk_out_1_p, <span class="SHKeyword">output</span> tx_clk_out_1_n, <span class="SHKeyword">output</span> tx_frame_out_1_p, <span class="SHKeyword">output</span> tx_frame_out_1_n, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_p, <span class="SHKeyword">output</span> [<span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_1_n, <span class="SHKeyword">output</span> enable_1, <span class="SHKeyword">output</span> txnrx_1, <span class="SHKeyword">input</span> up_enable_1, <span class="SHKeyword">input</span> up_txnrx_1, <span class="SHKeyword">output</span> tdd_sync_1_t, <span class="SHKeyword">input</span> tdd_sync_1_i, <span class="SHKeyword">output</span> tdd_sync_1_o, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awaddr, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awlen, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awsize, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awburst, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awprot, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_awcache, <span class="SHKeyword">output</span> adc_m_dest_axi_awvalid, <span class="SHKeyword">input</span> adc_m_dest_axi_awready, <span class="SHKeyword">output</span> [<span class="SHNumber">63</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_wdata, <span class="SHKeyword">output</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_wstrb, <span class="SHKeyword">input</span> adc_m_dest_axi_wready, <span class="SHKeyword">output</span> adc_m_dest_axi_wvalid, <span class="SHKeyword">output</span> adc_m_dest_axi_wlast, <span class="SHKeyword">input</span> adc_m_dest_axi_bvalid, <span class="SHKeyword">input</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] adc_m_dest_axi_bresp, <span class="SHKeyword">output</span> adc_m_dest_axi_bready, <span class="SHKeyword">input</span> dac_m_src_axi_arready, <span class="SHKeyword">output</span> dac_m_src_axi_arvalid, <span class="SHKeyword">output</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] dac_m_src_axi_araddr, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arlen, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arsize, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arburst, <span class="SHKeyword">output</span> [ <span class="SHNumber">2</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arprot, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] dac_m_src_axi_arcache, <span class="SHKeyword">input</span> [<span class="SHNumber">63</span>:<span class="SHNumber">0</span>] dac_m_src_axi_rdata, <span class="SHKeyword">output</span> dac_m_src_axi_rready, <span class="SHKeyword">input</span> dac_m_src_axi_rvalid, <span class="SHKeyword">input</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] dac_m_src_axi_rresp, <span class="SHKeyword">input</span> dac_m_src_axi_rlast, <span class="SHKeyword">inout</span> iic_sda_fmc, <span class="SHKeyword">inout</span> iic_scl_fmc, <span class="SHKeyword">output</span> iic2intc_irpt )</div></div></div></div>
 <div class="CBody"><p>System wrapper for pl only for zc702 board.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">FPGA_TECHNOLOGY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Type of FPGA, such as Ultrascale, Arria 10. 1 is for 7 series.</p></td></tr><tr><td class="CDLEntry">FPGA_FAMILY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Sub type of fpga, such as GX, SX, etc. 4 is for zynq.</p></td></tr><tr><td class="CDLEntry">SPEED_GRADE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number that corresponds to the ships recommeneded speed. 10 is for -1.</p></td></tr><tr><td class="CDLEntry">DEV_PACKAGE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Specify a number that is equal to the manufactures package. 14 is for cl.</p></td></tr><tr><td class="CDLEntry">DELAY_REFCLK_FREQUENCY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Reference clock frequency used for ad_data_in instances</p></td></tr><tr><td class="CDLEntry">ADC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the ADC</p></td></tr><tr><td class="CDLEntry">DAC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the DAC</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">axi_aclk</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">axi_aresetn</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awaddr</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_awprot</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wdata</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wstrb</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_wready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bresp</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_bready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_araddr</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_arprot</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rvalid</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rready</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rresp</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">s_axi_rdata</td><td class="CDLDefinition"><p>AXI Lite control bus</p></td></tr><tr><td class="CDLEntry">adc_dma_irq</td><td class="CDLDefinition"><p>fmcomms5 ADC irq</p></td></tr><tr><td class="CDLEntry">dac_dma_irq</td><td class="CDLDefinition"><p>fmcomms5 DAC irq</p></td></tr><tr><td class="CDLEntry">delay_clk</td><td class="CDLDefinition"><p>fmcomms5 delay clock</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_p</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_0_n</td><td class="CDLDefinition"><p>fmcomms5 0 tx data</p></td></tr><tr><td class="CDLEntry">txnrx_0</td><td class="CDLDefinition"><p>fmcomms5 0 txnrx</p></td></tr><tr><td class="CDLEntry">enable_0</td><td class="CDLDefinition"><p>fmcomms5 0 enable</p></td></tr><tr><td class="CDLEntry">up_enable_0</td><td class="CDLDefinition"><p>fmcomms5 0 enable input</p></td></tr><tr><td class="CDLEntry">up_txnrx_0</td><td class="CDLDefinition"><p>fmcomms5 0 txnrx select input</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_t</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_i</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_0_o</td><td class="CDLDefinition"><p>fmcomms5 0 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_clk_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx clk</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">rx_data_in_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 rx data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_clk_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx clk</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_p</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">tx_data_out_1_n</td><td class="CDLDefinition"><p>fmcomms5 1 tx data</p></td></tr><tr><td class="CDLEntry">txnrx_1</td><td class="CDLDefinition"><p>fmcomms5 1 txnrx</p></td></tr><tr><td class="CDLEntry">enable_1</td><td class="CDLDefinition"><p>fmcomms5 1 enable</p></td></tr><tr><td class="CDLEntry">up_enable_1</td><td class="CDLDefinition"><p>fmcomms5 1 enable input</p></td></tr><tr><td class="CDLEntry">up_txnrx_1</td><td class="CDLDefinition"><p>fmcomms5 1 txnrx select input</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_t</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_i</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">tdd_sync_1_o</td><td class="CDLDefinition"><p>fmcomms5 1 TDD sync i/o</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awaddr</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awlen</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awsize</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awburst</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awprot</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awcache</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_awready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wdata</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wstrb</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_wlast</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bvalid</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bresp</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">adc_m_dest_axi_bready</td><td class="CDLDefinition"><p>fmcomms5 ADC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arready</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arvalid</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_araddr</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arlen</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arsize</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arburst</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arprot</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_arcache</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rdata</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rready</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rvalid</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rresp</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">dac_m_src_axi_rlast</td><td class="CDLDefinition"><p>fmcomms5 DAC DMA</p></td></tr><tr><td class="CDLEntry">iic_sda_fmc</td><td class="CDLDefinition"><p>i2c for fmc</p></td></tr><tr><td class="CDLEntry">iic_scl_fmc</td><td class="CDLDefinition"><p>i2c for fmc</p></td></tr><tr><td class="CDLEntry">iic2intc_irpt</td><td class="CDLDefinition"><p>i2c for fmc</p></td></tr></table></div>
</div>

</body></html>