// Seed: 2410093126
module module_0 (
    input wand id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input wor id_6,
    input wire id_7,
    output uwire id_8,
    output wand id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    output wor module_0,
    output tri id_16,
    input wor id_17,
    input supply1 id_18
);
  assign id_15 = id_13;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output supply1 id_10
);
  assign id_2 = (id_6) ^ 1;
  module_0(
      id_3,
      id_3,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_6,
      id_0,
      id_10,
      id_3,
      id_6,
      id_6,
      id_3,
      id_4,
      id_9,
      id_10,
      id_3,
      id_4
  );
endmodule
