; ModuleID = 'test_if_else_if_branch'
source_filename = "test_if_else_if_branch"
target datalayout = "e-m:w-i64:64-f80:128-n8:16:32:64-S128"

declare i32 @printf(i8*, ...)

declare i32 @scanf(i8*)

define i32 @main() {
entry:
  br i1 false, label %if_block, label %else_block

if_block:                                         ; preds = %entry
  ret i32 -5
  br label %exit

else_block:                                       ; preds = %entry
  br i1 true, label %if_block1, label %else_block2

exit:                                             ; preds = %exit3, %if_block
  ret i32 -4

if_block1:                                        ; preds = %else_block
  ret i32 1
  br label %exit3

else_block2:                                      ; preds = %else_block
  ret i32 -3
  br label %exit3

exit3:                                            ; preds = %else_block2, %if_block1
  br label %exit
}
