<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1583268843">
  <File Type="BITSTR-BMM" Name="four_bit_adder_bd.bmm"/>
  <File Type="PA-TCL" Name="four_bit_adder.tcl"/>
  <File Type="OPT-DCP" Name="four_bit_adder_opt.dcp"/>
  <File Type="REPORTS-TCL" Name="four_bit_adder_reports.tcl"/>
  <File Type="OPT-HWDEF" Name="four_bit_adder.hwdef"/>
  <File Type="PWROPT-DCP" Name="four_bit_adder_pwropt.dcp"/>
  <File Type="BG-BGN" Name="four_bit_adder.bgn"/>
  <File Type="PLACE-DCP" Name="four_bit_adder_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="four_bit_adder_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="four_bit_adder_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="four_bit_adder.bin"/>
  <File Type="PHYSOPT-DCP" Name="four_bit_adder_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="four_bit_adder.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="four_bit_adder_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="four_bit_adder_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="four_bit_adder_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="four_bit_adder.ltx"/>
  <File Type="BITSTR-MMI" Name="four_bit_adder.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="four_bit_adder.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="four_bit_adder_timing_summary_routed.pb"/>
  <File Type="RDI-RDI" Name="four_bit_adder.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="four_bit_adder_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="four_bit_adder_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="four_bit_adder.bit"/>
  <File Type="BITSTR-RBT" Name="four_bit_adder.rbt"/>
  <File Type="BITSTR-NKY" Name="four_bit_adder.nky"/>
  <File Type="BG-DRC" Name="four_bit_adder.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/1_bit_half.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../full_adder/full_adder.srcs/sources_1/new/1_bit_half.v"/>
        <Attr Name="ImportTime" Val="1583257694"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/one_bit_full.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../full_adder/full_adder.srcs/sources_1/new/one_bit_full.v"/>
        <Attr Name="ImportTime" Val="1583257694"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/four_bit_adder.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="four_bit_adder"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../../../Downloads/Nexys4DDR_Master.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
