
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 831186                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485384                       # Number of bytes of host memory used
host_op_rate                                   963176                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3336.76                       # Real time elapsed on the host
host_tick_rate                              309672976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2773467618                       # Number of instructions simulated
sim_ops                                    3213886669                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1398074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2796127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 144412767                       # Number of branches fetched
system.switch_cpus.committedInsts           773467617                       # Number of instructions committed
system.switch_cpus.committedOps             895877720                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948863                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948863                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    254192118                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    248551459                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    109912607                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            25430480                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     751780743                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            751780743                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1246450444                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    647375169                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           168086876                       # Number of load instructions
system.switch_cpus.num_mem_refs             292767613                       # number of memory refs
system.switch_cpus.num_store_insts          124680737                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     104913386                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            104913386                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    130716075                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     76865213                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         516806054     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         26760294      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11723405      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7755918      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3191363      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10576174      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12726938      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1780620      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11040262      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           705056      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           44066      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        168086876     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       124680737     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          895877763                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2759223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5518446                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13974                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1386875                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       668447                       # Transaction distribution
system.membus.trans_dist::CleanEvict           729609                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11196                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11196                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1386875                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2095346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2098852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4194198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4194198                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    131800448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    132713856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    264514304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264514304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1398071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1398071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1398071                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4687449948                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4738516343                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13329417903                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2741594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1658432                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2504110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17629                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2741594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8277669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8277669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    479898624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              479898624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1403319                       # Total snoops (count)
system.tol2bus.snoopTraffic                  85561216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4162542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003361                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4148550     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13992      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4162542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3952486962                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5752979955                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     89400960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          89400960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     42399488                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       42399488                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       698445                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             698445                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       331246                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            331246                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     86519457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             86519457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      41032901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            41032901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      41032901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     86519457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           127552358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    662492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1389894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000410465580                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        37463                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        37463                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2674353                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            625467                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     698445                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    331246                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1396890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  662492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  6996                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            78836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            54693                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            54638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            52863                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            58919                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            58296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            50035                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            69900                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           131969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          148354                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          146119                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          126571                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           95061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           95756                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          110444                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            33886                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            31078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            31424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            35432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            32274                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            34300                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            33712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            85188                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           62596                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           51874                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           53978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           33712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           34766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           43959                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.13                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 32494137636                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6949470000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            58554650136                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23378.86                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               42128.86                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  719210                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 333766                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.75                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               50.38                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1396890                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              662492                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 695086                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 694808                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 31377                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 31446                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 37438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 37453                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 37470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 37467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 37467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 37470                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 37468                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 37467                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 37474                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 37480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 37494                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 37526                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 37504                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 37463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 37463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 37463                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    84                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       999389                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   131.431024                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   127.244887                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    40.060347                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        62036      6.21%      6.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       892149     89.27%     95.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        38035      3.81%     99.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         5517      0.55%     99.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1255      0.13%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          308      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           71      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       999389                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        37463                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     37.100286                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    35.199455                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.929401                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            56      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          286      0.76%      0.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1159      3.09%      4.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2327      6.21%     10.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         3722      9.94%     20.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         4811     12.84%     33.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         5313     14.18%     47.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         5068     13.53%     60.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4203     11.22%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3435      9.17%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2420      6.46%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1644      4.39%     91.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1218      3.25%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          727      1.94%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          451      1.20%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          305      0.81%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          143      0.38%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           80      0.21%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           42      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           27      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           11      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-107            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-115            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        37463                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        37463                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.683501                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.666992                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.745070                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6016     16.06%     16.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              68      0.18%     16.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           31223     83.34%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              69      0.18%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              87      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        37463                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              88953216                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 447744                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               42398528                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               89400960                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            42399488                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       86.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       41.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    86.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    41.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.99                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033299667284                       # Total gap between requests
system.mem_ctrls0.avgGap                   1003504.61                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     88953216                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     42398528                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 86086144.795173302293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 41031971.463631056249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1396890                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       662492                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  58554650136                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23945385791321                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41917.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  36144415.01                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   51.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          4458794340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2369897805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6598602360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2086877700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    328659328980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    120020255040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      545761401345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       528.170842                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 308876577578                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 689924018937                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2676885960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1422783450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3325240800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1371252240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    261942309270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    176204482560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      528510599400                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       511.476055                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 455441351502                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 543359245013                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     89552128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          89552128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     43161728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       43161728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       699626                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             699626                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       337201                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            337201                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     86665753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             86665753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      41770573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            41770573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      41770573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     86665753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           128436326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    674402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1391814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000442749720                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        38130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        38130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2683140                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            636669                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     699626                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    337201                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1399252                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  674402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  7438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            75474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            56176                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            59188                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            61423                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            52518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            57221                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            60787                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            48548                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            69011                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           133866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          150029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          150130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          120112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           94323                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           92834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          110174                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            34248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            30828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            34668                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            37928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            33288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            34996                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            35264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            30548                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            34509                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            84536                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           66778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           49376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           46126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           34918                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           35322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           51050                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32430006440                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6959070000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            58526518940                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23300.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42050.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  720828                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 339619                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.79                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               50.36                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1399252                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              674402                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 696070                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 695744                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 31957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 32046                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 38119                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 38135                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 38144                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 38136                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 38134                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 38132                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 38131                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 38137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 38145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 38156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 38164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 38190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 38173                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 38130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 38130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 38130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    97                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1005742                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   131.480750                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   127.238016                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    40.390316                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        63119      6.28%      6.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       896709     89.16%     95.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        38541      3.83%     99.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         5610      0.56%     99.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1357      0.13%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          317      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           71      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1005742                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        38130                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     36.501600                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    34.635277                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    11.712064                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              3      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            53      0.14%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          353      0.93%      1.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1245      3.27%      4.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2508      6.58%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         4048     10.62%     21.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4985     13.07%     34.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         5588     14.66%     49.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         5063     13.28%     62.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         4238     11.11%     73.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         3372      8.84%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2357      6.18%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         1647      4.32%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1050      2.75%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          702      1.84%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          390      1.02%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          249      0.65%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          136      0.36%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           61      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           45      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           15      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        38130                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        38130                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.686415                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.669890                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.745685                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6087     15.96%     15.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              83      0.22%     16.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           31769     83.32%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              83      0.22%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             107      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        38130                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              89076096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 476032                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               43160512                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               89552128                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            43161728                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       86.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       41.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    86.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    41.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033300420803                       # Total gap between requests
system.mem_ctrls1.avgGap                    996598.68                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     89076096                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     43160512                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 86205064.222127243876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 41769395.785148620605                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1399252                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       674402                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  58526518940                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23967800119852                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     41827.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  35539337.25                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   51.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          4452132720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2366349480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6572220060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2101650300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    328830324990                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    119877978240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      545768300910                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       528.177519                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 308517052237                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 690283544278                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2728922280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1450441410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3365331900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1418628960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    263977315290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    174490100160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      528998385120                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       511.948119                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 450971778701                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 547828817814                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1361152                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1361152                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1361152                       # number of overall hits
system.l2.overall_hits::total                 1361152                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1398071                       # number of demand (read+write) misses
system.l2.demand_misses::total                1398071                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1398071                       # number of overall misses
system.l2.overall_misses::total               1398071                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 129629441907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     129629441907                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 129629441907                       # number of overall miss cycles
system.l2.overall_miss_latency::total    129629441907                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2759223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2759223                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2759223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2759223                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.506690                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.506690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.506690                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.506690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 92720.213714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92720.213714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92720.213714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92720.213714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              668447                       # number of writebacks
system.l2.writebacks::total                    668447                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1398071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1398071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1398071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1398071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 117673187403                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117673187403                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 117673187403                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117673187403                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.506690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.506690                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.506690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.506690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84168.248539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84168.248539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84168.248539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84168.248539                       # average overall mshr miss latency
system.l2.replacements                        1403319                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       989985                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           989985                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       989985                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       989985                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8711                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8711                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         6433                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6433                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        11196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11196                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1046383938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1046383938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        17629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.635090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.635090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93460.516077                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93460.516077                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        11196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11196                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    950632689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    950632689                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.635090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.635090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84908.243033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84908.243033                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1354719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1354719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1386875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1386875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 128583057969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 128583057969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2741594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2741594                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.505864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.505864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92714.237382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92714.237382                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1386875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1386875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 116722554714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 116722554714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.505864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84162.274692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84162.274692                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     5561825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1404343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.960446                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.841116                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.969701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1008.189182                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           83                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89698167                       # Number of tag accesses
system.l2.tags.data_accesses                 89698167                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    773467661                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2773672055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    773467661                       # number of overall hits
system.cpu.icache.overall_hits::total      2773672055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    773467661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2773672919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    773467661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2773672919                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    773467661                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2773672055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    773467661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2773672919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2773672919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3210269.582176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108173244705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108173244705                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    278111339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        994589973                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    278111339                       # number of overall hits
system.cpu.dcache.overall_hits::total       994589973                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2759191                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9986210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2759191                       # number of overall misses
system.cpu.dcache.overall_misses::total       9986210                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 147340782987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 147340782987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 147340782987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 147340782987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    280870530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1004576183                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    280870530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1004576183                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009941                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009941                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 53399.994052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14754.424650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53399.994052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14754.424650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3961029                       # number of writebacks
system.cpu.dcache.writebacks::total           3961029                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2759191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2759191                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2759191                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2759191                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 145039617693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 145039617693                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 145039617693                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 145039617693                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002747                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 52565.994052                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52565.994052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 52565.994052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52565.994052                       # average overall mshr miss latency
system.cpu.dcache.replacements                9986085                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    159793964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       570018943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2741562                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9524536                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 146200984377                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 146200984377                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    162535526                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    579543479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53327.622858                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15349.932467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2741562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2741562                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 143914521669                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 143914521669                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 52493.622858                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52493.622858                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    118317375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      424571030                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        17629                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       461674                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1139798610                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1139798610                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    118335004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    425032704                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001086                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 64654.751262                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2468.838639                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        17629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1125096024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1125096024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000149                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 63820.751262                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63820.751262                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6345702                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22373383                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           32                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          131                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       545436                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       545436                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6345734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22373514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 17044.875000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  4163.633588                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       518748                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       518748                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 16210.875000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16210.875000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6345734                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22373514                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6345734                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22373514                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1049323211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9986341                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.075844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.344685                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.654636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440057                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       33588329093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      33588329093                       # Number of data accesses

---------- End Simulation Statistics   ----------
