$date
	Tue Jun 10 22:22:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controller_tb $end
$var wire 1 ! OP $end
$var wire 5 " B [4:0] $end
$var wire 5 # A [4:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var parameter 3 & FINISH $end
$var parameter 3 ' ONE $end
$var parameter 3 ( START $end
$var parameter 3 ) THREE $end
$var parameter 3 * TWO $end
$var reg 5 + A [4:0] $end
$var reg 5 , B [4:0] $end
$var reg 1 ! OP $end
$var reg 3 - nstate [2:0] $end
$var reg 3 . pstate [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *
b11 )
b0 (
b1 '
b100 &
$end
#0
$dumpvars
b0 .
b1 -
b0 ,
b0 +
1%
0$
b0 #
b0 "
0!
$end
#5
1$
#10
0$
#15
1$
#20
0$
#25
1$
#30
0$
0%
#35
b10 -
b11000 "
b11000 ,
b11100 #
b11100 +
b1 .
1$
#40
0$
#45
b11 -
1!
b10 "
b10 ,
b10100 #
b10100 +
b10 .
1$
#50
0$
#55
b100 -
1!
b100 "
b100 ,
b11100 #
b11100 +
b11 .
1$
#60
b1 -
0!
b0 "
b0 ,
b0 #
b0 +
b0 .
0$
1%
#65
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
0%
#95
b10 -
b11000 "
b11000 ,
b11100 #
b11100 +
b1 .
1$
#100
0$
#105
b11 -
1!
b10 "
b10 ,
b10100 #
b10100 +
b10 .
1$
#110
0$
#115
b100 -
1!
b100 "
b100 ,
b11100 #
b11100 +
b11 .
1$
#120
0$
#125
b0 -
0!
b0 "
b0 ,
b0 #
b0 +
b100 .
1$
#130
0$
#135
b1 -
b0 .
1$
#140
0$
#145
b10 -
b11000 "
b11000 ,
b11100 #
b11100 +
b1 .
1$
#150
0$
#155
b11 -
1!
b10 "
b10 ,
b10100 #
b10100 +
b10 .
1$
#160
0$
#165
b100 -
1!
b100 "
b100 ,
b11100 #
b11100 +
b11 .
1$
#170
0$
#175
b0 -
0!
b0 "
b0 ,
b0 #
b0 +
b100 .
1$
#180
0$
#185
b1 -
b0 .
1$
#190
0$
