{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608362953578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608362953589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 15:29:13 2020 " "Processing started: Sat Dec 19 15:29:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608362953589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608362953589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608362953589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608362954208 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ISSP.qsys " "Elaborating Qsys system entity \"ISSP.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608362966600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:31 Progress: Loading IP/ISSP.qsys " "2020.12.19.15:29:31 Progress: Loading IP/ISSP.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362971340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Reading input file " "2020.12.19.15:29:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\] " "2020.12.19.15:29:36 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Parameterizing module in_system_sources_probes_0 " "2020.12.19.15:29:36 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976440 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Building connections " "2020.12.19.15:29:36 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Parameterizing connections " "2020.12.19.15:29:36 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:36 Progress: Validating " "2020.12.19.15:29:36 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362976471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.19.15:29:37 Progress: Done reading input file " "2020.12.19.15:29:37 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362977280 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ISSP: Generating ISSP \"ISSP\" for QUARTUS_SYNTH " "ISSP: Generating ISSP \"ISSP\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362982751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"ISSP\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"ISSP\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362992032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ISSP: Done \"ISSP\" with 2 modules, 1 files " "ISSP: Done \"ISSP\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608362992033 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ISSP.qsys " "Finished elaborating Qsys system entity \"ISSP.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608362992766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/module/key_filter.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga_code/ac620_draft/fpga_beginning/module/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992787 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_tell " "Found entity 2: edge_tell" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992787 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_trigger " "Found entity 3: sync_trigger" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992787 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "../../module/key_filter.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/module/key_filter.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992787 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "uart_tx_rx_top.v(33) " "Verilog HDL Module Instantiation warning at uart_tx_rx_top.v(33): ignored dangling comma in List of Port Connections" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1608362992790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_rx_top " "Found entity 1: uart_tx_rx_top" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_byte_rx.v(117) " "Verilog HDL information at uart_byte_rx.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608362992794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_rx " "Found entity 1: uart_byte_rx" {  } { { "../rtl/uart_byte_rx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_rx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_byte_tx " "Found entity 1: uart_byte_tx" {  } { { "../rtl/uart_byte_tx.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_byte_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/uart_tx_rx_module/rtl/uart_tx_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_top " "Found entity 1: uart_tx_top" {  } { { "../rtl/uart_tx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/issp/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/issp/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISSP " "Found entity 1: ISSP" {  } { { "db/ip/issp/issp.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/db/ip/issp/issp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608362992804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608362992804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx_rx_top " "Elaborating entity \"uart_tx_rx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608362992867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_byte_rx_r uart_tx_rx_top.v(13) " "Verilog HDL or VHDL warning at uart_tx_rx_top.v(13): object \"data_byte_rx_r\" assigned a value but never read" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1608362992868 "|uart_tx_rx_top"}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "baud_set\[0\] uart_rx uart_tx_rx_top.v(24) " "Port \"baud_set\[0\]\" on instance \"uart_rx\" at uart_tx_rx_top.v(24) has multiple connections" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 24 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1608362992870 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "baud_set\[1\] uart_rx uart_tx_rx_top.v(24) " "Port \"baud_set\[1\]\" on instance \"uart_rx\" at uart_tx_rx_top.v(24) has multiple connections" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 24 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1608362992870 ""}
{ "Error" "EVRFX_VDB_INSTANCE_PORT_ALREADY_CONNECTED" "baud_set\[2\] uart_rx uart_tx_rx_top.v(24) " "Port \"baud_set\[2\]\" on instance \"uart_rx\" at uart_tx_rx_top.v(24) has multiple connections" {  } { { "../rtl/uart_tx_rx_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/rtl/uart_tx_rx_top.v" 24 0 0 } }  } 0 10068 "Port \"%1!s!\" on instance \"%2!s!\" at %3!s! has multiple connections" 0 0 "Quartus II" 0 -1 1608362992871 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1608362992871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg " "Generated suppressed messages file E:/FPGA_Code/AC620_Draft/FPGA_Beginning/uart_tx_rx_module/prj/output_files/uart_tx_rx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608362992911 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608362992959 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 19 15:29:52 2020 " "Processing ended: Sat Dec 19 15:29:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608362992959 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608362992959 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608362992959 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608362992959 ""}
