# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-18.10"
attribute \top 1
module \gen_test4
  attribute \src "dut.sv:3.13-3.14"
  wire width 4 input 1 \a
  attribute \src "dut.sv:4.14-4.15"
  wire width 4 output 2 \b
  attribute \src "dut.sv:10.8-10.12"
  wire \foo[0].temp
  attribute \src "dut.sv:10.8-10.12"
  wire \foo[1].temp
  attribute \src "dut.sv:10.8-10.12"
  wire \foo[2].temp
  attribute \src "dut.sv:14.18-14.39"
  cell $and $and$dut.sv:14$1
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \a [0]
    connect \B \a [1]
    connect \Y \foo[1].temp
  end
  attribute \src "dut.sv:14.18-14.39"
  cell $and $and$dut.sv:14$2
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \foo[1].temp
    connect \B \a [2]
    connect \Y \foo[2].temp
  end
  connect \foo[0].temp \a [0]
  connect \b [2:0] { \foo[2].temp \foo[1].temp \a [0] }
end
