Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:32:40 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/fft1D_512_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                27236        0.024        0.000                      0                27236        3.458        0.000                       0                 13336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.071        0.000                      0                27236        0.024        0.000                      0                27236        3.458        0.000                       0                 13336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 3.853ns (48.712%)  route 4.057ns (51.288%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X118Y4         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/Ex_1_reg_1331_reg[5]/Q
                         net (fo=15, routed)          0.278     0.384    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[5]
    SLICE_X120Y5         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.533 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11__0/O
                         net (fo=136, routed)         0.442     0.975    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
    SLICE_X119Y11        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.010 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0/O
                         net (fo=4, routed)           0.120     1.130    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_10__0_n_4
    SLICE_X119Y11        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     1.276 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0/O
                         net (fo=4, routed)           0.363     1.639    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[41]_i_3__0_n_4
    SLICE_X123Y12        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     1.690 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0/O
                         net (fo=1, routed)           0.146     1.836    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_4__0_n_4
    SLICE_X124Y13        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     1.981 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[39]_i_1__0/O
                         net (fo=6, routed)           0.558     2.539    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[39]
    SLICE_X130Y22        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     2.605 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product_i_10__1/O
                         net (fo=3, routed)           0.431     3.036    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/B[5]
    DSP48E2_X18Y4        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     3.187 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X18Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     3.260 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     3.260    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X18Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[35])
                                                      0.609     3.869 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     3.869    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_MULTIPLIER.V<35>
    DSP48E2_X18Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     3.915 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     3.915    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_M_DATA.V_DATA<35>
    DSP48E2_X18Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     4.486 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.608 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.622    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/PCIN[47]
    DSP48E2_X18Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     5.168 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.168    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_ALU.ALU_OUT<47>
    DSP48E2_X18Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     5.290 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__3/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     5.363    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/PCIN[47]
    DSP48E2_X18Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[33])
                                                      0.546     5.909 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU_INST/ALU_OUT[33]
                         net (fo=1, routed)           0.000     5.909    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_ALU.ALU_OUT<33>
    DSP48E2_X18Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[33]_P[33])
                                                      0.109     6.018 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4/DSP_OUTPUT_INST/P[33]
                         net (fo=5, routed)           0.506     6.524    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/tmp_product__4_n_76
    SLICE_X132Y25        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     6.612 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/mul_49ns_49ns_98_1_1_U36/i___36/O
                         net (fo=1, routed)           0.342     6.954    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_307
    SLICE_X132Y21        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     7.045 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.071    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[23]_i_1__0_n_4
    SLICE_X132Y22        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.086 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     7.112    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[31]_i_1__0_n_4
    SLICE_X132Y23        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.096     7.208 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1__0/O[3]
                         net (fo=11, routed)          0.732     7.940    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/B_squared_reg_1384_reg[47]_0[35]
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_clk
    SLICE_X142Y32        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X142Y32        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_128/ap_CS_fsm_reg[4]_psdsp_47
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/ap_clk
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/phi_x_reg_299_reg[19]/Q
                         net (fo=2, routed)           0.038     0.090    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[63]_0[19]
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14725, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/ap_clk
    SLICE_X107Y61        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X107Y61        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/dmul_64ns_64ns_64_4_max_dsp_1_U67/din1_buf1_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X6Y17  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK



