// Seed: 3815484404
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2
    , id_5,
    input logic id_3,
    output logic id_4
);
  logic id_6;
  assign id_4 = 1;
  logic id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout id_10;
  output id_9;
  output id_8;
  inout id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_11(
      id_6[1], 1, 1, 1 - id_0
  );
endmodule
