# AXI4Lite-Slave-Memory
This project implements a fully compliant AXI4-Lite memory-mapped slave module in SystemVerilog.

