<html><body>
<pre>
 
cpldfit:  version J.33                              Xilinx Inc.
                                  Fitter Report
Design Name: CPLD_32Channel                      Date: 11- 1-2013,  2:45PM
Device Used: XC95108-7-PC84
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
34 /108 ( 31%) 75  /540  ( 14%) 100/216 ( 46%)   8  /108 (  7%) 63 /69  ( 91%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1          10/18       20/36       20          19/90      10/12
FB2           2/18       17/36       17           6/90       2/12
FB3           7/18       16/36       16          14/90       7/12
FB4          12/18       31/36       31          30/90      11/11*
FB5           0/18        0/36        0           0/90       0/11
FB6           3/18       16/36       16           6/90       3/11
             -----       -----                   -----       -----     
             34/108     100/216                  75/540     33/69 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   30          30    |  I/O              :    61      63
Output        :   25          25    |  GCK/IO           :     1       3
Bidirectional :    8           8    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     63          63

** Power Data **

There are 34 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 33 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
CPLD_SD<15>         2     10    FB1_2   1    I/O     O       STD  FAST 
CPLD_SD<14>         2     10    FB1_3   2    I/O     O       STD  FAST 
CPLD_SD<13>         2     10    FB1_5   3    I/O     O       STD  FAST 
CPLD_SD<12>         2     10    FB1_6   4    I/O     O       STD  FAST 
CPLD_SD<11>         2     10    FB1_8   5    I/O     O       STD  FAST 
CPLD_SD<10>         2     10    FB1_9   6    I/O     O       STD  FAST 
CPLD_SD<9>          2     10    FB1_11  7    I/O     O       STD  FAST 
IOCS16              1     10    FB1_12  9    GCK/I/O O       STD  FAST 
CPLD_SD<8>          2     10    FB1_15  11   I/O     O       STD  FAST 
CPLD_SD<7>          2     10    FB1_17  13   I/O     O       STD  FAST 
CPLD_OUT<1>         3     15    FB2_2   71   I/O     O       STD  FAST RESET
CPLD_OUT<0>         3     15    FB2_3   72   I/O     O       STD  FAST RESET
CPLD_SD<6>          2     10    FB3_2   14   I/O     O       STD  FAST 
CPLD_SD<5>          2     10    FB3_3   15   I/O     O       STD  FAST 
CPLD_SD<4>          2     10    FB3_5   17   I/O     O       STD  FAST 
CPLD_SD<3>          2     10    FB3_6   18   I/O     O       STD  FAST 
CPLD_SD<2>          2     10    FB3_8   19   I/O     O       STD  FAST 
CPLD_SD<1>          2     10    FB3_9   20   I/O     O       STD  FAST 
CPLD_SD<0>          2     10    FB3_11  21   I/O     O       STD  FAST 
SD<4>               2     14    FB4_2   57   I/O     I/O     STD  FAST 
SD<3>               2     14    FB4_3   58   I/O     I/O     STD  FAST 
SD<2>               2     14    FB4_5   61   I/O     I/O     STD  FAST 
SD<1>               2     14    FB4_6   62   I/O     I/O     STD  FAST 
SD<0>               2     14    FB4_8   63   I/O     I/O     STD  FAST 
CPLD_OUT<7>         3     15    FB4_9   65   I/O     O       STD  FAST RESET
CPLD_OUT<6>         3     15    FB4_11  66   I/O     O       STD  FAST RESET
CPLD_OUT<5>         3     15    FB4_12  67   I/O     O       STD  FAST RESET
CPLD_OUT<4>         3     15    FB4_14  68   I/O     O       STD  FAST RESET
CPLD_OUT<3>         3     15    FB4_15  69   I/O     O       STD  FAST RESET
CPLD_OUT<2>         3     15    FB4_17  70   I/O     O       STD  FAST RESET
SD<7>               2     14    FB6_14  54   I/O     I/O     STD  FAST 
SD<6>               2     14    FB6_15  55   I/O     I/O     STD  FAST 
SD<5>               2     14    FB6_17  56   I/O     I/O     STD  FAST 

** 1 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
$OpTx$FX_DC$3       2     3     FB4_18  STD  

** 30 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
CPLD_IN<7>          FB2_5   74   GSR/I/O I
CPLD_IN<6>          FB2_6   75   I/O     I
CPLD_IN<5>          FB2_11  79   I/O     I
CPLD_IN<4>          FB2_12  80   I/O     I
CPLD_IN<3>          FB2_14  81   I/O     I
CPLD_IN<2>          FB2_15  82   I/O     I
CPLD_IN<1>          FB2_16  83   I/O     I
CPLD_IN<0>          FB2_17  84   I/O     I
IOW                 FB3_12  23   I/O     I
IOR                 FB3_14  24   I/O     I
SA<11>              FB3_17  31   I/O     I
SA<10>              FB5_2   32   I/O     I
SA<9>               FB5_3   33   I/O     I
SA<8>               FB5_5   34   I/O     I
SA<7>               FB5_6   35   I/O     I
SA<6>               FB5_8   36   I/O     I
SA<5>               FB5_9   37   I/O     I
SA<4>               FB5_11  39   I/O     I
SA<3>               FB5_12  40   I/O     I
SA<2>               FB5_14  41   I/O     I
SA<1>               FB5_15  43   I/O     I
SA<0>               FB5_17  44   I/O     I
SD<15>              FB6_2   45   I/O     I
SD<14>              FB6_3   46   I/O     I
SD<13>              FB6_5   47   I/O     I
SD<12>              FB6_6   48   I/O     I
SD<11>              FB6_8   50   I/O     I
SD<10>              FB6_9   51   I/O     I
SD<9>               FB6_11  52   I/O     I
SD<8>               FB6_12  53   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               20/16
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
CPLD_SD<15>           2       0     0   3     FB1_2   1     I/O     O
CPLD_SD<14>           2       0     0   3     FB1_3   2     I/O     O
(unused)              0       0     0   5     FB1_4         (b)     
CPLD_SD<13>           2       0     0   3     FB1_5   3     I/O     O
CPLD_SD<12>           2       0     0   3     FB1_6   4     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
CPLD_SD<11>           2       0     0   3     FB1_8   5     I/O     O
CPLD_SD<10>           2       0     0   3     FB1_9   6     I/O     O
(unused)              0       0     0   5     FB1_10        (b)     
CPLD_SD<9>            2       0     0   3     FB1_11  7     I/O     O
IOCS16                1       0     0   4     FB1_12  9     GCK/I/O O
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  10    GCK/I/O 
CPLD_SD<8>            2       0     0   3     FB1_15  11    I/O     O
(unused)              0       0     0   5     FB1_16  12    GCK/I/O 
CPLD_SD<7>            2       0     0   3     FB1_17  13    I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$3      8: SA<5>             15: SD<12> 
  2: SD<7>.PIN          9: SA<6>             16: SD<13> 
  3: SA<0>             10: SA<7>             17: SD<14> 
  4: SA<10>            11: SA<8>             18: SD<15> 
  5: SA<11>            12: SA<9>             19: SD<8> 
  6: SA<3>             13: SD<10>            20: SD<9> 
  7: SA<4>             14: SD<11>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPLD_SD<15>          X..XX.XXXXXX.....X...................... 10      10
CPLD_SD<14>          X..XX.XXXXXX....X....................... 10      10
CPLD_SD<13>          X..XX.XXXXXX...X........................ 10      10
CPLD_SD<12>          X..XX.XXXXXX..X......................... 10      10
CPLD_SD<11>          X..XX.XXXXXX.X.......................... 10      10
CPLD_SD<10>          X..XX.XXXXXXX........................... 10      10
CPLD_SD<9>           X..XX.XXXXXX.......X.................... 10      10
IOCS16               ..XXXXXXXXXX............................ 10      10
CPLD_SD<8>           X..XX.XXXXXX......X..................... 10      10
CPLD_SD<7>           XX.XX.XXXXXX............................ 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               17/19
Number of signals used by logic mapping into function block:  17
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
CPLD_OUT<1>           3       0     0   2     FB2_2   71    I/O     O
CPLD_OUT<0>           3       0     0   2     FB2_3   72    I/O     O
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   74    GSR/I/O I
(unused)              0       0     0   5     FB2_6   75    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   76    GTS/I/O 
(unused)              0       0     0   5     FB2_9   77    GTS/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  79    I/O     I
(unused)              0       0     0   5     FB2_12  80    I/O     I
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  81    I/O     I
(unused)              0       0     0   5     FB2_15  82    I/O     I
(unused)              0       0     0   5     FB2_16  83    I/O     I
(unused)              0       0     0   5     FB2_17  84    I/O     I
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: CPLD_OUT_0.LFBK    7: SA<10>            13: SA<5> 
  2: CPLD_OUT_1.LFBK    8: SA<11>            14: SA<6> 
  3: SD<0>.PIN          9: SA<1>             15: SA<7> 
  4: SD<1>.PIN         10: SA<2>             16: SA<8> 
  5: IOW               11: SA<3>             17: SA<9> 
  6: SA<0>             12: SA<4>            

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPLD_OUT<1>          .X.XXXXXXXXXXXXXX....................... 15      15
CPLD_OUT<0>          X.X.XXXXXXXXXXXXX....................... 15      15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               16/20
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
CPLD_SD<6>            2       0     0   3     FB3_2   14    I/O     O
CPLD_SD<5>            2       0     0   3     FB3_3   15    I/O     O
(unused)              0       0     0   5     FB3_4         (b)     
CPLD_SD<4>            2       0     0   3     FB3_5   17    I/O     O
CPLD_SD<3>            2       0     0   3     FB3_6   18    I/O     O
(unused)              0       0     0   5     FB3_7         (b)     
CPLD_SD<2>            2       0     0   3     FB3_8   19    I/O     O
CPLD_SD<1>            2       0     0   3     FB3_9   20    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
CPLD_SD<0>            2       0     0   3     FB3_11  21    I/O     O
(unused)              0       0     0   5     FB3_12  23    I/O     I
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  24    I/O     I
(unused)              0       0     0   5     FB3_15  25    I/O     
(unused)              0       0     0   5     FB3_16  26    I/O     
(unused)              0       0     0   5     FB3_17  31    I/O     I
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$3      7: SD<5>.PIN         12: SA<5> 
  2: SD<0>.PIN          8: SD<6>.PIN         13: SA<6> 
  3: SD<1>.PIN          9: SA<10>            14: SA<7> 
  4: SD<2>.PIN         10: SA<11>            15: SA<8> 
  5: SD<3>.PIN         11: SA<4>             16: SA<9> 
  6: SD<4>.PIN        

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
CPLD_SD<6>           X......XXXXXXXXX........................ 10      10
CPLD_SD<5>           X.....X.XXXXXXXX........................ 10      10
CPLD_SD<4>           X....X..XXXXXXXX........................ 10      10
CPLD_SD<3>           X...X...XXXXXXXX........................ 10      10
CPLD_SD<2>           X..X....XXXXXXXX........................ 10      10
CPLD_SD<1>           X.X.....XXXXXXXX........................ 10      10
CPLD_SD<0>           XX......XXXXXXXX........................ 10      10
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               31/5
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
SD<4>                 2       0     0   3     FB4_2   57    I/O     I/O
SD<3>                 2       0     0   3     FB4_3   58    I/O     I/O
(unused)              0       0     0   5     FB4_4         (b)     
SD<2>                 2       0     0   3     FB4_5   61    I/O     I/O
SD<1>                 2       0     0   3     FB4_6   62    I/O     I/O
(unused)              0       0     0   5     FB4_7         (b)     
SD<0>                 2       0     0   3     FB4_8   63    I/O     I/O
CPLD_OUT<7>           3       0     0   2     FB4_9   65    I/O     O
(unused)              0       0     0   5     FB4_10        (b)     
CPLD_OUT<6>           3       0     0   2     FB4_11  66    I/O     O
CPLD_OUT<5>           3       0     0   2     FB4_12  67    I/O     O
(unused)              0       0     0   5     FB4_13        (b)     
CPLD_OUT<4>           3       0     0   2     FB4_14  68    I/O     O
CPLD_OUT<3>           3       0     0   2     FB4_15  69    I/O     O
(unused)              0       0     0   5     FB4_16        (b)     
CPLD_OUT<2>           3       0     0   2     FB4_17  70    I/O     O
$OpTx$FX_DC$3         2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CPLD_IN<0>        12: SD<2>.PIN         22: SA<11> 
  2: CPLD_IN<1>        13: SD<3>.PIN         23: SA<1> 
  3: CPLD_IN<2>        14: SD<4>.PIN         24: SA<2> 
  4: CPLD_IN<3>        15: SD<5>.PIN         25: SA<3> 
  5: CPLD_IN<4>        16: SD<6>.PIN         26: SA<4> 
  6: CPLD_OUT_2.LFBK   17: SD<7>.PIN         27: SA<5> 
  7: CPLD_OUT_3.LFBK   18: IOR               28: SA<6> 
  8: CPLD_OUT_4.LFBK   19: IOW               29: SA<7> 
  9: CPLD_OUT_5.LFBK   20: SA<0>             30: SA<8> 
 10: CPLD_OUT_6.LFBK   21: SA<10>            31: SA<9> 
 11: CPLD_OUT_7.LFBK  

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
SD<4>                ....X............X.XXXXXXXXXXXX......... 14      14
SD<3>                ...X.............X.XXXXXXXXXXXX......... 14      14
SD<2>                ..X..............X.XXXXXXXXXXXX......... 14      14
SD<1>                .X...............X.XXXXXXXXXXXX......... 14      14
SD<0>                X................X.XXXXXXXXXXXX......... 14      14
CPLD_OUT<7>          ..........X.....X.XXXXXXXXXXXXX......... 15      15
CPLD_OUT<6>          .........X.....X..XXXXXXXXXXXXX......... 15      15
CPLD_OUT<5>          ........X.....X...XXXXXXXXXXXXX......... 15      15
CPLD_OUT<4>          .......X.....X....XXXXXXXXXXXXX......... 15      15
CPLD_OUT<3>          ......X.....X.....XXXXXXXXXXXXX......... 15      15
CPLD_OUT<2>          .....X.....X......XXXXXXXXXXXXX......... 15      15
$OpTx$FX_DC$3        ...................X...XX............... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB5_1         (b)     
(unused)              0       0     0   5     FB5_2   32    I/O     I
(unused)              0       0     0   5     FB5_3   33    I/O     I
(unused)              0       0     0   5     FB5_4         (b)     
(unused)              0       0     0   5     FB5_5   34    I/O     I
(unused)              0       0     0   5     FB5_6   35    I/O     I
(unused)              0       0     0   5     FB5_7         (b)     
(unused)              0       0     0   5     FB5_8   36    I/O     I
(unused)              0       0     0   5     FB5_9   37    I/O     I
(unused)              0       0     0   5     FB5_10        (b)     
(unused)              0       0     0   5     FB5_11  39    I/O     I
(unused)              0       0     0   5     FB5_12  40    I/O     I
(unused)              0       0     0   5     FB5_13        (b)     
(unused)              0       0     0   5     FB5_14  41    I/O     I
(unused)              0       0     0   5     FB5_15  43    I/O     I
(unused)              0       0     0   5     FB5_16        (b)     
(unused)              0       0     0   5     FB5_17  44    I/O     I
(unused)              0       0     0   5     FB5_18        (b)     
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               16/20
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB6_1         (b)     
(unused)              0       0     0   5     FB6_2   45    I/O     I
(unused)              0       0     0   5     FB6_3   46    I/O     I
(unused)              0       0     0   5     FB6_4         (b)     
(unused)              0       0     0   5     FB6_5   47    I/O     I
(unused)              0       0     0   5     FB6_6   48    I/O     I
(unused)              0       0     0   5     FB6_7         (b)     
(unused)              0       0     0   5     FB6_8   50    I/O     I
(unused)              0       0     0   5     FB6_9   51    I/O     I
(unused)              0       0     0   5     FB6_10        (b)     
(unused)              0       0     0   5     FB6_11  52    I/O     I
(unused)              0       0     0   5     FB6_12  53    I/O     I
(unused)              0       0     0   5     FB6_13        (b)     
SD<7>                 2       0     0   3     FB6_14  54    I/O     I/O
SD<6>                 2       0     0   3     FB6_15  55    I/O     I/O
(unused)              0       0     0   5     FB6_16        (b)     
SD<5>                 2       0     0   3     FB6_17  56    I/O     I/O
(unused)              0       0     0   5     FB6_18        (b)     

Signals Used by Logic in Function Block
  1: CPLD_IN<5>         7: SA<11>            12: SA<5> 
  2: CPLD_IN<6>         8: SA<1>             13: SA<6> 
  3: CPLD_IN<7>         9: SA<2>             14: SA<7> 
  4: IOR               10: SA<3>             15: SA<8> 
  5: SA<0>             11: SA<4>             16: SA<9> 
  6: SA<10>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
SD<7>                ..XXXXXXXXXXXXXX........................ 14      14
SD<6>                .X.XXXXXXXXXXXXX........................ 14      14
SD<5>                X..XXXXXXXXXXXXX........................ 14      14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$FX_DC$3 <= ((SA(3) AND NOT SA(2))
	OR (NOT SA(3) AND NOT SA(0)));

FTCPE_CPLD_OUT0: FTCPE port map (CPLD_OUT(0),CPLD_OUT_T(0),NOT IOW,'0','0');
CPLD_OUT_T(0) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(0).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_0.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(0).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_0.LFBK));

FTCPE_CPLD_OUT1: FTCPE port map (CPLD_OUT(1),CPLD_OUT_T(1),NOT IOW,'0','0');
CPLD_OUT_T(1) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(1).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_1.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(1).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_1.LFBK));

FTCPE_CPLD_OUT2: FTCPE port map (CPLD_OUT(2),CPLD_OUT_T(2),NOT IOW,'0','0');
CPLD_OUT_T(2) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(2).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_2.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(2).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_2.LFBK));

FTCPE_CPLD_OUT3: FTCPE port map (CPLD_OUT(3),CPLD_OUT_T(3),NOT IOW,'0','0');
CPLD_OUT_T(3) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(3).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_3.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(3).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_3.LFBK));

FTCPE_CPLD_OUT4: FTCPE port map (CPLD_OUT(4),CPLD_OUT_T(4),NOT IOW,'0','0');
CPLD_OUT_T(4) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(4).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_4.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(4).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_4.LFBK));

FTCPE_CPLD_OUT5: FTCPE port map (CPLD_OUT(5),CPLD_OUT_T(5),NOT IOW,'0','0');
CPLD_OUT_T(5) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(5).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_5.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(5).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_5.LFBK));

FTCPE_CPLD_OUT6: FTCPE port map (CPLD_OUT(6),CPLD_OUT_T(6),NOT IOW,'0','0');
CPLD_OUT_T(6) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(6).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_6.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(6).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_6.LFBK));

FTCPE_CPLD_OUT7: FTCPE port map (CPLD_OUT(7),CPLD_OUT_T(7),NOT IOW,'0','0');
CPLD_OUT_T(7) <= ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SD(7).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND NOT CPLD_OUT_7.LFBK)
	OR (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND SA(0) AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SD(7).PIN AND NOT SA(2) AND 
	SA(9) AND SA(1) AND CPLD_OUT_7.LFBK));


CPLD_SD_I(0) <= SD(0).PIN;
CPLD_SD(0) <= CPLD_SD_I(0) when CPLD_SD_OE(0) = '1' else 'Z';
CPLD_SD_OE(0) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(1) <= SD(1).PIN;
CPLD_SD(1) <= CPLD_SD_I(1) when CPLD_SD_OE(1) = '1' else 'Z';
CPLD_SD_OE(1) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(2) <= SD(2).PIN;
CPLD_SD(2) <= CPLD_SD_I(2) when CPLD_SD_OE(2) = '1' else 'Z';
CPLD_SD_OE(2) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(3) <= SD(3).PIN;
CPLD_SD(3) <= CPLD_SD_I(3) when CPLD_SD_OE(3) = '1' else 'Z';
CPLD_SD_OE(3) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(4) <= SD(4).PIN;
CPLD_SD(4) <= CPLD_SD_I(4) when CPLD_SD_OE(4) = '1' else 'Z';
CPLD_SD_OE(4) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(5) <= SD(5).PIN;
CPLD_SD(5) <= CPLD_SD_I(5) when CPLD_SD_OE(5) = '1' else 'Z';
CPLD_SD_OE(5) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(6) <= SD(6).PIN;
CPLD_SD(6) <= CPLD_SD_I(6) when CPLD_SD_OE(6) = '1' else 'Z';
CPLD_SD_OE(6) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(7) <= SD(7).PIN;
CPLD_SD(7) <= CPLD_SD_I(7) when CPLD_SD_OE(7) = '1' else 'Z';
CPLD_SD_OE(7) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(8) <= SD(8);
CPLD_SD(8) <= CPLD_SD_I(8) when CPLD_SD_OE(8) = '1' else 'Z';
CPLD_SD_OE(8) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(9) <= SD(9);
CPLD_SD(9) <= CPLD_SD_I(9) when CPLD_SD_OE(9) = '1' else 'Z';
CPLD_SD_OE(9) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(10) <= SD(10);
CPLD_SD(10) <= CPLD_SD_I(10) when CPLD_SD_OE(10) = '1' else 'Z';
CPLD_SD_OE(10) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(11) <= SD(11);
CPLD_SD(11) <= CPLD_SD_I(11) when CPLD_SD_OE(11) = '1' else 'Z';
CPLD_SD_OE(11) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(12) <= SD(12);
CPLD_SD(12) <= CPLD_SD_I(12) when CPLD_SD_OE(12) = '1' else 'Z';
CPLD_SD_OE(12) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(13) <= SD(13);
CPLD_SD(13) <= CPLD_SD_I(13) when CPLD_SD_OE(13) = '1' else 'Z';
CPLD_SD_OE(13) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(14) <= SD(14);
CPLD_SD(14) <= CPLD_SD_I(14) when CPLD_SD_OE(14) = '1' else 'Z';
CPLD_SD_OE(14) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


CPLD_SD_I(15) <= SD(15);
CPLD_SD(15) <= CPLD_SD_I(15) when CPLD_SD_OE(15) = '1' else 'Z';
CPLD_SD_OE(15) <= (NOT SA(11) AND NOT SA(10) AND NOT SA(5) AND SA(4) AND NOT SA(7) AND 
	NOT SA(8) AND NOT SA(6) AND SA(9) AND $OpTx$FX_DC$3);


IOCS16 <= NOT ((NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT SA(5) AND 
	SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND SA(9)));


SD_I(0) <= CPLD_IN(0);
SD(0) <= SD_I(0) when SD_OE(0) = '1' else 'Z';
SD_OE(0) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(1) <= CPLD_IN(1);
SD(1) <= SD_I(1) when SD_OE(1) = '1' else 'Z';
SD_OE(1) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(2) <= CPLD_IN(2);
SD(2) <= SD_I(2) when SD_OE(2) = '1' else 'Z';
SD_OE(2) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(3) <= CPLD_IN(3);
SD(3) <= SD_I(3) when SD_OE(3) = '1' else 'Z';
SD_OE(3) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(4) <= CPLD_IN(4);
SD(4) <= SD_I(4) when SD_OE(4) = '1' else 'Z';
SD_OE(4) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(5) <= CPLD_IN(5);
SD(5) <= SD_I(5) when SD_OE(5) = '1' else 'Z';
SD_OE(5) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(6) <= CPLD_IN(6);
SD(6) <= SD_I(6) when SD_OE(6) = '1' else 'Z';
SD_OE(6) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));


SD_I(7) <= CPLD_IN(7);
SD(7) <= SD_I(7) when SD_OE(7) = '1' else 'Z';
SD_OE(7) <= (NOT SA(3) AND NOT SA(11) AND NOT SA(10) AND NOT SA(0) AND NOT IOR AND NOT SA(5) AND 
	NOT SA(4) AND NOT SA(7) AND NOT SA(8) AND NOT SA(6) AND NOT SA(2) AND SA(9) AND SA(1));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC95108-7-PC84


   --------------------------------------------------------------  
  /11 10 9  8  7  6  5  4  3  2  1  84 83 82 81 80 79 78 77 76 75 \
 | 12                                                          74 | 
 | 13                                                          73 | 
 | 14                                                          72 | 
 | 15                                                          71 | 
 | 16                                                          70 | 
 | 17                                                          69 | 
 | 18                                                          68 | 
 | 19                                                          67 | 
 | 20                                                          66 | 
 | 21                       XC95108-7-PC84                     65 | 
 | 22                                                          64 | 
 | 23                                                          63 | 
 | 24                                                          62 | 
 | 25                                                          61 | 
 | 26                                                          60 | 
 | 27                                                          59 | 
 | 28                                                          58 | 
 | 29                                                          57 | 
 | 30                                                          56 | 
 | 31                                                          55 | 
 | 32                                                          54 | 
 \ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 /
   --------------------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 CPLD_SD<15>                      43 SA<1>                         
  2 CPLD_SD<14>                      44 SA<0>                         
  3 CPLD_SD<13>                      45 SD<15>                        
  4 CPLD_SD<12>                      46 SD<14>                        
  5 CPLD_SD<11>                      47 SD<13>                        
  6 CPLD_SD<10>                      48 SD<12>                        
  7 CPLD_SD<9>                       49 GND                           
  8 GND                              50 SD<11>                        
  9 IOCS16                           51 SD<10>                        
 10 TIE                              52 SD<9>                         
 11 CPLD_SD<8>                       53 SD<8>                         
 12 TIE                              54 SD<7>                         
 13 CPLD_SD<7>                       55 SD<6>                         
 14 CPLD_SD<6>                       56 SD<5>                         
 15 CPLD_SD<5>                       57 SD<4>                         
 16 GND                              58 SD<3>                         
 17 CPLD_SD<4>                       59 TDO                           
 18 CPLD_SD<3>                       60 GND                           
 19 CPLD_SD<2>                       61 SD<2>                         
 20 CPLD_SD<1>                       62 SD<1>                         
 21 CPLD_SD<0>                       63 SD<0>                         
 22 VCC                              64 VCC                           
 23 IOW                              65 CPLD_OUT<7>                   
 24 IOR                              66 CPLD_OUT<6>                   
 25 TIE                              67 CPLD_OUT<5>                   
 26 TIE                              68 CPLD_OUT<4>                   
 27 GND                              69 CPLD_OUT<3>                   
 28 TDI                              70 CPLD_OUT<2>                   
 29 TMS                              71 CPLD_OUT<1>                   
 30 TCK                              72 CPLD_OUT<0>                   
 31 SA<11>                           73 VCC                           
 32 SA<10>                           74 CPLD_IN<7>                    
 33 SA<9>                            75 CPLD_IN<6>                    
 34 SA<8>                            76 TIE                           
 35 SA<7>                            77 TIE                           
 36 SA<6>                            78 VCC                           
 37 SA<5>                            79 CPLD_IN<5>                    
 38 VCC                              80 CPLD_IN<4>                    
 39 SA<4>                            81 CPLD_IN<3>                    
 40 SA<3>                            82 CPLD_IN<2>                    
 41 SA<2>                            83 CPLD_IN<1>                    
 42 GND                              84 CPLD_IN<0>                    


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95108-7-PC84
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
