{"name": "pcm_ew_ba_top_ba", "children": [{"name": "ijtag_tck", "children": [{"name": "balance_cell_ijtag_tck_0/I", "children": [{"name": "balance_cell_ijtag_tck_1/I", "children": [{"name": "ijtag_tck_o"}]}]},{"name": "Alcp_dft_buf_ijtag_tck/I", "children": [{"name": "CCOPT_INST__ccl_inv_00321/I", "children": [{"name": "CCOPT_INST__ccl_inv_00318/I", "children": [{"name": "CCOPT_INST__cfo_inv_03159/I", "children": [{"name": "CCOPT_INST__cfo_inv_03158/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_00316/I", "children": [{"name": "tdr_tdrEdtfdSel/U1303/I"},{"name": "tdr_tdrEdtPipeSel/U1306/I"}]}]}]},{"name": "CCOPT_INST__ccl_inv_00313/I", "children": [{"name": "CCOPT_INST__cdb_inv_03180/I", "children": [{"name": "CCOPT_INST__cdb_inv_03181/I", "children": [{"name": "CCOPT_INST__ccl_inv_00298/I", "children": [{"name": "sib_tdrEdtPipeSel/U16/I"},{"name": "CCOPT_INST__cfo_inv_03155/I", "children": [{"name": "CCOPT_INST__cfo_inv_03154/I", "children": [{"name": "sib_tdrEdtfdSel/U16/I"},{"name": "tdr_tdrEdtfdSel/CCOPT_INST__ccl_a_inv_00280/I"},{"name": "sib_tdrCmn/U16/I"}]}]},{"name": "CCOPT_INST__ccl_a_inv_00278/I"}]}]}]},{"name": "CCOPT_INST__ccl_inv_00310/I", "children": [{"name": "CCOPT_INST__ccl_inv_00308/I", "children": [{"name": "pcm_ew_ba_top_mbist_tessent_sib_sti_inst/CCOPT_INST__ccl_inv_00299/I", "children": [{"name": "pcm_ew_ba_top_mbist_tessent_sib_sti_inst/U52/I"}]},{"name": "CCOPT_INST__ccl_a_inv_00287/I"},{"name": "CCOPT_INST__ccl_a_inv_00289/I"}]},{"name": "tdr_tdrEdtPipeSel/CCOPT_INST__ccl_inv_00307/I", "children": [{"name": "tdr_tdrEdtPipeSel/CCOPT_INST__ccl_inv_00297/I", "children": [{"name": "tdr_tdrEdtPipeSel/CCOPT_INST__ccl_a_inv_00276/I"}]},{"name": "tdr_tdrEdtPipeSel/CCOPT_INST__ccl_a_inv_00285/I"}]}]}]},{"name": "pcm_ew_ba_top_mbist_tessent_sib_sti_inst/tessent_persistent_cell_ltest_clock_mux/I0"}]}]}]}]},{"name": "edt_clock", "children": [{"name": "Alcp_dft_buf_edt_clock/I", "children": [{"name": "CCOPT_INST__ccl_inv_02587/I", "children": [{"name": "CCOPT_INST__ccl_inv_02579/I", "children": [{"name": "CCOPT_INST__cdb_inv_03176/I", "children": [{"name": "CCOPT_INST__cdb_inv_03177/I", "children": [{"name": "U_Alchip_slowClockController/CCOPT_INST__ccl_inv_00567/I", "children": [{"name": "U_Alchip_slowClockController/CCOPT_INST__ccl_a_inv_00565/I", "children": [{"name": "U_Alchip_slowClockController/I_SHIFT_CLK_OCC/A1"}]}]},{"name": "U_Alchip_slowClockController/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "CCOPT_INST__ccl_inv_00562/I", "children": [{"name": "CCOPT_INST__ccd_inv_00559/I", "children": [{"name": "CCOPT_INST__ccl_inv_00556/I", "children": [{"name": "CCOPT_INST__ccl_inv_00553/I", "children": [{"name": "mux_tmpAlcpScanClk/I1"}]}]}]}]},{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_mbist_mux/I1", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00551/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00527/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00547/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03470/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03471/I"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00545/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00542/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00540/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_inv_00536/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00534/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03324/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03325/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00531/I"}]}]}]}]}]}]}]}]}]}]}]}]}]},{"name": "CCOPT_INST__cdb_inv_03178/I", "children": [{"name": "CCOPT_INST__cdb_inv_03179/I", "children": [{"name": "U_Alchip_slowClockController_G2/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "CCOPT_INST__cdb_inv_03466/I", "children": [{"name": "CCOPT_INST__cdb_inv_03467/I", "children": [{"name": "pcm_ew_ba_top_o_spbus_ccw0_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02347/I", "children": [{"name": "CCOPT_INST__ccd_inv_02343/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02340/I", "children": [{"name": "CCOPT_INST__ccd_inv_02336/I", "children": [{"name": "CCOPT_INST__ccl_inv_02333/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02331/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G2/CCOPT_INST__ccl_inv_02359/I", "children": [{"name": "U_Alchip_slowClockController_G2/CCOPT_INST__ccl_a_inv_02357/I", "children": [{"name": "U_Alchip_slowClockController_G2/I_SHIFT_CLK_OCC/A1"}]}]},{"name": "U_Alchip_slowClockController_G4/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "CCOPT_INST__cdb_inv_03194/I", "children": [{"name": "CCOPT_INST__cdb_inv_03195/I", "children": [{"name": "pcm_ew_ba_top_o_spbus_cw0_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02023/I", "children": [{"name": "CCOPT_INST__ccd_inv_02019/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02016/I", "children": [{"name": "CCOPT_INST__ccd_inv_02012/I", "children": [{"name": "CCOPT_INST__ccl_inv_02009/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02007/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G4/CCOPT_INST__ccl_inv_02035/I", "children": [{"name": "U_Alchip_slowClockController_G4/CCOPT_INST__ccl_a_inv_02033/I", "children": [{"name": "U_Alchip_slowClockController_G4/I_SHIFT_CLK_OCC/A1"}]}]}]}]}]},{"name": "CCOPT_INST__ccl_inv_02584/I", "children": [{"name": "U_Alchip_slowClockController_G1/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_func_mux/I1", "children": [{"name": "CCOPT_INST__ccl_inv_01707/I", "children": [{"name": "CCOPT_INST__ccd_inv_01704/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01701/I", "children": [{"name": "CCOPT_INST__cdb_inv_03196/I", "children": [{"name": "CCOPT_INST__cdb_inv_03197/I", "children": [{"name": "CCOPT_INST__ccd_inv_01697/I", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00588/I", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00585/I"}]}]},{"name": "CCOPT_INST__ccl_inv_01694/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01692/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G1/CCOPT_INST__ccl_inv_01712/I", "children": [{"name": "U_Alchip_slowClockController_G1/CCOPT_INST__ccl_a_inv_01710/I", "children": [{"name": "U_Alchip_slowClockController_G1/I_SHIFT_CLK_OCC/A1"}]}]},{"name": "CCOPT_INST__ccl_inv_02582/I", "children": [{"name": "CCOPT_INST__ccl_inv_02576/I", "children": [{"name": "U_Alchip_slowClockController_G3/CCOPT_INST__ccl_inv_02120/I", "children": [{"name": "U_Alchip_slowClockController_G3/CCOPT_INST__ccl_a_inv_02118/I", "children": [{"name": "U_Alchip_slowClockController_G3/I_SHIFT_CLK_OCC/A1"}]}]},{"name": "U_Alchip_slowClockController_G3/CCOPT_INST__cdb_inv_03468/I", "children": [{"name": "U_Alchip_slowClockController_G3/CCOPT_INST__cdb_inv_03469/I", "children": [{"name": "U_Alchip_slowClockController_G3/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "pcm_ew_ba_top_o_spbus_ccw1_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I0"}]}]},{"name": "CCOPT_INST__ccl_a_inv_02115/I", "children": [{"name": "CCOPT_INST__ccd_inv_02111/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02108/I", "children": [{"name": "CCOPT_INST__ccd_inv_02104/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02101/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02098/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G5/I_SHIFT_CLK_NORMAL/A1", "children": [{"name": "pcm_ew_ba_top_o_spbus_cw1_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I0"}]},{"name": "CCOPT_INST__ccl_inv_01785/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01782/I", "children": [{"name": "CCOPT_INST__ccl_inv_01779/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01776/I", "children": [{"name": "CCOPT_INST__ccl_inv_01773/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01771/I"}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G5/CCOPT_INST__ccl_inv_01790/I", "children": [{"name": "U_Alchip_slowClockController_G5/CCOPT_INST__ccl_a_inv_01788/I", "children": [{"name": "U_Alchip_slowClockController_G5/I_SHIFT_CLK_OCC/A1"}]}]},{"name": "CCOPT_INST__ccl_inv_02574/I", "children": [{"name": "CCOPT_INST__ccl_inv_02571/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02566/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_inv_02560/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02546/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02502/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02504/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02506/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02454/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02456/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02458/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02460/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02470/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02472/I"}]},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02548/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02500/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02514/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02516/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02452/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02464/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02468/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02474/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02476/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02480/I"}]},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02550/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02508/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02510/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02512/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02462/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02466/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02478/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02496/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02498/I"}]}]}]},{"name": "CCOPT_INST__ccl_a_inv_02569/I", "children": [{"name": "CCOPT_INST__cdb_inv_03190/I", "children": [{"name": "CCOPT_INST__cdb_inv_03191/I", "children": [{"name": "CCOPT_INST__ccl_inv_02561/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02554/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02518/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02522/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02524/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02526/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02530/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02486/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02490/I"}]},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02556/I", "children": [{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02520/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02528/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02532/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02482/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02484/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02488/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02492/I"},{"name": "U_pcm_ew_ba_top_SCAN_EDT_DFX/CCOPT_INST__ccl_a_inv_02494/I"}]},{"name": "CCOPT_INST__ccl_a_inv_02552/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02408/I", "children": [{"name": "pcm_ew_ba_top_edt_i/shift_clock_mux/I0", "children": [{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_bypass_logic_i/CCOPT_INST__ccl_a_inv_02362/I"}]},{"name": "pcm_ew_ba_top_edt_i/CCOPT_INST__ccl_a_inv_02393/I"},{"name": "pcm_ew_ba_top_edt_i/CCOPT_INST__ccl_a_inv_02397/I"},{"name": "pcm_ew_ba_top_edt_i/CCOPT_INST__cci_inv_02405/I", "children": [{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_controller_i/CCOPT_INST__ccl_a_inv_02373/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_controller_i/CCOPT_INST__ccl_a_inv_02375/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_controller_i/CCOPT_INST__ccl_a_inv_02383/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_controller_i/low_power_shift_controller_i/CCOPT_INST__ccl_a_inv_02377/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_controller_i/low_power_shift_controller_i/CCOPT_INST__ccl_a_inv_02381/I"},{"name": "pcm_ew_ba_top_edt_i/CCOPT_INST__ccl_a_inv_02371/I"},{"name": "pcm_ew_ba_top_edt_i/CCOPT_INST__ccl_a_inv_02379/I"}]},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_compactor_i/CCOPT_INST__ccl_a_inv_02391/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_compactor_i/CCOPT_INST__ccl_a_inv_02395/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_compactor_i/CCOPT_INST__ccl_a_inv_02399/I"},{"name": "pcm_ew_ba_top_edt_i/pcm_ew_ba_top_edt_compactor_i/CCOPT_INST__ccl_a_inv_02401/I"}]}]}]}]}]}]}]}]}]}]}]}]}]},{"name": "balance_cell_edt_clock_0/I", "children": [{"name": "balance_cell_edt_clock_1/I", "children": [{"name": "edt_clock_o"}]}]}]},{"name": "o_spbus_ccw0_clk", "children": [{"name": "balance_cell_ccw0_0/I", "children": [{"name": "balance_cell_ccw0_1/I", "children": [{"name": "i_spbus_ccw0_clk"}]}]},{"name": "balance_cell_ccw0_others/I", "children": [{"name": "FE_ECOC0_i_spbus_ccw0_clk/I"},{"name": "pcm_ew_ba_top_o_spbus_ccw0_clk_Alchip_func_mux/I0", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02347/I", "children": [{"name": "CCOPT_INST__ccd_inv_02343/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02340/I", "children": [{"name": "CCOPT_INST__ccd_inv_02336/I", "children": [{"name": "CCOPT_INST__ccl_inv_02333/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02331/I"}]}]}]}]}]}]}]}]},{"name": "o_spbus_ccw1_clk", "children": [{"name": "balance_cell_ccw1_others/I", "children": [{"name": "pcm_ew_ba_top_o_spbus_ccw1_clk_Alchip_func_mux/I0", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I0"}]}]},{"name": "CCOPT_INST__ccl_a_inv_02115/I", "children": [{"name": "CCOPT_INST__ccd_inv_02111/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02108/I", "children": [{"name": "CCOPT_INST__ccd_inv_02104/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02101/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02098/I"}]}]}]}]}]}]},{"name": "U98/I"}]},{"name": "balance_cell_ccw1_0/I", "children": [{"name": "balance_cell_ccw1_1/I", "children": [{"name": "i_spbus_ccw1_clk"}]}]}]},{"name": "o_spbus_cw0_clk", "children": [{"name": "balance_cell_cw0_0/I", "children": [{"name": "balance_cell_cw0_1/I", "children": [{"name": "i_spbus_cw0_clk"}]}]},{"name": "balance_cell_cw0_others/I", "children": [{"name": "FE_ECOC1_i_spbus_cw0_clk/I"},{"name": "pcm_ew_ba_top_o_spbus_cw0_clk_Alchip_func_mux/I0", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02023/I", "children": [{"name": "CCOPT_INST__ccd_inv_02019/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02016/I", "children": [{"name": "CCOPT_INST__ccd_inv_02012/I", "children": [{"name": "CCOPT_INST__ccl_inv_02009/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02007/I"}]}]}]}]}]}]}]}]},{"name": "o_spbus_cw1_clk", "children": [{"name": "balance_cell_cw1_others/I", "children": [{"name": "U99/I"},{"name": "pcm_ew_ba_top_o_spbus_cw1_clk_Alchip_func_mux/I0", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I0"}]},{"name": "CCOPT_INST__ccl_inv_01785/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01782/I", "children": [{"name": "CCOPT_INST__ccl_inv_01779/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01776/I", "children": [{"name": "CCOPT_INST__ccl_inv_01773/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01771/I"}]}]}]}]}]}]}]},{"name": "balance_cell_cw1_0/I", "children": [{"name": "balance_cell_cw1_1/I", "children": [{"name": "i_spbus_cw1_clk"}]}]}]},{"name": "i_bpbus_ew_clk", "children": [{"name": "LS_RULE_VDDM_TO_VDD_0_i_bpbus_ew_clk/I", "children": [{"name": "o_bpbus_ew_clk_anchor_inst/I", "children": [{"name": "o_bpbus_ew_clk"}]},{"name": "CCOPT_INST__ccl_inv_02593/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02590/I", "children": [{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_mbist_mux/I0", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00551/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00527/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00547/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03470/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03471/I"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00545/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00542/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00540/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_inv_00536/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00534/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03324/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03325/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00531/I"}]}]}]}]}]}]}]}]}]}]},{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_func_mux/I0", "children": [{"name": "CCOPT_INST__ccl_inv_01707/I", "children": [{"name": "CCOPT_INST__ccd_inv_01704/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01701/I", "children": [{"name": "CCOPT_INST__cdb_inv_03196/I", "children": [{"name": "CCOPT_INST__cdb_inv_03197/I", "children": [{"name": "CCOPT_INST__ccd_inv_01697/I", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00588/I", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00585/I"}]}]},{"name": "CCOPT_INST__ccl_inv_01694/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01692/I"}]}]}]}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G1/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_func_mux/I1", "children": [{"name": "CCOPT_INST__ccl_inv_01707/I", "children": [{"name": "CCOPT_INST__ccd_inv_01704/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01701/I", "children": [{"name": "CCOPT_INST__cdb_inv_03196/I", "children": [{"name": "CCOPT_INST__cdb_inv_03197/I", "children": [{"name": "CCOPT_INST__ccd_inv_01697/I", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00588/I", "children": [{"name": "inst_pcm_pbus_stats/CCOPT_INST__ccl_a_inv_00585/I"}]}]},{"name": "CCOPT_INST__ccl_inv_01694/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01692/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G2/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "CCOPT_INST__cdb_inv_03466/I", "children": [{"name": "CCOPT_INST__cdb_inv_03467/I", "children": [{"name": "pcm_ew_ba_top_o_spbus_ccw0_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02347/I", "children": [{"name": "CCOPT_INST__ccd_inv_02343/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02340/I", "children": [{"name": "CCOPT_INST__ccd_inv_02336/I", "children": [{"name": "CCOPT_INST__ccl_inv_02333/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02331/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G3/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "pcm_ew_ba_top_o_spbus_ccw1_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_23/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux/I_clk_mux/I0"}]}]},{"name": "CCOPT_INST__ccl_a_inv_02115/I", "children": [{"name": "CCOPT_INST__ccd_inv_02111/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02108/I", "children": [{"name": "CCOPT_INST__ccd_inv_02104/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02101/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02098/I"}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G4/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "CCOPT_INST__cdb_inv_03194/I", "children": [{"name": "CCOPT_INST__cdb_inv_03195/I", "children": [{"name": "pcm_ew_ba_top_o_spbus_cw0_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I0"},{"name": "CCOPT_INST__ccl_a_inv_02023/I", "children": [{"name": "CCOPT_INST__ccd_inv_02019/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02016/I", "children": [{"name": "CCOPT_INST__ccd_inv_02012/I", "children": [{"name": "CCOPT_INST__ccl_inv_02009/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_02007/I"}]}]}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController_G5/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "pcm_ew_ba_top_o_spbus_cw1_clk_Alchip_func_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_mux_01/I_clk_mux/I1", "children": [{"name": "inst_pcm_pbus_stats/I_stats_clk_0123_mux/I_clk_mux/I0"}]},{"name": "CCOPT_INST__ccl_inv_01785/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01782/I", "children": [{"name": "CCOPT_INST__ccl_inv_01779/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01776/I", "children": [{"name": "CCOPT_INST__ccl_inv_01773/I", "children": [{"name": "CCOPT_INST__ccl_a_inv_01771/I"}]}]}]}]}]}]}]},{"name": "U_Alchip_slowClockController/I_SHIFT_CLK_NORMAL/Z", "children": [{"name": "CCOPT_INST__ccl_inv_00562/I", "children": [{"name": "CCOPT_INST__ccd_inv_00559/I", "children": [{"name": "CCOPT_INST__ccl_inv_00556/I", "children": [{"name": "CCOPT_INST__ccl_inv_00553/I", "children": [{"name": "mux_tmpAlcpScanClk/I1"}]}]}]}]},{"name": "pcm_ew_ba_top_i_bpbus_ew_clk_Alchip_mbist_mux/I1", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00551/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_a_inv_00527/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_1__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_CLK_Alchip_CLK_func_mux/I1"},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_0__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_02_CLK_Alchip_CLK_func_mux/I1"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00547/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03470/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/genblk1_2__inst_dpram/genblk1_genblk1_genblk1_genblk1_inst_dual_mem_16x258_01_interface_inst/CCOPT_INST__cdb_inv_03471/I"}]},{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00545/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/CCOPT_INST__ccl_inv_00542/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00540/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_inv_00536/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00534/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03324/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__cdb_inv_03325/I", "children": [{"name": "inst_skt_wrapper/inst_socket_memory/inst_skt_memory/pcm_ew_ba_top_mbist_tessent_mbist_c1_controller_inst/CCOPT_INST__ccl_a_inv_00531/I"}]}]}]}]}]}]}]}]}]}]}]}]}