{
  "design": {
    "design_info": {
      "boundary_crc": "0xCDB20623D5DC957A",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../test10-2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "wrapper_rx_fifo_0": "",
      "fifo_generator_0": "",
      "axis_data_fifo_0": "",
      "clk_wiz_0": "",
      "xlconstant_0": "",
      "wrapper_fifo_axi_0": "",
      "uart_rx_0": ""
    },
    "ports": {
      "i_rx_0": {
        "direction": "I"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      }
    },
    "components": {
      "wrapper_rx_fifo_0": {
        "vlnv": "xilinx.com:module_ref:wrapper_rx_fifo:1.0",
        "xci_name": "design_1_wrapper_rx_fifo_0_0",
        "xci_path": "ip\\design_1_wrapper_rx_fifo_0_0\\design_1_wrapper_rx_fifo_0_0.xci",
        "inst_hier_path": "wrapper_rx_fifo_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wrapper_rx_fifo",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rx_avail": {
            "direction": "I"
          },
          "data_byte": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "full": {
            "direction": "I"
          },
          "wr_en": {
            "direction": "O"
          },
          "din": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "design_1_fifo_generator_0_0",
        "xci_path": "ip\\design_1_fifo_generator_0_0\\design_1_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Input_Data_Width": {
            "value": "8"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip\\design_1_axis_data_fifo_0_0\\design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "119.348"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "wrapper_fifo_axi_0": {
        "vlnv": "xilinx.com:module_ref:wrapper_fifo_axi:1.0",
        "xci_name": "design_1_wrapper_fifo_axi_0_1",
        "xci_path": "ip\\design_1_wrapper_fifo_axi_0_1\\design_1_wrapper_fifo_axi_0_1.xci",
        "inst_hier_path": "wrapper_fifo_axi_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "wrapper_fifo_axi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "empty": {
            "direction": "I"
          },
          "dout": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_en": {
            "direction": "O"
          }
        }
      },
      "uart_rx_0": {
        "vlnv": "xilinx.com:module_ref:uart_rx:1.0",
        "xci_name": "design_1_uart_rx_0_0",
        "xci_path": "ip\\design_1_uart_rx_0_0\\design_1_uart_rx_0_0.xci",
        "inst_hier_path": "uart_rx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "i_rx": {
            "direction": "I"
          },
          "o_data_avail": {
            "direction": "O"
          },
          "o_data_byte": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "wrapper_fifo_axi_0_s_axis": {
        "interface_ports": [
          "wrapper_fifo_axi_0/s_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "wrapper_fifo_axi_0/dout"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "wrapper_fifo_axi_0/empty"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "wrapper_rx_fifo_0/full"
        ]
      },
      "i_rx_0_1": {
        "ports": [
          "i_rx_0",
          "uart_rx_0/i_rx"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "fifo_generator_0/clk",
          "axis_data_fifo_0/s_axis_aclk",
          "wrapper_fifo_axi_0/clk",
          "uart_rx_0/clock"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "uart_rx_0_o_data_avail": {
        "ports": [
          "uart_rx_0/o_data_avail",
          "wrapper_rx_fifo_0/rx_avail"
        ]
      },
      "uart_rx_0_o_data_byte": {
        "ports": [
          "uart_rx_0/o_data_byte",
          "wrapper_rx_fifo_0/data_byte"
        ]
      },
      "wrapper_fifo_axi_0_rd_en": {
        "ports": [
          "wrapper_fifo_axi_0/rd_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "wrapper_rx_fifo_0_din": {
        "ports": [
          "wrapper_rx_fifo_0/din",
          "fifo_generator_0/din"
        ]
      },
      "wrapper_rx_fifo_0_wr_en": {
        "ports": [
          "wrapper_rx_fifo_0/wr_en",
          "fifo_generator_0/wr_en"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "axis_data_fifo_0/s_axis_aresetn",
          "wrapper_fifo_axi_0/rst_n"
        ]
      }
    }
  }
}