Analysis & Synthesis report for flappyhdmi
Thu Feb 24 00:05:42 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated
 16. Source assignments for vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated
 17. Source assignments for vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated
 18. Source assignments for vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated
 19. Source assignments for vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated
 20. Source assignments for vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component|altsyncram_gac1:auto_generated
 21. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 22. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 23. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 24. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 25. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 26. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 27. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 28. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 29. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 30. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 31. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 32. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 33. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 34. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 35. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 36. Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 37. Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst
 39. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst
 40. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|beep:beep_inst
 47. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0
 48. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1
 49. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2
 50. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 51. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 52. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 53. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 54. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 55. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 56. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component
 57. Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component
 58. Parameter Settings for User Entity Instance: top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst
 59. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div0
 60. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div1
 62. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_mult:Mult1
 63. Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div2
 64. altpll Parameter Settings by Entity Instance
 65. altsyncram Parameter Settings by Entity Instance
 66. lpm_mult Parameter Settings by Entity Instance
 67. Port Connectivity Checks: "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst"
 68. Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3"
 69. Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst"
 70. Port Connectivity Checks: "vga_pic:vga_pic_inst|beep:beep_inst"
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 24 00:05:42 2022           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; flappyhdmi                                      ;
; Top-level Entity Name              ; hdmi_colorbar                                   ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,298                                           ;
;     Total combinational functions  ; 2,247                                           ;
;     Dedicated logic registers      ; 589                                             ;
; Total registers                    ; 605                                             ;
; Total pins                         ; 21                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 215,040                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; hdmi_colorbar      ; flappyhdmi         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+---------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                       ; Library ;
+---------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+
; hdmi_rtl/beep.v                       ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v                            ;         ;
; hdmi_rtl/seg/top_seg_595.v            ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v                 ;         ;
; hdmi_rtl/seg/seg_dynamic.v            ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v                 ;         ;
; hdmi_rtl/seg/seg_595_dynamic.v        ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v             ;         ;
; hdmi_rtl/seg/hc595_ctrl.v             ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/seg/hc595_ctrl.v                  ;         ;
; hdmi_rtl/seg/bcd_8421.v               ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/seg/bcd_8421.v                    ;         ;
; ip_core/clk_gen/clk_gen.v             ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v                  ;         ;
; hdmi_rtl/vga_pic.v                    ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v                         ;         ;
; hdmi_rtl/vga_ctrl.v                   ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v                        ;         ;
; hdmi_rtl/par_to_ser.v                 ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v                      ;         ;
; hdmi_rtl/hdmi_ctrl.v                  ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v                       ;         ;
; hdmi_rtl/hdmi_colorbar.v              ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v                   ;         ;
; hdmi_rtl/encode.v                     ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/encode.v                          ;         ;
; ip_core/ddio_out/ddio_out.v           ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v                ;         ;
; ip_core/rom_bird/rom_bird.v           ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v                ;         ;
; ip_core/rom_pipe_body/rom_pipe_body.v ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v      ;         ;
; ip_core/rom_pipe_head/rom_pipe_head.v ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v      ;         ;
; ip_core/rom_land/rom_land.v           ; yes             ; User Wizard-Generated File             ; D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v                ;         ;
; hdmi_rtl/key_filter.v                 ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/key_filter.v                      ;         ;
; hdmi_rtl/LFSR.v                       ; yes             ; User Verilog HDL File                  ; D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v                            ;         ;
; altpll.tdf                            ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal180.inc                        ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; stratix_pll.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/clk_gen_altpll.v                   ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v                        ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                            ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                            ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_c5c1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/altsyncram_c5c1.tdf                     ;         ;
; flappybird/work/bird.mif              ; yes             ; Auto-Found Memory Initialization File  ; D:/Electronic/fpga/hdmi/flappybird/work/bird.mif                   ;         ;
; db/altsyncram_uhc1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/altsyncram_uhc1.tdf                     ;         ;
; flappybird/work/pipe_body.mif         ; yes             ; Auto-Found Memory Initialization File  ; D:/Electronic/fpga/hdmi/flappybird/work/pipe_body.mif              ;         ;
; db/altsyncram_ilc1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/altsyncram_ilc1.tdf                     ;         ;
; flappybird/work/pipe_head.mif         ; yes             ; Auto-Found Memory Initialization File  ; D:/Electronic/fpga/hdmi/flappybird/work/pipe_head.mif              ;         ;
; db/altsyncram_gac1.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/altsyncram_gac1.tdf                     ;         ;
; flappybird/work/land312.mif           ; yes             ; Auto-Found Memory Initialization File  ; D:/Electronic/fpga/hdmi/flappybird/work/land312.mif                ;         ;
; altddio_out.tdf                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altddio_out.tdf         ;         ;
; stratix_ddio.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_ddio.inc        ;         ;
; cyclone_ddio.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/cyclone_ddio.inc        ;         ;
; stratix_lcell.inc                     ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/stratix_lcell.inc       ;         ;
; db/ddio_out_p9j.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/ddio_out_p9j.tdf                        ;         ;
; lpm_divide.tdf                        ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                   ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_3jm.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/lpm_divide_3jm.tdf                      ;         ;
; db/sign_div_unsign_rlh.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/sign_div_unsign_rlh.tdf                 ;         ;
; db/alt_u_div_a7f.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/alt_u_div_a7f.tdf                       ;         ;
; db/add_sub_7pc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/add_sub_8pc.tdf                         ;         ;
; lpm_mult.tdf                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                        ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                      ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                    ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                       ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                           ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc               ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_jgh.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/add_sub_jgh.tdf                         ;         ;
; altshift.tdf                          ; yes             ; Megafunction                           ; e:/quartus/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/lpm_divide_1jm.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/lpm_divide_1jm.tdf                      ;         ;
; db/sign_div_unsign_plh.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/sign_div_unsign_plh.tdf                 ;         ;
; db/alt_u_div_67f.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/alt_u_div_67f.tdf                       ;         ;
; db/add_sub_afh.tdf                    ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/add_sub_afh.tdf                         ;         ;
; db/lpm_divide_nhm.tdf                 ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/lpm_divide_nhm.tdf                      ;         ;
; db/sign_div_unsign_fkh.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/sign_div_unsign_fkh.tdf                 ;         ;
; db/alt_u_div_i4f.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Electronic/fpga/hdmi/db/alt_u_div_i4f.tdf                       ;         ;
+---------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,298                                                                                       ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 2247                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 674                                                                                         ;
;     -- 3 input functions                    ; 643                                                                                         ;
;     -- <=2 input functions                  ; 930                                                                                         ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 1346                                                                                        ;
;     -- arithmetic mode                      ; 901                                                                                         ;
;                                             ;                                                                                             ;
; Total registers                             ; 605                                                                                         ;
;     -- Dedicated logic registers            ; 589                                                                                         ;
;     -- I/O registers                        ; 32                                                                                          ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 21                                                                                          ;
; Total memory bits                           ; 215040                                                                                      ;
;                                             ;                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                           ;
;                                             ;                                                                                             ;
; Total PLLs                                  ; 1                                                                                           ;
;     -- PLLs                                 ; 1                                                                                           ;
;                                             ;                                                                                             ;
; Maximum fan-out node                        ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 511                                                                                         ;
; Total fan-out                               ; 9613                                                                                        ;
; Average fan-out                             ; 3.22                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |hdmi_colorbar                                  ; 2247 (1)            ; 589 (0)                   ; 215040      ; 0            ; 0       ; 0         ; 21   ; 0            ; |hdmi_colorbar                                                                                                                                            ; hdmi_colorbar       ; work         ;
;    |clk_gen:clk_gen_inst|                       ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|clk_gen:clk_gen_inst                                                                                                                       ; clk_gen             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                               ; altpll              ; work         ;
;          |clk_gen_altpll:auto_generated|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                 ; clk_gen_altpll      ; work         ;
;    |hdmi_ctrl:hdmi_ctrl_inst|                   ; 308 (0)             ; 152 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst                                                                                                                   ; hdmi_ctrl           ; work         ;
;       |encode:encode_inst0|                     ; 88 (88)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0                                                                                               ; encode              ; work         ;
;       |encode:encode_inst1|                     ; 93 (93)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1                                                                                               ; encode              ; work         ;
;       |encode:encode_inst2|                     ; 87 (87)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2                                                                                               ; encode              ; work         ;
;       |par_to_ser:par_to_ser_inst0|             ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0                                                                                       ; par_to_ser          ; work         ;
;          |ddio_out:ddio_out_inst0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;          |ddio_out:ddio_out_inst1|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;       |par_to_ser:par_to_ser_inst1|             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1                                                                                       ; par_to_ser          ; work         ;
;          |ddio_out:ddio_out_inst0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;          |ddio_out:ddio_out_inst1|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;       |par_to_ser:par_to_ser_inst2|             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2                                                                                       ; par_to_ser          ; work         ;
;          |ddio_out:ddio_out_inst0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;          |ddio_out:ddio_out_inst1|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;       |par_to_ser:par_to_ser_inst3|             ; 7 (7)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3                                                                                       ; par_to_ser          ; work         ;
;          |ddio_out:ddio_out_inst0|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;          |ddio_out:ddio_out_inst1|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1                                                               ; ddio_out            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component                             ; altddio_out         ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ; ddio_out_p9j        ; work         ;
;    |key_filter:key_filter_inst|                 ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|key_filter:key_filter_inst                                                                                                                 ; key_filter          ; work         ;
;    |top_seg_595:top_seg_595_inst|               ; 193 (0)             ; 147 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|top_seg_595:top_seg_595_inst                                                                                                               ; top_seg_595         ; work         ;
;       |seg_595_dynamic:seg_595_dynamic_inst|    ; 193 (0)             ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst                                                                          ; seg_595_dynamic     ; work         ;
;          |hc595_ctrl:hc595_ctrl_inst|           ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst                                               ; hc595_ctrl          ; work         ;
;          |seg_dynamic:seg_dynamic_inst|         ; 173 (84)            ; 137 (65)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst                                             ; seg_dynamic         ; work         ;
;             |bcd_8421:bcd_8421_inst|            ; 89 (89)             ; 72 (72)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst                      ; bcd_8421            ; work         ;
;    |vga_ctrl:vga_ctrl_inst|                     ; 113 (113)           ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_ctrl:vga_ctrl_inst                                                                                                                     ; vga_ctrl            ; work         ;
;    |vga_pic:vga_pic_inst|                       ; 1604 (1060)         ; 248 (169)                 ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst                                                                                                                       ; vga_pic             ; work         ;
;       |LFSR:LFSR_inst|                          ; 43 (43)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst                                                                                                        ; LFSR                ; work         ;
;       |beep:beep_inst|                          ; 110 (110)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|beep:beep_inst                                                                                                        ; beep                ; work         ;
;       |lpm_divide:Div0|                         ; 189 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_3jm:auto_generated|        ; 189 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                         ; lpm_divide_3jm      ; work         ;
;             |sign_div_unsign_rlh:divider|       ; 189 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                             ; sign_div_unsign_rlh ; work         ;
;                |alt_u_div_a7f:divider|          ; 189 (189)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                       ; alt_u_div_a7f       ; work         ;
;       |lpm_divide:Div1|                         ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div1                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_1jm:auto_generated|        ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated                                                                         ; lpm_divide_1jm      ; work         ;
;             |sign_div_unsign_plh:divider|       ; 113 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                             ; sign_div_unsign_plh ; work         ;
;                |alt_u_div_67f:divider|          ; 113 (113)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div1|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                       ; alt_u_div_67f       ; work         ;
;       |lpm_divide:Div2|                         ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div2                                                                                                       ; lpm_divide          ; work         ;
;          |lpm_divide_nhm:auto_generated|        ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div2|lpm_divide_nhm:auto_generated                                                                         ; lpm_divide_nhm      ; work         ;
;             |sign_div_unsign_fkh:divider|       ; 47 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider                                             ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_i4f:divider|          ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                       ; alt_u_div_i4f       ; work         ;
;       |lpm_mult:Mult0|                          ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                   ; 22 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                   ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_jgh:auto_generated|  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                     ; add_sub_jgh         ; work         ;
;       |lpm_mult:Mult1|                          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult1                                                                                                        ; lpm_mult            ; work         ;
;          |multcore:mult_core|                   ; 12 (7)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core                                                                                     ; multcore            ; work         ;
;             |mpar_add:padder|                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                     ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                ; lpm_add_sub         ; work         ;
;                   |add_sub_afh:auto_generated|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_afh:auto_generated                     ; add_sub_afh         ; work         ;
;       |rom_bird:rom_bird_inst|                  ; 2 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_bird:rom_bird_inst                                                                                                ; rom_bird            ; work         ;
;          |altsyncram:altsyncram_component|      ; 2 (0)               ; 1 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component                                                                ; altsyncram          ; work         ;
;             |altsyncram_c5c1:auto_generated|    ; 2 (2)               ; 1 (1)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated                                 ; altsyncram_c5c1     ; work         ;
;       |rom_land:rom_land_inst|                  ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_land:rom_land_inst                                                                                                ; rom_land            ; work         ;
;          |altsyncram:altsyncram_component|      ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component                                                                ; altsyncram          ; work         ;
;             |altsyncram_gac1:auto_generated|    ; 2 (2)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component|altsyncram_gac1:auto_generated                                 ; altsyncram_gac1     ; work         ;
;       |rom_pipe_body:rom_pipe_body2_inst|       ; 1 (0)               ; 1 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst                                                                                     ; rom_pipe_body       ; work         ;
;          |altsyncram:altsyncram_component|      ; 1 (0)               ; 1 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;             |altsyncram_uhc1:auto_generated|    ; 1 (1)               ; 1 (1)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated                      ; altsyncram_uhc1     ; work         ;
;       |rom_pipe_body:rom_pipe_body_inst|        ; 1 (0)               ; 1 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst                                                                                      ; rom_pipe_body       ; work         ;
;          |altsyncram:altsyncram_component|      ; 1 (0)               ; 1 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component                                                      ; altsyncram          ; work         ;
;             |altsyncram_uhc1:auto_generated|    ; 1 (1)               ; 1 (1)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated                       ; altsyncram_uhc1     ; work         ;
;       |rom_pipe_head:rom_pipe_head2_inst|       ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst                                                                                     ; rom_pipe_head       ; work         ;
;          |altsyncram:altsyncram_component|      ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component                                                     ; altsyncram          ; work         ;
;             |altsyncram_ilc1:auto_generated|    ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated                      ; altsyncram_ilc1     ; work         ;
;       |rom_pipe_head:rom_pipe_head_inst|        ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst                                                                                      ; rom_pipe_head       ; work         ;
;          |altsyncram:altsyncram_component|      ; 1 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component                                                      ; altsyncram          ; work         ;
;             |altsyncram_ilc1:auto_generated|    ; 1 (1)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated                       ; altsyncram_ilc1     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                             ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 1024         ; 16           ; --           ; --           ; 16384  ; ./flappybird/work/Bird.mif      ;
; vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component|altsyncram_gac1:auto_generated|ALTSYNCRAM            ; AUTO ; ROM  ; 8192         ; 16           ; --           ; --           ; 131072 ; ./flappybird/work/land312.mif   ;
; vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024   ; ./flappybird/work/pipe_body.mif ;
; vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 64           ; 16           ; --           ; --           ; 1024   ; ./flappybird/work/pipe_body.mif ;
; vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 16           ; --           ; --           ; 32768  ; ./flappybird/work/pipe_head.mif ;
; vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 2048         ; 16           ; --           ; --           ; 32768  ; ./flappybird/work/pipe_head.mif ;
+----------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                             ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------+
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|clk_gen:clk_gen_inst                                                         ; ip_core/clk_gen/clk_gen.v             ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1 ; ip_core/ddio_out/ddio_out.v           ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_bird:rom_bird_inst                                  ; ip_core/rom_bird/rom_bird.v           ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_land:rom_land_inst                                  ; ip_core/rom_land/rom_land.v           ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst                       ; ip_core/rom_pipe_body/rom_pipe_body.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst                        ; ip_core/rom_pipe_body/rom_pipe_body.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst                       ; ip_core/rom_pipe_head/rom_pipe_head.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst                        ; ip_core/rom_pipe_head/rom_pipe_head.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0..2]                                                                     ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[0,1]                                                                      ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0..2]                                                                     ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                            ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[17]                                                                                  ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]                                                                            ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[2]                                                                            ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3]                                                                             ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[3]                                                                         ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[3]                                                                             ; Stuck at GND due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[4]                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[4]                                   ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|de_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|de_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|de_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|de_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|de_reg2                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c0_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c0_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c0_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c0_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c0_reg2                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c1_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c1_reg1                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg1                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|c1_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2                                                  ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|c1_reg2                                                                               ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|c1_reg2                                                  ;
; vga_pic:vga_pic_inst|pix_data[5]                                                                                                   ; Merged with vga_pic:vga_pic_inst|pix_data[13]                                                                     ;
; vga_pic:vga_pic_inst|pix_data[4]                                                                                                   ; Merged with vga_pic:vga_pic_inst|pix_data[9]                                                                      ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[1]                                                                                   ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[15]                                                     ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[4]                                                                                   ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[12]                                                     ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[5,7]                                                                                 ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[10]                                                     ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[9]                                                                                   ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[6]                                                      ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[8]                                                                                   ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[0]                                                      ;
; vga_pic:vga_pic_inst|beep:beep_inst|freq_data[3]                                                                                   ; Merged with vga_pic:vga_pic_inst|beep:beep_inst|freq_data[2]                                                      ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[2]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[2]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[2]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[2]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[1]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[1]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[1]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[1]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|cnt[0]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|cnt[0]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|cnt[0]                                                                        ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|cnt[0]                                           ;
; hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_rise_s[3]                                                                ; Merged with hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|data_fall_s[3]                                   ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp                            ; Stuck at VCC due to stuck port data_in                                                                            ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[7]                              ; Stuck at VCC due to stuck port data_in                                                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n0[0]                                                                             ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[0]                                                ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n0[0]                                                                             ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_n1[0]                                                ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n0[0]                                                                             ; Merged with hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[0]                                                ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0,1]                                                                       ; Lost fanout                                                                                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[0,1]                                                                       ; Lost fanout                                                                                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[0,1]                                                                       ; Lost fanout                                                                                                       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|shift_flag   ; Merged with top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[0]                          ; Merged with top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[0] ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|cnt_1ms[1]                          ; Merged with top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1] ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|cnt_shift[0] ; Merged with top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_4[1] ;
; Total Number of Removed Registers = 66                                                                                             ;                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                ;
+---------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[0]                                             ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[0],                                              ;
;                                                                                                         ; due to stuck port data_in ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_n1[3],                                               ;
;                                                                                                         ;                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[1],                                           ;
;                                                                                                         ;                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_n1[0]                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[0]                                             ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[0],                                              ;
;                                                                                                         ; due to stuck port data_in ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_n1[3],                                               ;
;                                                                                                         ;                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[1],                                           ;
;                                                                                                         ;                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_n1[0]                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_reg[0]                                             ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|q_m_reg[0],                                              ;
;                                                                                                         ; due to stuck port data_in ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[1],                                           ;
;                                                                                                         ;                           ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_in_n1[0]                                            ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_in_reg[2]                                             ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|q_m_reg[2]                                               ;
;                                                                                                         ; due to stuck port data_in ;                                                                                                       ;
; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_in_reg[2]                                             ; Stuck at GND              ; hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|q_m_reg[2]                                               ;
;                                                                                                         ; due to stuck port data_in ;                                                                                                       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|dot_disp ; Stuck at VCC              ; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[7] ;
;                                                                                                         ; due to stuck port data_in ;                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 589   ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 513   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 181   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                    ;
+-------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                     ; Fan out ;
+-------------------------------------------------------------------------------------------------------+---------+
; vga_pic:vga_pic_inst|bird_move[1]                                                                     ; 6       ;
; vga_pic:vga_pic_inst|bird_move[5]                                                                     ; 4       ;
; vga_pic:vga_pic_inst|bird_move[6]                                                                     ; 4       ;
; vga_pic:vga_pic_inst|bird_move[7]                                                                     ; 4       ;
; vga_pic:vga_pic_inst|pipe_len[7]                                                                      ; 7       ;
; vga_pic:vga_pic_inst|pipe_len[4]                                                                      ; 10      ;
; vga_pic:vga_pic_inst|pipe_len[2]                                                                      ; 4       ;
; vga_pic:vga_pic_inst|pipe_len[1]                                                                      ; 4       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[1] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[0] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[3] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[2] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[5] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[4] ; 1       ;
; top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|seg[6] ; 1       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[6]                                                           ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[5]                                                           ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[4]                                                           ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[3]                                                           ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[2]                                                           ; 3       ;
; vga_pic:vga_pic_inst|pipe_move_delay                                                                  ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[1]                                                           ; 3       ;
; vga_pic:vga_pic_inst|LFSR:LFSR_inst|seed[0]                                                           ; 4       ;
; vga_pic:vga_pic_inst|pic_valid_black                                                                  ; 40      ;
; vga_pic:vga_pic_inst|pic_valid_pipe_body                                                              ; 8       ;
; vga_pic:vga_pic_inst|pic_valid_pipe_body2                                                             ; 8       ;
; vga_pic:vga_pic_inst|pic_valid_pipe_head                                                              ; 3       ;
; vga_pic:vga_pic_inst|pic_valid_bird                                                                   ; 2       ;
; vga_pic:vga_pic_inst|pic_valid_pipe_head2                                                             ; 2       ;
; vga_pic:vga_pic_inst|pic_valid_land                                                                   ; 1       ;
; Total number of inverted registers = 30                                                               ;         ;
+-------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst|cnt_bit[3]                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|pipe_move[4]                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|pipe_move2[1]                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|data_out[7]                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|data_out[5]                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|data_out[6]                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hdmi_colorbar|vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|sel_reg[2]                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_land[0]                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_bird[3]                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_pipe_head2[0]                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_pipe_head[0]                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_pipe_body2[4]                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|rom_addr_pipe_body[0]                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|land_move[0]                                                                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |hdmi_colorbar|key_filter:key_filter_inst|cnt[9]                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|bird_move[0]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|beep:beep_inst|freq_data[11]                                                                                    ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[14] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|data_disp[0]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[41] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[37] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[35] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[30] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[25] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |hdmi_colorbar|top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst|data_shift[21] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|bird_ctrl_cnt[6]                                                                                                ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|pix_data[6]                                                                                                     ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|bird_speed[0]                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |hdmi_colorbar|vga_pic:vga_pic_inst|bird_move[1]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar|vga_ctrl:vga_ctrl_inst|rgb[5]                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0|Add16                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1|Add16                                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar|hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2|Add16                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |hdmi_colorbar|vga_pic:vga_pic_inst|pix_data_out_ori[2]                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component|altsyncram_gac1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:clk_gen_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 5                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; H_SYNC         ; 0001100000 ; Unsigned Binary                       ;
; H_BACK         ; 0000101000 ; Unsigned Binary                       ;
; H_LEFT         ; 0000001000 ; Unsigned Binary                       ;
; H_VALID        ; 1010000000 ; Unsigned Binary                       ;
; H_RIGHT        ; 0000001000 ; Unsigned Binary                       ;
; H_FRONT        ; 0000001000 ; Unsigned Binary                       ;
; H_TOTAL        ; 1100100000 ; Unsigned Binary                       ;
; V_SYNC         ; 0000000010 ; Unsigned Binary                       ;
; V_BACK         ; 0000011001 ; Unsigned Binary                       ;
; V_TOP          ; 0000001000 ; Unsigned Binary                       ;
; V_VALID        ; 0111100000 ; Unsigned Binary                       ;
; V_BOTTOM       ; 0000001000 ; Unsigned Binary                       ;
; V_FRONT        ; 0000000010 ; Unsigned Binary                       ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst ;
+----------------+------------------+-------------------------------+
; Parameter Name ; Value            ; Type                          ;
+----------------+------------------+-------------------------------+
; H_VALID        ; 1010000000       ; Unsigned Binary               ;
; V_VALID        ; 0111100000       ; Unsigned Binary               ;
; H_bird         ; 0000100010       ; Unsigned Binary               ;
; W_bird         ; 0000011011       ; Unsigned Binary               ;
; bird_size      ; 0001110010110    ; Unsigned Binary               ;
; H_pipe_body    ; 110000           ; Unsigned Binary               ;
; W_pipe_body    ; 1                ; Unsigned Binary               ;
; pipe_body_size ; 110000           ; Unsigned Binary               ;
; H_pipe_head    ; 110100           ; Unsigned Binary               ;
; W_pipe_head    ; 011000           ; Unsigned Binary               ;
; pipe_head_size ; 10011100000      ; Unsigned Binary               ;
; pipe_x1        ; 0111010000       ; Unsigned Binary               ;
; pipe_gap       ; 0001101110       ; Unsigned Binary               ;
; H_land         ; 100111000        ; Unsigned Binary               ;
; W_land         ; 1110             ; Unsigned Binary               ;
; land_size      ; 1000100010000    ; Unsigned Binary               ;
; land_x1        ; 0110100100       ; Unsigned Binary               ;
; H_bg           ; 0100100000       ; Unsigned Binary               ;
; bg_x           ; 0010110000       ; Unsigned Binary               ;
; RED            ; 1111100000000000 ; Unsigned Binary               ;
; ORANGE         ; 1111110000000000 ; Unsigned Binary               ;
; YELLOW         ; 1111111111100000 ; Unsigned Binary               ;
; GREEN          ; 0000011111100000 ; Unsigned Binary               ;
; CYAN           ; 0000011111111111 ; Unsigned Binary               ;
; BLUE           ; 0000000000011111 ; Unsigned Binary               ;
; PURPPLE        ; 1111100000011111 ; Unsigned Binary               ;
; BLACK          ; 0000000000000000 ; Unsigned Binary               ;
; WHITE          ; 1111111111111111 ; Unsigned Binary               ;
; GRAY           ; 1101011010011010 ; Unsigned Binary               ;
; land_1color    ; 0101000111001000 ; Unsigned Binary               ;
; land_2color    ; 1110011111110001 ; Unsigned Binary               ;
; land_3color    ; 0101010000000100 ; Unsigned Binary               ;
; land_4color    ; 1101010101001001 ; Unsigned Binary               ;
; land_5color    ; 1101111011010010 ; Unsigned Binary               ;
; bgcolor        ; 0100111000011001 ; Unsigned Binary               ;
; speed1         ; 01               ; Unsigned Binary               ;
+----------------+------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                   ;
+------------------------------------+----------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                                ;
; WIDTH_A                            ; 16                         ; Signed Integer                                         ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                         ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                                ;
; WIDTH_B                            ; 1                          ; Untyped                                                ;
; WIDTHAD_B                          ; 1                          ; Untyped                                                ;
; NUMWORDS_B                         ; 1                          ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                                ;
; BYTE_SIZE                          ; 8                          ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                                ;
; INIT_FILE                          ; ./flappybird/work/Bird.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_c5c1            ; Untyped                                                ;
+------------------------------------+----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                        ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                     ;
; WIDTH_A                            ; 16                              ; Signed Integer                                              ;
; WIDTHAD_A                          ; 6                               ; Signed Integer                                              ;
; NUMWORDS_A                         ; 64                              ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WIDTH_B                            ; 1                               ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; ./flappybird/work/pipe_body.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_uhc1                 ; Untyped                                                     ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                      ;
; WIDTH_A                            ; 16                              ; Signed Integer                                               ;
; WIDTHAD_A                          ; 6                               ; Signed Integer                                               ;
; NUMWORDS_A                         ; 64                              ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; INIT_FILE                          ; ./flappybird/work/pipe_body.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_uhc1                 ; Untyped                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                        ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                     ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                     ;
; WIDTH_A                            ; 16                              ; Signed Integer                                              ;
; WIDTHAD_A                          ; 11                              ; Signed Integer                                              ;
; NUMWORDS_A                         ; 2048                            ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                     ;
; WIDTH_B                            ; 1                               ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                     ;
; INIT_FILE                          ; ./flappybird/work/pipe_head.mif ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_ilc1                 ; Untyped                                                     ;
+------------------------------------+---------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                         ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                      ;
; OPERATION_MODE                     ; ROM                             ; Untyped                                                      ;
; WIDTH_A                            ; 16                              ; Signed Integer                                               ;
; WIDTHAD_A                          ; 11                              ; Signed Integer                                               ;
; NUMWORDS_A                         ; 2048                            ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                      ;
; WIDTH_B                            ; 1                               ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                               ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                      ;
; INIT_FILE                          ; ./flappybird/work/pipe_head.mif ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                          ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                          ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_ilc1                 ; Untyped                                                      ;
+------------------------------------+---------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                ;
+------------------------------------+-------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                             ;
; WIDTH_A                            ; 16                            ; Signed Integer                                      ;
; WIDTHAD_A                          ; 13                            ; Signed Integer                                      ;
; NUMWORDS_A                         ; 8192                          ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                             ;
; WIDTH_B                            ; 1                             ; Untyped                                             ;
; WIDTHAD_B                          ; 1                             ; Untyped                                             ;
; NUMWORDS_B                         ; 1                             ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                             ;
; BYTE_SIZE                          ; 8                             ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                             ;
; INIT_FILE                          ; ./flappybird/work/land312.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_gac1               ; Untyped                                             ;
+------------------------------------+-------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pic:vga_pic_inst|beep:beep_inst ;
+----------------+---------------------------+-------------------------------------+
; Parameter Name ; Value                     ; Type                                ;
+----------------+---------------------------+-------------------------------------+
; TIME_500MS     ; 0101111101011110000011111 ; Unsigned Binary                     ;
; DO             ; 010111010010111100        ; Unsigned Binary                     ;
; RE             ; 010100110000101010        ; Unsigned Binary                     ;
; MI             ; 010010011111101101        ; Unsigned Binary                     ;
; FA             ; 010001011111010001        ; Unsigned Binary                     ;
; SO             ; 001111100100011111        ; Unsigned Binary                     ;
; LA             ; 001101110111110010        ; Unsigned Binary                     ;
; XI             ; 001100010110101111        ; Unsigned Binary                     ;
+----------------+---------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst1 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst2 ;
+----------------+------------+-------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                        ;
+----------------+------------+-------------------------------------------------------------+
; DATA_OUT0      ; 1101010100 ; Unsigned Binary                                             ;
; DATA_OUT1      ; 0010101011 ; Unsigned Binary                                             ;
; DATA_OUT2      ; 0101010100 ; Unsigned Binary                                             ;
; DATA_OUT3      ; 1010101011 ; Unsigned Binary                                             ;
+----------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst1|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst2|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3|ddio_out:ddio_out_inst1|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                             ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                             ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                    ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
; CNT_MAX        ; 1100001101001111 ; Unsigned Binary                                                                                         ;
+----------------+------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_3jm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 6            ; Untyped              ;
; LPM_WIDTHB                                     ; 6            ; Untyped              ;
; LPM_WIDTHP                                     ; 12           ; Untyped              ;
; LPM_WIDTHR                                     ; 12           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 5            ; Untyped              ;
; LPM_WIDTHB                                     ; 4            ; Untyped              ;
; LPM_WIDTHP                                     ; 9            ; Untyped              ;
; LPM_WIDTHR                                     ; 9            ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_pic:vga_pic_inst|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; clk_gen:clk_gen_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                      ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body2_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 64                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head2_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 8192                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 2                                   ;
; Entity Instance                       ; vga_pic:vga_pic_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                   ;
;     -- LPM_WIDTHB                     ; 6                                   ;
;     -- LPM_WIDTHP                     ; 12                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; vga_pic:vga_pic_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 5                                   ;
;     -- LPM_WIDTHB                     ; 4                                   ;
;     -- LPM_WIDTHP                     ; 9                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                 ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst" ;
+-------+-------+----------+--------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                            ;
+-------+-------+----------+--------------------------------------------------------------------+
; point ; Input ; Info     ; Stuck at GND                                                       ;
; sign  ; Input ; Info     ; Stuck at GND                                                       ;
+-------+-------+----------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst3" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; par_data[9..5] ; Input ; Info     ; Stuck at VCC                                 ;
; par_data[4..0] ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "hdmi_ctrl:hdmi_ctrl_inst" ;
+-----------------+-------+----------+-----------------+
; Port            ; Type  ; Severity ; Details         ;
+-----------------+-------+----------+-----------------+
; rgb_blue[2..0]  ; Input ; Info     ; Stuck at GND    ;
; rgb_green[1..0] ; Input ; Info     ; Stuck at GND    ;
; rgb_red[2..0]   ; Input ; Info     ; Stuck at GND    ;
+-----------------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_pic:vga_pic_inst|beep:beep_inst"                                                                                                                                                  ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; score_flag ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 589                         ;
;     CLR               ; 272                         ;
;     CLR SCLR          ; 58                          ;
;     CLR SLD           ; 22                          ;
;     ENA CLR           ; 129                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA SCLR          ; 20                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 53                          ;
; cycloneiii_lcell_comb ; 2249                        ;
;     arith             ; 901                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 483                         ;
;         3 data inputs ; 415                         ;
;     normal            ; 1348                        ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 327                         ;
;         3 data inputs ; 228                         ;
;         4 data inputs ; 674                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 38.30                       ;
; Average LUT depth     ; 10.77                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Feb 24 00:05:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flappyhdmi -c flappyhdmi
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/beep.v
    Info (12023): Found entity 1: beep File: D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/top_seg_595.v
    Info (12023): Found entity 1: top_seg_595 File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_dynamic.v
    Info (12023): Found entity 1: seg_dynamic File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_595_dynamic.v
    Info (12023): Found entity 1: seg_595_dynamic File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/hc595_ctrl.v
    Info (12023): Found entity 1: hc595_ctrl File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/hc595_ctrl.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/bcd_8421.v
    Info (12023): Found entity 1: bcd_8421 File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/bcd_8421.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen File: D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_pic.v
    Info (12023): Found entity 1: vga_pic File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 3
Warning (10229): Verilog HDL Expression warning at vga_ctrl.v(106): truncated literal to match 10 bits File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v Line: 106
Warning (10229): Verilog HDL Expression warning at vga_ctrl.v(108): truncated literal to match 10 bits File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/par_to_ser.v
    Info (12023): Found entity 1: par_to_ser File: D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_ctrl.v
    Info (12023): Found entity 1: hdmi_ctrl File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_colorbar.v
    Info (12023): Found entity 1: hdmi_colorbar File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/encode.v
    Info (12023): Found entity 1: encode File: D:/Electronic/fpga/hdmi/hdmi_rtl/encode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v
    Info (12023): Found entity 1: ddio_out File: D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_bird/rom_bird.v
    Info (12023): Found entity 1: rom_bird File: D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_body/rom_pipe_body.v
    Info (12023): Found entity 1: rom_pipe_body File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_head/rom_pipe_head.v
    Info (12023): Found entity 1: rom_pipe_head File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/rom_land/rom_land.v
    Info (12023): Found entity 1: rom_land File: D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/key_filter.v
    Info (12023): Found entity 1: key_filter File: D:/Electronic/fpga/hdmi/hdmi_rtl/key_filter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_rtl/lfsr.v
    Info (12023): Found entity 1: LFSR File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at vga_pic.v(174): created implicit net for "rd_en_pipe_head2" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 174
Info (12127): Elaborating entity "hdmi_colorbar" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at hdmi_colorbar.v(44): object "game_rst" assigned a value but never read File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 44
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:clk_gen_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 69
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component" File: D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v Line: 107
Info (12130): Elaborated megafunction instantiation "clk_gen:clk_gen_inst|altpll:altpll_component" File: D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v Line: 107
Info (12133): Instantiated megafunction "clk_gen:clk_gen_inst|altpll:altpll_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v Line: 107
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll File: D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v Line: 30
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 84
Info (12128): Elaborating entity "vga_pic" for hierarchy "vga_pic:vga_pic_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 99
Warning (10230): Verilog HDL assignment warning at vga_pic.v(549): truncated value with size 32 to match size of target (5) File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 549
Warning (10230): Verilog HDL assignment warning at vga_pic.v(550): truncated value with size 32 to match size of target (6) File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
Warning (10230): Verilog HDL assignment warning at vga_pic.v(551): truncated value with size 32 to match size of target (5) File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
Info (12128): Elaborating entity "rom_bird" for hierarchy "vga_pic:vga_pic_inst|rom_bird:rom_bird_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 569
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v Line: 84
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v Line: 84
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./flappybird/work/Bird.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf
    Info (12023): Found entity 1: altsyncram_c5c1 File: D:/Electronic/fpga/hdmi/db/altsyncram_c5c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c5c1" for hierarchy "vga_pic:vga_pic_inst|rom_bird:rom_bird_inst|altsyncram:altsyncram_component|altsyncram_c5c1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_pipe_body" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 578
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v Line: 84
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v Line: 84
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./flappybird/work/pipe_body.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uhc1.tdf
    Info (12023): Found entity 1: altsyncram_uhc1 File: D:/Electronic/fpga/hdmi/db/altsyncram_uhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_uhc1" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_body:rom_pipe_body_inst|altsyncram:altsyncram_component|altsyncram_uhc1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_pipe_head" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 597
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v Line: 84
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v Line: 84
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./flappybird/work/pipe_head.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf
    Info (12023): Found entity 1: altsyncram_ilc1 File: D:/Electronic/fpga/hdmi/db/altsyncram_ilc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ilc1" for hierarchy "vga_pic:vga_pic_inst|rom_pipe_head:rom_pipe_head_inst|altsyncram:altsyncram_component|altsyncram_ilc1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_land" for hierarchy "vga_pic:vga_pic_inst|rom_land:rom_land_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 615
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v Line: 84
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component" File: D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v Line: 84
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./flappybird/work/land312.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gac1.tdf
    Info (12023): Found entity 1: altsyncram_gac1 File: D:/Electronic/fpga/hdmi/db/altsyncram_gac1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gac1" for hierarchy "vga_pic:vga_pic_inst|rom_land:rom_land_inst|altsyncram:altsyncram_component|altsyncram_gac1:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LFSR" for hierarchy "vga_pic:vga_pic_inst|LFSR:LFSR_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 623
Info (12128): Elaborating entity "beep" for hierarchy "vga_pic:vga_pic_inst|beep:beep_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 633
Warning (10230): Verilog HDL assignment warning at beep.v(45): truncated value with size 18 to match size of target (17) File: D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v Line: 45
Info (12128): Elaborating entity "hdmi_ctrl" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 121
Info (12128): Elaborating entity "encode" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|encode:encode_inst0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v Line: 47
Info (12128): Elaborating entity "par_to_ser" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v Line: 81
Info (12128): Elaborating entity "ddio_out" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v Line: 62
Info (12128): Elaborating entity "altddio_out" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" File: D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v Line: 64
Info (12130): Elaborated megafunction instantiation "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" File: D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v Line: 64
Info (12133): Instantiated megafunction "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: D:/Electronic/fpga/hdmi/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "hdmi_ctrl:hdmi_ctrl_inst|par_to_ser:par_to_ser_inst0|ddio_out:ddio_out_inst0|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: e:/quartus/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "key_filter" for hierarchy "key_filter:key_filter_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 129
Info (12128): Elaborating entity "top_seg_595" for hierarchy "top_seg_595:top_seg_595_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 143
Info (12128): Elaborating entity "seg_595_dynamic" for hierarchy "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v Line: 65
Info (12128): Elaborating entity "seg_dynamic" for hierarchy "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v Line: 59
Info (12128): Elaborating entity "bcd_8421" for hierarchy "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|seg_dynamic:seg_dynamic_inst|bcd_8421:bcd_8421_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v Line: 207
Info (12128): Elaborating entity "hc595_ctrl" for hierarchy "top_seg_595:top_seg_595_inst|seg_595_dynamic:seg_595_dynamic_inst|hc595_ctrl:hc595_ctrl_inst" File: D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v Line: 74
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_pic:vga_pic_inst|Div0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 549
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_pic:vga_pic_inst|Mult0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_pic:vga_pic_inst|Div1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_pic:vga_pic_inst|Mult1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_pic:vga_pic_inst|Div2" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_divide:Div0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 549
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|lpm_divide:Div0" with the following parameter: File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 549
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf
    Info (12023): Found entity 1: lpm_divide_3jm File: D:/Electronic/fpga/hdmi/db/lpm_divide_3jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh File: D:/Electronic/fpga/hdmi/db/sign_div_unsign_rlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f File: D:/Electronic/fpga/hdmi/db/alt_u_div_a7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Electronic/fpga/hdmi/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Electronic/fpga/hdmi/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|lpm_mult:Mult0" with the following parameter: File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: D:/Electronic/fpga/hdmi/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult0" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_divide:Div1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|lpm_divide:Div1" with the following parameter: File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 550
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm File: D:/Electronic/fpga/hdmi/db/lpm_divide_1jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/Electronic/fpga/hdmi/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: D:/Electronic/fpga/hdmi/db/alt_u_div_67f.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|lpm_mult:Mult1" with the following parameter: File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1" File: e:/quartus/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1" File: e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf
    Info (12023): Found entity 1: add_sub_afh File: D:/Electronic/fpga/hdmi/db/add_sub_afh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_pic:vga_pic_inst|lpm_mult:Mult1" File: e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "vga_pic:vga_pic_inst|lpm_divide:Div2" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
Info (12133): Instantiated megafunction "vga_pic:vga_pic_inst|lpm_divide:Div2" with the following parameter: File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 551
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info (12023): Found entity 1: lpm_divide_nhm File: D:/Electronic/fpga/hdmi/db/lpm_divide_nhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: D:/Electronic/fpga/hdmi/db/sign_div_unsign_fkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf
    Info (12023): Found entity 1: alt_u_div_i4f File: D:/Electronic/fpga/hdmi/db/alt_u_div_i4f.tdf Line: 26
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 230
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[7]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[7]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[7]~1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[6]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[6]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[6]~5" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[5]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[5]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[5]~9" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[4]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[4]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[4]~13" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[3]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[3]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[3]~17" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[2]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[2]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[2]~21" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[1]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[1]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[1]~25" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|pipe_len2[0]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|pipe_len2[0]~_emulated" and latch "vga_pic:vga_pic_inst|pipe_len2[0]~29" File: D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v Line: 237
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[7]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[7]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[7]~1" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[6]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[6]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[6]~5" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[5]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[5]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[5]~9" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[4]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[4]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[4]~13" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[3]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[3]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[3]~17" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[2]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[2]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[2]~21" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[1]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[1]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[1]~25" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
    Warning (13310): Register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[0]" is converted into an equivalent circuit using register "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[0]~_emulated" and latch "vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[0]~29" File: D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v Line: 37
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ddc_scl" is stuck at VCC File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 11
    Warning (13410): Pin "ddc_sda" is stuck at VCC File: D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2471 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 2345 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Thu Feb 24 00:05:42 2022
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg.


