

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Thu Apr 27 17:41:24 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_5b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   42|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   39|   39|        10|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1903|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|    1069|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1069|   2194|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32scud_U3  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U5  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U7  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U8  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mux_42_bkb_U1  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U2  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U4  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U6  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_303_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_297_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_675_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1097_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1093_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_13_fu_422_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_14_fu_1082_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_291_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_309_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_447_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_460_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_434_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_329_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_414_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_323_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_399_p2               |    or    |      0|  0|   4|           4|           1|
    |a_row_0_1_fu_776_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_769_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_763_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_756_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_505_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_513_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_628_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_635_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_642_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_465_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_621_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_452_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_473_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_481_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_489_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_497_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_439_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_831_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_838_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_943_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_950_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_957_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_796_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_936_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_789_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_803_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_810_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_824_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_782_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_577_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_585_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_600_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_607_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_614_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_537_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_593_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_529_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_545_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_553_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_561_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_569_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_521_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_894_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_901_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_915_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_922_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_929_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_859_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_908_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_852_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_866_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_880_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_887_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_845_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_315_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_343_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_335_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1903|         198|        1929|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          3|   32|         96|
    |a_1_Addr_A_orig               |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter4       |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          3|   32|         96|
    |b_1_Addr_A_orig               |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_273_p4               |   3|          2|    3|          6|
    |i_reg_269                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_262_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_258        |   5|          2|    5|         10|
    |j_phi_fu_284_p4               |   3|          2|    3|          6|
    |j_reg_280                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 156|         33|  156|        443|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_86               |  32|   0|   32|          0|
    |a_row_0_reg_1325              |  32|   0|   32|          0|
    |a_row_1_1_reg_1400            |  32|   0|   32|          0|
    |a_row_1_2_fu_90               |  32|   0|   32|          0|
    |a_row_2_2_fu_94               |  32|   0|   32|          0|
    |a_row_2_reg_1330              |  32|   0|   32|          0|
    |a_row_3_1_reg_1390            |  32|   0|   32|          0|
    |a_row_3_2_fu_98               |  32|   0|   32|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_102          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_110          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_114           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_106           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_118          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_126          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_130           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_122           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_134          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_142          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_146           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_138           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_150          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_158          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_162           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_154           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1228     |   1|   0|    1|          0|
    |i_reg_269                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1232  |   5|   0|    5|          0|
    |indvar_flatten_reg_258        |   5|   0|    5|          0|
    |j_1_reg_1385                  |   3|   0|    3|          0|
    |j_mid2_reg_1237               |   3|   0|    3|          0|
    |j_reg_280                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1353             |   1|   0|    1|          0|
    |sel_tmp4_reg_1363             |   1|   0|    1|          0|
    |sel_tmp_reg_1345              |   1|   0|    1|          0|
    |tmp_1_mid2_v_reg_1265         |   3|   0|    3|          0|
    |tmp_1_reg_1271                |   3|   0|    4|          1|
    |tmp_2_1_reg_1430              |  32|   0|   32|          0|
    |tmp_2_2_reg_1425              |  32|   0|   32|          0|
    |tmp_2_3_reg_1435              |  32|   0|   32|          0|
    |tmp_3_reg_1317                |   1|   0|    1|          0|
    |tmp_4_reg_1375                |  32|   0|   32|          0|
    |tmp_5_reg_1410                |  32|   0|   32|          0|
    |tmp_7_reg_1380                |  32|   0|   32|          0|
    |tmp_8_reg_1415                |  32|   0|   32|          0|
    |tmp_mid2_reg_1245             |   1|   0|    1|          0|
    |tmp_reg_1296                  |   2|   0|    2|          0|
    |tmp_s_reg_1420                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1228     |   0|   1|    1|          0|
    |j_mid2_reg_1237               |   0|   3|    3|          0|
    |tmp_1_mid2_v_reg_1265         |   0|   3|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1069|   7| 1077|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 2, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: a_row_0_2 (6)  [1/1] 0.00ns
:0  %a_row_0_2 = alloca i32

ST_1: a_row_1_2 (7)  [1/1] 0.00ns
:1  %a_row_1_2 = alloca i32

ST_1: a_row_2_2 (8)  [1/1] 0.00ns
:2  %a_row_2_2 = alloca i32

ST_1: a_row_3_2 (9)  [1/1] 0.00ns
:3  %a_row_3_2 = alloca i32

ST_1: b_copy_0_3_11 (10)  [1/1] 0.00ns
:4  %b_copy_0_3_11 = alloca i32

ST_1: b_copy_0_3_8 (11)  [1/1] 0.00ns
:5  %b_copy_0_3_8 = alloca i32

ST_1: b_copy_0_3_12 (12)  [1/1] 0.00ns
:6  %b_copy_0_3_12 = alloca i32

ST_1: b_copy_0_3_1 (13)  [1/1] 0.00ns
:7  %b_copy_0_3_1 = alloca i32

ST_1: b_copy_1_3_11 (14)  [1/1] 0.00ns
:8  %b_copy_1_3_11 = alloca i32

ST_1: b_copy_1_3_8 (15)  [1/1] 0.00ns
:9  %b_copy_1_3_8 = alloca i32

ST_1: b_copy_1_3_12 (16)  [1/1] 0.00ns
:10  %b_copy_1_3_12 = alloca i32

ST_1: b_copy_1_3_1 (17)  [1/1] 0.00ns
:11  %b_copy_1_3_1 = alloca i32

ST_1: b_copy_2_3_11 (18)  [1/1] 0.00ns
:12  %b_copy_2_3_11 = alloca i32

ST_1: b_copy_2_3_8 (19)  [1/1] 0.00ns
:13  %b_copy_2_3_8 = alloca i32

ST_1: b_copy_2_3_12 (20)  [1/1] 0.00ns
:14  %b_copy_2_3_12 = alloca i32

ST_1: b_copy_2_3_1 (21)  [1/1] 0.00ns
:15  %b_copy_2_3_1 = alloca i32

ST_1: b_copy_3_3_11 (22)  [1/1] 0.00ns
:16  %b_copy_3_3_11 = alloca i32

ST_1: b_copy_3_3_8 (23)  [1/1] 0.00ns
:17  %b_copy_3_3_8 = alloca i32

ST_1: b_copy_3_3_12 (24)  [1/1] 0.00ns
:18  %b_copy_3_3_12 = alloca i32

ST_1: b_copy_3_3_1 (25)  [1/1] 0.00ns
:19  %b_copy_3_3_1 = alloca i32

ST_1: StgValue_33 (26)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %a_1), !map !7

ST_1: StgValue_34 (27)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %a_0), !map !14

ST_1: StgValue_35 (28)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %b_1), !map !20

ST_1: StgValue_36 (29)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %b_0), !map !25

ST_1: StgValue_37 (30)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %c), !map !30

ST_1: StgValue_38 (31)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matmul_hw_str) nounwind

ST_1: StgValue_39 (32)  [1/1] 0.00ns  loc: matmul.c:6
:26  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_40 (33)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecInterface([8 x i32]* %a_0, [8 x i32]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_41 (34)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a_0, [8 x i32]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_42 (35)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecInterface([8 x i32]* %b_0, [8 x i32]* %b_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_43 (36)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* %b_0, [8 x i32]* %b_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_44 (37)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecInterface([16 x i32]* %c, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_45 (38)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecMemCore([16 x i32]* %c, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_46 (39)  [1/1] 1.57ns  loc: matmul.c:21
:33  br label %.preheader7


 <State 2>: 5.70ns
ST_2: indvar_flatten (41)  [1/1] 0.00ns
.preheader7:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %.preheader7.preheader ]

ST_2: i (42)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7:1  %i = phi i3 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader7.preheader ]

ST_2: j (43)  [1/1] 0.00ns
.preheader7:2  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader7.preheader ]

ST_2: exitcond_flatten (44)  [1/1] 2.37ns
.preheader7:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -16

ST_2: indvar_flatten_next (45)  [1/1] 1.67ns
.preheader7:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_2: StgValue_52 (46)  [1/1] 0.00ns
.preheader7:5  br i1 %exitcond_flatten, label %1, label %.preheader7.preheader

ST_2: i_1 (68)  [1/1] 0.75ns  loc: matmul.c:21
.preheader7.preheader:20  %i_1 = add i3 1, %i

ST_2: exitcond (71)  [1/1] 1.94ns  loc: matmul.c:23
.preheader7.preheader:23  %exitcond = icmp eq i3 %j, -4

ST_2: j_mid2 (72)  [1/1] 1.37ns  loc: matmul.c:23
.preheader7.preheader:24  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

ST_2: tmp_mid1 (73)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:25  %tmp_mid1 = icmp eq i3 %i_1, 0

ST_2: tmp1 (74)  [1/1] 1.94ns  loc: matmul.c:36
.preheader7.preheader:26  %tmp1 = icmp eq i3 %i, 0

ST_2: tmp_mid2 (75)  [1/1] 1.37ns  loc: matmul.c:36
.preheader7.preheader:27  %tmp_mid2 = select i1 %exitcond, i1 %tmp_mid1, i1 %tmp1

ST_2: tmp_1_mid2_v (76)  [1/1] 1.37ns  loc: matmul.c:46
.preheader7.preheader:28  %tmp_1_mid2_v = select i1 %exitcond, i3 %i_1, i3 %i

ST_2: tmp_1 (77)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:29  %tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_1_mid2_v, i1 false)

ST_2: tmp_9 (78)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:30  %tmp_9 = zext i4 %tmp_1 to i64

ST_2: a_0_addr (79)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:31  %a_0_addr = getelementptr [8 x i32]* %a_0, i64 0, i64 %tmp_9

ST_2: a_1_addr (83)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:35  %a_1_addr = getelementptr [8 x i32]* %a_1, i64 0, i64 %tmp_9

ST_2: a_row_0 (91)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_row_0 = load i32* %a_0_addr, align 4

ST_2: a_row_2 (93)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:45  %a_row_2 = load i32* %a_1_addr, align 4

ST_2: tmp_6 (99)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:51  %tmp_6 = zext i3 %j_mid2 to i64

ST_2: b_0_addr (102)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:54  %b_0_addr = getelementptr [8 x i32]* %b_0, i64 0, i64 %tmp_6

ST_2: b_1_addr (106)  [1/1] 0.00ns  loc: matmul.c:38
.preheader7.preheader:58  %b_1_addr = getelementptr [8 x i32]* %b_1, i64 0, i64 %tmp_6

ST_2: b_copy_0_3_19 (111)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:63  %b_copy_0_3_19 = load i32* %b_0_addr, align 4

ST_2: tmp (112)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:64  %tmp = trunc i3 %j_mid2 to i2

ST_2: b_copy_2_3_19 (135)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:87  %b_copy_2_3_19 = load i32* %b_1_addr, align 4


 <State 3>: 6.70ns
ST_3: b_copy_0_3_11_load (52)  [1/1] 0.00ns
.preheader7.preheader:4  %b_copy_0_3_11_load = load i32* %b_copy_0_3_11

ST_3: b_copy_0_3_8_load (53)  [1/1] 0.00ns
.preheader7.preheader:5  %b_copy_0_3_8_load = load i32* %b_copy_0_3_8

ST_3: b_copy_0_3_12_load (54)  [1/1] 0.00ns
.preheader7.preheader:6  %b_copy_0_3_12_load = load i32* %b_copy_0_3_12

ST_3: b_copy_0_3_1_load (55)  [1/1] 0.00ns
.preheader7.preheader:7  %b_copy_0_3_1_load = load i32* %b_copy_0_3_1

ST_3: b_copy_2_3_11_load (60)  [1/1] 0.00ns
.preheader7.preheader:12  %b_copy_2_3_11_load = load i32* %b_copy_2_3_11

ST_3: b_copy_2_3_8_load (61)  [1/1] 0.00ns
.preheader7.preheader:13  %b_copy_2_3_8_load = load i32* %b_copy_2_3_8

ST_3: b_copy_2_3_12_load (62)  [1/1] 0.00ns
.preheader7.preheader:14  %b_copy_2_3_12_load = load i32* %b_copy_2_3_12

ST_3: b_copy_2_3_1_load (63)  [1/1] 0.00ns
.preheader7.preheader:15  %b_copy_2_3_1_load = load i32* %b_copy_2_3_1

ST_3: tmp_10 (80)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:32  %tmp_10 = or i4 %tmp_1, 1

ST_3: tmp_11 (81)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:33  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i60.i4(i60 0, i4 %tmp_10)

ST_3: a_0_addr_1 (82)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:34  %a_0_addr_1 = getelementptr [8 x i32]* %a_0, i64 0, i64 %tmp_11

ST_3: a_1_addr_1 (84)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:36  %a_1_addr_1 = getelementptr [8 x i32]* %a_1, i64 0, i64 %tmp_11

ST_3: tmp_3 (90)  [1/1] 1.94ns  loc: matmul.c:30
.preheader7.preheader:42  %tmp_3 = icmp eq i3 %j_mid2, 0

ST_3: a_row_0 (91)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:43  %a_row_0 = load i32* %a_0_addr, align 4

ST_3: a_row_1 (92)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:44  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_3: a_row_2 (93)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:45  %a_row_2 = load i32* %a_1_addr, align 4

ST_3: a_row_3 (94)  [2/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:46  %a_row_3 = load i32* %a_1_addr_1, align 4

ST_3: tmp_6_cast (101)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:53  %tmp_6_cast = zext i3 %j_mid2 to i4

ST_3: tmp_13 (103)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:55  %tmp_13 = add i4 4, %tmp_6_cast

ST_3: tmp_14_cast (104)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:56  %tmp_14_cast = zext i4 %tmp_13 to i64

ST_3: b_0_addr_1 (105)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:57  %b_0_addr_1 = getelementptr [8 x i32]* %b_0, i64 0, i64 %tmp_14_cast

ST_3: b_1_addr_1 (107)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:59  %b_1_addr_1 = getelementptr [8 x i32]* %b_1, i64 0, i64 %tmp_14_cast

ST_3: b_copy_0_3_19 (111)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:63  %b_copy_0_3_19 = load i32* %b_0_addr, align 4

ST_3: sel_tmp (113)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:65  %sel_tmp = icmp eq i2 %tmp, -2

ST_3: b_copy_0_3 (114)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_4)
.preheader7.preheader:66  %b_copy_0_3 = select i1 %sel_tmp, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_19

ST_3: sel_tmp2 (115)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:67  %sel_tmp2 = icmp eq i2 %tmp, 1

ST_3: b_copy_0_3_4 (116)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:68  %b_copy_0_3_4 = select i1 %sel_tmp2, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3

ST_3: sel_tmp4 (117)  [1/1] 1.54ns  loc: matmul.c:23
.preheader7.preheader:69  %sel_tmp4 = icmp eq i2 %tmp, 0

ST_3: b_copy_0_3_2 (118)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_3)
.preheader7.preheader:70  %b_copy_0_3_2 = select i1 %sel_tmp4, i32 %b_copy_0_3_1_load, i32 %b_copy_0_3_4

ST_3: b_copy_0_3_5 (119)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_6)
.preheader7.preheader:71  %b_copy_0_3_5 = select i1 %sel_tmp, i32 %b_copy_0_3_19, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_6 (120)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:72  %b_copy_0_3_6 = select i1 %sel_tmp2, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_5

ST_3: b_copy_0_3_7 (121)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_16)
.preheader7.preheader:73  %b_copy_0_3_7 = select i1 %sel_tmp4, i32 %b_copy_0_3_12_load, i32 %b_copy_0_3_6

ST_3: b_copy_0_3_9 (122)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_14)
.preheader7.preheader:74  %b_copy_0_3_9 = select i1 %sel_tmp2, i32 %b_copy_0_3_19, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_14 (123)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:75  %b_copy_0_3_14 = select i1 %sel_tmp4, i32 %b_copy_0_3_8_load, i32 %b_copy_0_3_9

ST_3: b_copy_0_3_15 (124)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_0_3_18)
.preheader7.preheader:76  %b_copy_0_3_15 = select i1 %sel_tmp4, i32 %b_copy_0_3_19, i32 %b_copy_0_3_11_load

ST_3: b_copy_1_3_19 (125)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:77  %b_copy_1_3_19 = load i32* %b_0_addr_1, align 4

ST_3: b_copy_2_3_19 (135)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:87  %b_copy_2_3_19 = load i32* %b_1_addr, align 4

ST_3: b_copy_2_3 (136)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_4)
.preheader7.preheader:88  %b_copy_2_3 = select i1 %sel_tmp, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_19

ST_3: b_copy_2_3_4 (137)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:89  %b_copy_2_3_4 = select i1 %sel_tmp2, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3

ST_3: b_copy_2_3_2 (138)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_3)
.preheader7.preheader:90  %b_copy_2_3_2 = select i1 %sel_tmp4, i32 %b_copy_2_3_1_load, i32 %b_copy_2_3_4

ST_3: b_copy_2_3_5 (139)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_6)
.preheader7.preheader:91  %b_copy_2_3_5 = select i1 %sel_tmp, i32 %b_copy_2_3_19, i32 %b_copy_2_3_12_load

ST_3: b_copy_2_3_6 (140)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:92  %b_copy_2_3_6 = select i1 %sel_tmp2, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_5

ST_3: b_copy_2_3_7 (141)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_16)
.preheader7.preheader:93  %b_copy_2_3_7 = select i1 %sel_tmp4, i32 %b_copy_2_3_12_load, i32 %b_copy_2_3_6

ST_3: b_copy_2_3_9 (142)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_14)
.preheader7.preheader:94  %b_copy_2_3_9 = select i1 %sel_tmp2, i32 %b_copy_2_3_19, i32 %b_copy_2_3_8_load

ST_3: b_copy_2_3_14 (143)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:95  %b_copy_2_3_14 = select i1 %sel_tmp4, i32 %b_copy_2_3_8_load, i32 %b_copy_2_3_9

ST_3: b_copy_2_3_15 (144)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_2_3_18)
.preheader7.preheader:96  %b_copy_2_3_15 = select i1 %sel_tmp4, i32 %b_copy_2_3_19, i32 %b_copy_2_3_11_load

ST_3: b_copy_3_3_19 (145)  [2/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:97  %b_copy_3_3_19 = load i32* %b_1_addr_1, align 4

ST_3: b_copy_2_3_3 (159)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:111  %b_copy_2_3_3 = select i1 %tmp_mid2, i32 %b_copy_2_3_2, i32 %b_copy_2_3_1_load

ST_3: b_copy_2_3_16 (160)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:112  %b_copy_2_3_16 = select i1 %tmp_mid2, i32 %b_copy_2_3_7, i32 %b_copy_2_3_12_load

ST_3: b_copy_2_3_17 (161)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:113  %b_copy_2_3_17 = select i1 %tmp_mid2, i32 %b_copy_2_3_14, i32 %b_copy_2_3_8_load

ST_3: b_copy_2_3_18 (162)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:114  %b_copy_2_3_18 = select i1 %tmp_mid2, i32 %b_copy_2_3_15, i32 %b_copy_2_3_11_load

ST_3: b_copy_0_3_3 (167)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:119  %b_copy_0_3_3 = select i1 %tmp_mid2, i32 %b_copy_0_3_2, i32 %b_copy_0_3_1_load

ST_3: b_copy_0_3_16 (168)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:120  %b_copy_0_3_16 = select i1 %tmp_mid2, i32 %b_copy_0_3_7, i32 %b_copy_0_3_12_load

ST_3: b_copy_0_3_17 (169)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:121  %b_copy_0_3_17 = select i1 %tmp_mid2, i32 %b_copy_0_3_14, i32 %b_copy_0_3_8_load

ST_3: b_copy_0_3_18 (170)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:122  %b_copy_0_3_18 = select i1 %tmp_mid2, i32 %b_copy_0_3_15, i32 %b_copy_0_3_11_load

ST_3: tmp_4 (171)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:123  %tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_0_3_18, i32 %b_copy_0_3_17, i32 %b_copy_0_3_16, i32 %b_copy_0_3_3, i2 %tmp)

ST_3: tmp_7 (175)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:127  %tmp_7 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_2_3_18, i32 %b_copy_2_3_17, i32 %b_copy_2_3_16, i32 %b_copy_2_3_3, i2 %tmp)

ST_3: j_1 (184)  [1/1] 0.75ns  loc: matmul.c:23
.preheader7.preheader:136  %j_1 = add i3 1, %j_mid2

ST_3: StgValue_130 (189)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:141  store i32 %b_copy_2_3_3, i32* %b_copy_2_3_1

ST_3: StgValue_131 (190)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:142  store i32 %b_copy_2_3_16, i32* %b_copy_2_3_12

ST_3: StgValue_132 (191)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:143  store i32 %b_copy_2_3_17, i32* %b_copy_2_3_8

ST_3: StgValue_133 (192)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:144  store i32 %b_copy_2_3_18, i32* %b_copy_2_3_11

ST_3: StgValue_134 (197)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:149  store i32 %b_copy_0_3_3, i32* %b_copy_0_3_1

ST_3: StgValue_135 (198)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:150  store i32 %b_copy_0_3_16, i32* %b_copy_0_3_12

ST_3: StgValue_136 (199)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:151  store i32 %b_copy_0_3_17, i32* %b_copy_0_3_8

ST_3: StgValue_137 (200)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:152  store i32 %b_copy_0_3_18, i32* %b_copy_0_3_11


 <State 4>: 8.05ns
ST_4: a_row_0_2_load (48)  [1/1] 0.00ns
.preheader7.preheader:0  %a_row_0_2_load = load i32* %a_row_0_2

ST_4: a_row_1_2_load (49)  [1/1] 0.00ns
.preheader7.preheader:1  %a_row_1_2_load = load i32* %a_row_1_2

ST_4: a_row_2_2_load (50)  [1/1] 0.00ns
.preheader7.preheader:2  %a_row_2_2_load = load i32* %a_row_2_2

ST_4: a_row_3_2_load (51)  [1/1] 0.00ns
.preheader7.preheader:3  %a_row_3_2_load = load i32* %a_row_3_2

ST_4: b_copy_1_3_11_load (56)  [1/1] 0.00ns
.preheader7.preheader:8  %b_copy_1_3_11_load = load i32* %b_copy_1_3_11

ST_4: b_copy_1_3_8_load (57)  [1/1] 0.00ns
.preheader7.preheader:9  %b_copy_1_3_8_load = load i32* %b_copy_1_3_8

ST_4: b_copy_1_3_12_load (58)  [1/1] 0.00ns
.preheader7.preheader:10  %b_copy_1_3_12_load = load i32* %b_copy_1_3_12

ST_4: b_copy_1_3_1_load (59)  [1/1] 0.00ns
.preheader7.preheader:11  %b_copy_1_3_1_load = load i32* %b_copy_1_3_1

ST_4: b_copy_3_3_11_load (64)  [1/1] 0.00ns
.preheader7.preheader:16  %b_copy_3_3_11_load = load i32* %b_copy_3_3_11

ST_4: b_copy_3_3_8_load (65)  [1/1] 0.00ns
.preheader7.preheader:17  %b_copy_3_3_8_load = load i32* %b_copy_3_3_8

ST_4: b_copy_3_3_12_load (66)  [1/1] 0.00ns
.preheader7.preheader:18  %b_copy_3_3_12_load = load i32* %b_copy_3_3_12

ST_4: b_copy_3_3_1_load (67)  [1/1] 0.00ns
.preheader7.preheader:19  %b_copy_3_3_1_load = load i32* %b_copy_3_3_1

ST_4: a_row_1 (92)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:44  %a_row_1 = load i32* %a_0_addr_1, align 4

ST_4: a_row_3 (94)  [1/2] 2.39ns  loc: matmul.c:32
.preheader7.preheader:46  %a_row_3 = load i32* %a_1_addr_1, align 4

ST_4: a_row_3_1 (95)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:47  %a_row_3_1 = select i1 %tmp_3, i32 %a_row_3, i32 %a_row_3_2_load

ST_4: a_row_2_1 (96)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:48  %a_row_2_1 = select i1 %tmp_3, i32 %a_row_2, i32 %a_row_2_2_load

ST_4: a_row_1_1 (97)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:49  %a_row_1_1 = select i1 %tmp_3, i32 %a_row_1, i32 %a_row_1_2_load

ST_4: a_row_0_1 (98)  [1/1] 1.37ns  loc: matmul.c:30
.preheader7.preheader:50  %a_row_0_1 = select i1 %tmp_3, i32 %a_row_0, i32 %a_row_0_2_load

ST_4: b_copy_1_3_19 (125)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:77  %b_copy_1_3_19 = load i32* %b_0_addr_1, align 4

ST_4: b_copy_1_3 (126)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_4)
.preheader7.preheader:78  %b_copy_1_3 = select i1 %sel_tmp, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_19

ST_4: b_copy_1_3_4 (127)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:79  %b_copy_1_3_4 = select i1 %sel_tmp2, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3

ST_4: b_copy_1_3_2 (128)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_3)
.preheader7.preheader:80  %b_copy_1_3_2 = select i1 %sel_tmp4, i32 %b_copy_1_3_1_load, i32 %b_copy_1_3_4

ST_4: b_copy_1_3_5 (129)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_6)
.preheader7.preheader:81  %b_copy_1_3_5 = select i1 %sel_tmp, i32 %b_copy_1_3_19, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_6 (130)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:82  %b_copy_1_3_6 = select i1 %sel_tmp2, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_5

ST_4: b_copy_1_3_7 (131)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_16)
.preheader7.preheader:83  %b_copy_1_3_7 = select i1 %sel_tmp4, i32 %b_copy_1_3_12_load, i32 %b_copy_1_3_6

ST_4: b_copy_1_3_9 (132)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_14)
.preheader7.preheader:84  %b_copy_1_3_9 = select i1 %sel_tmp2, i32 %b_copy_1_3_19, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_14 (133)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:85  %b_copy_1_3_14 = select i1 %sel_tmp4, i32 %b_copy_1_3_8_load, i32 %b_copy_1_3_9

ST_4: b_copy_1_3_15 (134)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_1_3_18)
.preheader7.preheader:86  %b_copy_1_3_15 = select i1 %sel_tmp4, i32 %b_copy_1_3_19, i32 %b_copy_1_3_11_load

ST_4: b_copy_3_3_19 (145)  [1/2] 2.39ns  loc: matmul.c:38
.preheader7.preheader:97  %b_copy_3_3_19 = load i32* %b_1_addr_1, align 4

ST_4: b_copy_3_3 (146)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_4)
.preheader7.preheader:98  %b_copy_3_3 = select i1 %sel_tmp, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_19

ST_4: b_copy_3_3_4 (147)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:99  %b_copy_3_3_4 = select i1 %sel_tmp2, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3

ST_4: b_copy_3_3_2 (148)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_3)
.preheader7.preheader:100  %b_copy_3_3_2 = select i1 %sel_tmp4, i32 %b_copy_3_3_1_load, i32 %b_copy_3_3_4

ST_4: b_copy_3_3_5 (149)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_6)
.preheader7.preheader:101  %b_copy_3_3_5 = select i1 %sel_tmp, i32 %b_copy_3_3_19, i32 %b_copy_3_3_12_load

ST_4: b_copy_3_3_6 (150)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:102  %b_copy_3_3_6 = select i1 %sel_tmp2, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_5

ST_4: b_copy_3_3_7 (151)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_16)
.preheader7.preheader:103  %b_copy_3_3_7 = select i1 %sel_tmp4, i32 %b_copy_3_3_12_load, i32 %b_copy_3_3_6

ST_4: b_copy_3_3_9 (152)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_14)
.preheader7.preheader:104  %b_copy_3_3_9 = select i1 %sel_tmp2, i32 %b_copy_3_3_19, i32 %b_copy_3_3_8_load

ST_4: b_copy_3_3_14 (153)  [1/1] 1.37ns  loc: matmul.c:23 (out node of the LUT)
.preheader7.preheader:105  %b_copy_3_3_14 = select i1 %sel_tmp4, i32 %b_copy_3_3_8_load, i32 %b_copy_3_3_9

ST_4: b_copy_3_3_15 (154)  [1/1] 0.00ns  loc: matmul.c:23 (grouped into LUT with out node b_copy_3_3_18)
.preheader7.preheader:106  %b_copy_3_3_15 = select i1 %sel_tmp4, i32 %b_copy_3_3_19, i32 %b_copy_3_3_11_load

ST_4: b_copy_3_3_3 (155)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:107  %b_copy_3_3_3 = select i1 %tmp_mid2, i32 %b_copy_3_3_2, i32 %b_copy_3_3_1_load

ST_4: b_copy_3_3_16 (156)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:108  %b_copy_3_3_16 = select i1 %tmp_mid2, i32 %b_copy_3_3_7, i32 %b_copy_3_3_12_load

ST_4: b_copy_3_3_17 (157)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:109  %b_copy_3_3_17 = select i1 %tmp_mid2, i32 %b_copy_3_3_14, i32 %b_copy_3_3_8_load

ST_4: b_copy_3_3_18 (158)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:110  %b_copy_3_3_18 = select i1 %tmp_mid2, i32 %b_copy_3_3_15, i32 %b_copy_3_3_11_load

ST_4: b_copy_1_3_3 (163)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:115  %b_copy_1_3_3 = select i1 %tmp_mid2, i32 %b_copy_1_3_2, i32 %b_copy_1_3_1_load

ST_4: b_copy_1_3_16 (164)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:116  %b_copy_1_3_16 = select i1 %tmp_mid2, i32 %b_copy_1_3_7, i32 %b_copy_1_3_12_load

ST_4: b_copy_1_3_17 (165)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:117  %b_copy_1_3_17 = select i1 %tmp_mid2, i32 %b_copy_1_3_14, i32 %b_copy_1_3_8_load

ST_4: b_copy_1_3_18 (166)  [1/1] 1.37ns  loc: matmul.c:36 (out node of the LUT)
.preheader7.preheader:118  %b_copy_1_3_18 = select i1 %tmp_mid2, i32 %b_copy_1_3_15, i32 %b_copy_1_3_11_load

ST_4: tmp_s (172)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_4: tmp_5 (173)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:125  %tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_1_3_18, i32 %b_copy_1_3_17, i32 %b_copy_1_3_16, i32 %b_copy_1_3_3, i2 %tmp)

ST_4: tmp_2_2 (176)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_4: tmp_8 (177)  [1/1] 1.57ns  loc: matmul.c:36
.preheader7.preheader:129  %tmp_8 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %b_copy_3_3_18, i32 %b_copy_3_3_17, i32 %b_copy_3_3_16, i32 %b_copy_3_3_3, i2 %tmp)

ST_4: StgValue_188 (185)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:137  store i32 %b_copy_3_3_3, i32* %b_copy_3_3_1

ST_4: StgValue_189 (186)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:138  store i32 %b_copy_3_3_16, i32* %b_copy_3_3_12

ST_4: StgValue_190 (187)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:139  store i32 %b_copy_3_3_17, i32* %b_copy_3_3_8

ST_4: StgValue_191 (188)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:140  store i32 %b_copy_3_3_18, i32* %b_copy_3_3_11

ST_4: StgValue_192 (193)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:145  store i32 %b_copy_1_3_3, i32* %b_copy_1_3_1

ST_4: StgValue_193 (194)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:146  store i32 %b_copy_1_3_16, i32* %b_copy_1_3_12

ST_4: StgValue_194 (195)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:147  store i32 %b_copy_1_3_17, i32* %b_copy_1_3_8

ST_4: StgValue_195 (196)  [1/1] 0.00ns  loc: matmul.c:36
.preheader7.preheader:148  store i32 %b_copy_1_3_18, i32* %b_copy_1_3_11

ST_4: StgValue_196 (201)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:153  store i32 %a_row_3_1, i32* %a_row_3_2

ST_4: StgValue_197 (202)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:154  store i32 %a_row_2_1, i32* %a_row_2_2

ST_4: StgValue_198 (203)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:155  store i32 %a_row_1_1, i32* %a_row_1_2

ST_4: StgValue_199 (204)  [1/1] 0.00ns  loc: matmul.c:30
.preheader7.preheader:156  store i32 %a_row_0_1, i32* %a_row_0_2


 <State 5>: 6.68ns
ST_5: tmp_s (172)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_5: tmp_2_1 (174)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_5: tmp_2_2 (176)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_5: tmp_2_3 (178)  [6/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 6>: 6.68ns
ST_6: tmp_s (172)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_6: tmp_2_1 (174)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_6: tmp_2_2 (176)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_6: tmp_2_3 (178)  [5/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 7>: 6.68ns
ST_7: tmp_s (172)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_7: tmp_2_1 (174)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_7: tmp_2_2 (176)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_7: tmp_2_3 (178)  [4/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 8>: 6.68ns
ST_8: tmp_s (172)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_8: tmp_2_1 (174)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_8: tmp_2_2 (176)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_8: tmp_2_3 (178)  [3/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 9>: 6.68ns
ST_9: tmp_s (172)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:124  %tmp_s = mul nsw i32 %tmp_4, %a_row_0_1

ST_9: tmp_2_1 (174)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_9: tmp_2_2 (176)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:128  %tmp_2_2 = mul nsw i32 %tmp_7, %a_row_2_1

ST_9: tmp_2_3 (178)  [2/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 10>: 6.68ns
ST_10: tmp_2_1 (174)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:126  %tmp_2_1 = mul nsw i32 %tmp_5, %a_row_1_1

ST_10: tmp_2_3 (178)  [1/6] 6.68ns  loc: matmul.c:43
.preheader7.preheader:130  %tmp_2_3 = mul nsw i32 %tmp_8, %a_row_3_1


 <State 11>: 6.70ns
ST_11: StgValue_222 (69)  [1/1] 0.00ns
.preheader7.preheader:21  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L_col_str)

ST_11: empty (70)  [1/1] 0.00ns
.preheader7.preheader:22  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_11: tmp_12 (85)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:37  %tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1_mid2_v, i2 0)

ST_11: tmp_13_cast (86)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:38  %tmp_13_cast = zext i5 %tmp_12 to i6

ST_11: StgValue_226 (87)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:39  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_11: tmp_2 (88)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:40  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_11: StgValue_228 (89)  [1/1] 0.00ns  loc: matmul.c:25
.preheader7.preheader:41  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: tmp_6_cast5 (100)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:52  %tmp_6_cast5 = zext i3 %j_mid2 to i6

ST_11: tmp_14 (108)  [1/1] 1.67ns  loc: matmul.c:46
.preheader7.preheader:60  %tmp_14 = add i6 %tmp_13_cast, %tmp_6_cast5

ST_11: tmp_15_cast (109)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:61  %tmp_15_cast = zext i6 %tmp_14 to i64

ST_11: c_addr (110)  [1/1] 0.00ns  loc: matmul.c:46
.preheader7.preheader:62  %c_addr = getelementptr [16 x i32]* %c, i64 0, i64 %tmp_15_cast

ST_11: tmp9 (179)  [1/1] 2.39ns  loc: matmul.c:43
.preheader7.preheader:131  %tmp9 = add i32 %tmp_2_1, %tmp_s

ST_11: tmp2 (180)  [1/1] 1.92ns  loc: matmul.c:43
.preheader7.preheader:132  %tmp2 = add i32 %tmp_2_3, %tmp_2_2

ST_11: tmp_5_3 (181)  [1/1] 1.92ns  loc: matmul.c:43
.preheader7.preheader:133  %tmp_5_3 = add nsw i32 %tmp9, %tmp2

ST_11: StgValue_236 (182)  [1/1] 2.39ns  loc: matmul.c:46
.preheader7.preheader:134  store i32 %tmp_5_3, i32* %c_addr, align 4

ST_11: empty_3 (183)  [1/1] 0.00ns  loc: matmul.c:47
.preheader7.preheader:135  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

ST_11: StgValue_238 (205)  [1/1] 0.00ns  loc: matmul.c:23
.preheader7.preheader:157  br label %.preheader7


 <State 12>: 0.00ns
ST_12: StgValue_239 (207)  [1/1] 0.00ns  loc: matmul.c:49
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0_2           (alloca           ) [ 0011111111110]
a_row_1_2           (alloca           ) [ 0011111111110]
a_row_2_2           (alloca           ) [ 0011111111110]
a_row_3_2           (alloca           ) [ 0011111111110]
b_copy_0_3_11       (alloca           ) [ 0011111111110]
b_copy_0_3_8        (alloca           ) [ 0011111111110]
b_copy_0_3_12       (alloca           ) [ 0011111111110]
b_copy_0_3_1        (alloca           ) [ 0011111111110]
b_copy_1_3_11       (alloca           ) [ 0011111111110]
b_copy_1_3_8        (alloca           ) [ 0011111111110]
b_copy_1_3_12       (alloca           ) [ 0011111111110]
b_copy_1_3_1        (alloca           ) [ 0011111111110]
b_copy_2_3_11       (alloca           ) [ 0011111111110]
b_copy_2_3_8        (alloca           ) [ 0011111111110]
b_copy_2_3_12       (alloca           ) [ 0011111111110]
b_copy_2_3_1        (alloca           ) [ 0011111111110]
b_copy_3_3_11       (alloca           ) [ 0011111111110]
b_copy_3_3_8        (alloca           ) [ 0011111111110]
b_copy_3_3_12       (alloca           ) [ 0011111111110]
b_copy_3_3_1        (alloca           ) [ 0011111111110]
StgValue_33         (specbitsmap      ) [ 0000000000000]
StgValue_34         (specbitsmap      ) [ 0000000000000]
StgValue_35         (specbitsmap      ) [ 0000000000000]
StgValue_36         (specbitsmap      ) [ 0000000000000]
StgValue_37         (specbitsmap      ) [ 0000000000000]
StgValue_38         (spectopmodule    ) [ 0000000000000]
StgValue_39         (specinterface    ) [ 0000000000000]
StgValue_40         (specinterface    ) [ 0000000000000]
StgValue_41         (specmemcore      ) [ 0000000000000]
StgValue_42         (specinterface    ) [ 0000000000000]
StgValue_43         (specmemcore      ) [ 0000000000000]
StgValue_44         (specinterface    ) [ 0000000000000]
StgValue_45         (specmemcore      ) [ 0000000000000]
StgValue_46         (br               ) [ 0111111111110]
indvar_flatten      (phi              ) [ 0010000000000]
i                   (phi              ) [ 0010000000000]
j                   (phi              ) [ 0010000000000]
exitcond_flatten    (icmp             ) [ 0011111111110]
indvar_flatten_next (add              ) [ 0111111111110]
StgValue_52         (br               ) [ 0000000000000]
i_1                 (add              ) [ 0000000000000]
exitcond            (icmp             ) [ 0000000000000]
j_mid2              (select           ) [ 0011111111110]
tmp_mid1            (icmp             ) [ 0000000000000]
tmp1                (icmp             ) [ 0000000000000]
tmp_mid2            (select           ) [ 0011100000000]
tmp_1_mid2_v        (select           ) [ 0111111111110]
tmp_1               (bitconcatenate   ) [ 0001000000000]
tmp_9               (zext             ) [ 0000000000000]
a_0_addr            (getelementptr    ) [ 0001000000000]
a_1_addr            (getelementptr    ) [ 0001000000000]
tmp_6               (zext             ) [ 0000000000000]
b_0_addr            (getelementptr    ) [ 0001000000000]
b_1_addr            (getelementptr    ) [ 0001000000000]
tmp                 (trunc            ) [ 0011100000000]
b_copy_0_3_11_load  (load             ) [ 0000000000000]
b_copy_0_3_8_load   (load             ) [ 0000000000000]
b_copy_0_3_12_load  (load             ) [ 0000000000000]
b_copy_0_3_1_load   (load             ) [ 0000000000000]
b_copy_2_3_11_load  (load             ) [ 0000000000000]
b_copy_2_3_8_load   (load             ) [ 0000000000000]
b_copy_2_3_12_load  (load             ) [ 0000000000000]
b_copy_2_3_1_load   (load             ) [ 0000000000000]
tmp_10              (or               ) [ 0000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000]
a_0_addr_1          (getelementptr    ) [ 0010100000000]
a_1_addr_1          (getelementptr    ) [ 0010100000000]
tmp_3               (icmp             ) [ 0010100000000]
a_row_0             (load             ) [ 0010100000000]
a_row_2             (load             ) [ 0010100000000]
tmp_6_cast          (zext             ) [ 0000000000000]
tmp_13              (add              ) [ 0000000000000]
tmp_14_cast         (zext             ) [ 0000000000000]
b_0_addr_1          (getelementptr    ) [ 0010100000000]
b_1_addr_1          (getelementptr    ) [ 0010100000000]
b_copy_0_3_19       (load             ) [ 0000000000000]
sel_tmp             (icmp             ) [ 0010100000000]
b_copy_0_3          (select           ) [ 0000000000000]
sel_tmp2            (icmp             ) [ 0010100000000]
b_copy_0_3_4        (select           ) [ 0000000000000]
sel_tmp4            (icmp             ) [ 0010100000000]
b_copy_0_3_2        (select           ) [ 0000000000000]
b_copy_0_3_5        (select           ) [ 0000000000000]
b_copy_0_3_6        (select           ) [ 0000000000000]
b_copy_0_3_7        (select           ) [ 0000000000000]
b_copy_0_3_9        (select           ) [ 0000000000000]
b_copy_0_3_14       (select           ) [ 0000000000000]
b_copy_0_3_15       (select           ) [ 0000000000000]
b_copy_2_3_19       (load             ) [ 0000000000000]
b_copy_2_3          (select           ) [ 0000000000000]
b_copy_2_3_4        (select           ) [ 0000000000000]
b_copy_2_3_2        (select           ) [ 0000000000000]
b_copy_2_3_5        (select           ) [ 0000000000000]
b_copy_2_3_6        (select           ) [ 0000000000000]
b_copy_2_3_7        (select           ) [ 0000000000000]
b_copy_2_3_9        (select           ) [ 0000000000000]
b_copy_2_3_14       (select           ) [ 0000000000000]
b_copy_2_3_15       (select           ) [ 0000000000000]
b_copy_2_3_3        (select           ) [ 0000000000000]
b_copy_2_3_16       (select           ) [ 0000000000000]
b_copy_2_3_17       (select           ) [ 0000000000000]
b_copy_2_3_18       (select           ) [ 0000000000000]
b_copy_0_3_3        (select           ) [ 0000000000000]
b_copy_0_3_16       (select           ) [ 0000000000000]
b_copy_0_3_17       (select           ) [ 0000000000000]
b_copy_0_3_18       (select           ) [ 0000000000000]
tmp_4               (mux              ) [ 0011111111000]
tmp_7               (mux              ) [ 0011111111000]
j_1                 (add              ) [ 0111111111110]
StgValue_130        (store            ) [ 0000000000000]
StgValue_131        (store            ) [ 0000000000000]
StgValue_132        (store            ) [ 0000000000000]
StgValue_133        (store            ) [ 0000000000000]
StgValue_134        (store            ) [ 0000000000000]
StgValue_135        (store            ) [ 0000000000000]
StgValue_136        (store            ) [ 0000000000000]
StgValue_137        (store            ) [ 0000000000000]
a_row_0_2_load      (load             ) [ 0000000000000]
a_row_1_2_load      (load             ) [ 0000000000000]
a_row_2_2_load      (load             ) [ 0000000000000]
a_row_3_2_load      (load             ) [ 0000000000000]
b_copy_1_3_11_load  (load             ) [ 0000000000000]
b_copy_1_3_8_load   (load             ) [ 0000000000000]
b_copy_1_3_12_load  (load             ) [ 0000000000000]
b_copy_1_3_1_load   (load             ) [ 0000000000000]
b_copy_3_3_11_load  (load             ) [ 0000000000000]
b_copy_3_3_8_load   (load             ) [ 0000000000000]
b_copy_3_3_12_load  (load             ) [ 0000000000000]
b_copy_3_3_1_load   (load             ) [ 0000000000000]
a_row_1             (load             ) [ 0000000000000]
a_row_3             (load             ) [ 0000000000000]
a_row_3_1           (select           ) [ 0011011111100]
a_row_2_1           (select           ) [ 0011011111000]
a_row_1_1           (select           ) [ 0011011111100]
a_row_0_1           (select           ) [ 0011011111000]
b_copy_1_3_19       (load             ) [ 0000000000000]
b_copy_1_3          (select           ) [ 0000000000000]
b_copy_1_3_4        (select           ) [ 0000000000000]
b_copy_1_3_2        (select           ) [ 0000000000000]
b_copy_1_3_5        (select           ) [ 0000000000000]
b_copy_1_3_6        (select           ) [ 0000000000000]
b_copy_1_3_7        (select           ) [ 0000000000000]
b_copy_1_3_9        (select           ) [ 0000000000000]
b_copy_1_3_14       (select           ) [ 0000000000000]
b_copy_1_3_15       (select           ) [ 0000000000000]
b_copy_3_3_19       (load             ) [ 0000000000000]
b_copy_3_3          (select           ) [ 0000000000000]
b_copy_3_3_4        (select           ) [ 0000000000000]
b_copy_3_3_2        (select           ) [ 0000000000000]
b_copy_3_3_5        (select           ) [ 0000000000000]
b_copy_3_3_6        (select           ) [ 0000000000000]
b_copy_3_3_7        (select           ) [ 0000000000000]
b_copy_3_3_9        (select           ) [ 0000000000000]
b_copy_3_3_14       (select           ) [ 0000000000000]
b_copy_3_3_15       (select           ) [ 0000000000000]
b_copy_3_3_3        (select           ) [ 0000000000000]
b_copy_3_3_16       (select           ) [ 0000000000000]
b_copy_3_3_17       (select           ) [ 0000000000000]
b_copy_3_3_18       (select           ) [ 0000000000000]
b_copy_1_3_3        (select           ) [ 0000000000000]
b_copy_1_3_16       (select           ) [ 0000000000000]
b_copy_1_3_17       (select           ) [ 0000000000000]
b_copy_1_3_18       (select           ) [ 0000000000000]
tmp_5               (mux              ) [ 0011011111100]
tmp_8               (mux              ) [ 0011011111100]
StgValue_188        (store            ) [ 0000000000000]
StgValue_189        (store            ) [ 0000000000000]
StgValue_190        (store            ) [ 0000000000000]
StgValue_191        (store            ) [ 0000000000000]
StgValue_192        (store            ) [ 0000000000000]
StgValue_193        (store            ) [ 0000000000000]
StgValue_194        (store            ) [ 0000000000000]
StgValue_195        (store            ) [ 0000000000000]
StgValue_196        (store            ) [ 0000000000000]
StgValue_197        (store            ) [ 0000000000000]
StgValue_198        (store            ) [ 0000000000000]
StgValue_199        (store            ) [ 0000000000000]
tmp_s               (mul              ) [ 0011000000110]
tmp_2_2             (mul              ) [ 0011000000110]
tmp_2_1             (mul              ) [ 0001000000010]
tmp_2_3             (mul              ) [ 0001000000010]
StgValue_222        (specloopname     ) [ 0000000000000]
empty               (speclooptripcount) [ 0000000000000]
tmp_12              (bitconcatenate   ) [ 0000000000000]
tmp_13_cast         (zext             ) [ 0000000000000]
StgValue_226        (specloopname     ) [ 0000000000000]
tmp_2               (specregionbegin  ) [ 0000000000000]
StgValue_228        (specpipeline     ) [ 0000000000000]
tmp_6_cast5         (zext             ) [ 0000000000000]
tmp_14              (add              ) [ 0000000000000]
tmp_15_cast         (zext             ) [ 0000000000000]
c_addr              (getelementptr    ) [ 0000000000000]
tmp9                (add              ) [ 0000000000000]
tmp2                (add              ) [ 0000000000000]
tmp_5_3             (add              ) [ 0000000000000]
StgValue_236        (store            ) [ 0000000000000]
empty_3             (specregionend    ) [ 0000000000000]
StgValue_238        (br               ) [ 0111111111110]
StgValue_239        (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_hw_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_col_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="a_row_0_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_row_1_2_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="a_row_2_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_row_3_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_3_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_copy_0_3_11_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_11/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_copy_0_3_8_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_copy_0_3_12_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_12/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_copy_0_3_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_3_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="b_copy_1_3_11_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_11/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="b_copy_1_3_8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_8/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_copy_1_3_12_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_copy_1_3_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_3_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="b_copy_2_3_11_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_11/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="b_copy_2_3_8_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_8/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="b_copy_2_3_12_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_12/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="b_copy_2_3_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_3_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="b_copy_3_3_11_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_11/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="b_copy_3_3_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="b_copy_3_3_12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_copy_3_3_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_3_3_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="a_0_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="a_1_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0/2 a_row_1/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2/2 a_row_3/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="b_0_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="b_1_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_19/2 b_copy_1_3_19/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_19/2 b_copy_3_3_19/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_0_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="a_1_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="64" slack="0"/>
<pin id="225" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="b_0_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_0_addr_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="b_1_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="c_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="StgValue_236_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_236/11 "/>
</bind>
</comp>

<comp id="258" class="1005" name="indvar_flatten_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="i_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="1"/>
<pin id="271" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="j_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="1"/>
<pin id="282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="j_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="3" slack="1"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond_flatten_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="indvar_flatten_next_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="0"/>
<pin id="306" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="3" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="j_mid2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_mid1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_mid2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_1_mid2_v_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="3" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="3" slack="0"/>
<pin id="373" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="b_copy_0_3_11_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="2"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_11_load/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="b_copy_0_3_8_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_8_load/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="b_copy_0_3_12_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="2"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_12_load/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="b_copy_0_3_1_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_3_1_load/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="b_copy_2_3_11_load_load_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="2"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_11_load/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="b_copy_2_3_8_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_8_load/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="b_copy_2_3_12_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_12_load/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="b_copy_2_3_1_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_3_1_load/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_10_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="1"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_11_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="0"/>
<pin id="408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="0" index="1" bw="3" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_6_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="3" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_14_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sel_tmp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="1"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="b_copy_0_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="32" slack="0"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sel_tmp2_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="1"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="b_copy_0_3_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="0" index="2" bw="32" slack="0"/>
<pin id="456" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_4/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sel_tmp4_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="1"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="b_copy_0_3_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="32" slack="0"/>
<pin id="469" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_2/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="b_copy_0_3_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_5/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="b_copy_0_3_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_6/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="b_copy_0_3_7_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_7/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="b_copy_0_3_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="32" slack="0"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_9/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="b_copy_0_3_14_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_14/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="b_copy_0_3_15_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="32" slack="0"/>
<pin id="517" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_15/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="b_copy_2_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="b_copy_2_3_4_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_4/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="b_copy_2_3_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="b_copy_2_3_5_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_5/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="b_copy_2_3_6_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_6/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="b_copy_2_3_7_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_7/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="b_copy_2_3_9_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="32" slack="0"/>
<pin id="573" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_9/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="b_copy_2_3_14_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_14/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="b_copy_2_3_15_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_15/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="b_copy_2_3_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="0" index="2" bw="32" slack="0"/>
<pin id="597" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_3/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="b_copy_2_3_16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_16/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="b_copy_2_3_17_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_17/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="b_copy_2_3_18_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="0"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_3_18/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="b_copy_0_3_3_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_3/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="b_copy_0_3_16_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_16/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="b_copy_0_3_17_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="0"/>
<pin id="638" dir="0" index="2" bw="32" slack="0"/>
<pin id="639" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_17/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="b_copy_0_3_18_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_3_18/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="0" index="3" bw="32" slack="0"/>
<pin id="654" dir="0" index="4" bw="32" slack="0"/>
<pin id="655" dir="0" index="5" bw="2" slack="1"/>
<pin id="656" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="0" index="3" bw="32" slack="0"/>
<pin id="667" dir="0" index="4" bw="32" slack="0"/>
<pin id="668" dir="0" index="5" bw="2" slack="1"/>
<pin id="669" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="j_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="3" slack="1"/>
<pin id="678" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="StgValue_130_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="2"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="StgValue_131_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="2"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="StgValue_132_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="2"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="StgValue_133_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="2"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="StgValue_134_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="2"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="StgValue_135_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="2"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="StgValue_136_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="2"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="StgValue_137_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="2"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="a_row_0_2_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="3"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_2_load/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="a_row_1_2_load_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="3"/>
<pin id="725" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_2_load/4 "/>
</bind>
</comp>

<comp id="726" class="1004" name="a_row_2_2_load_load_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="3"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_2_load/4 "/>
</bind>
</comp>

<comp id="729" class="1004" name="a_row_3_2_load_load_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="3"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_3_2_load/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="b_copy_1_3_11_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="3"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_11_load/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="b_copy_1_3_8_load_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="3"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_8_load/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="b_copy_1_3_12_load_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="3"/>
<pin id="740" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_12_load/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="b_copy_1_3_1_load_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="3"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_3_1_load/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="b_copy_3_3_11_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="3"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_11_load/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="b_copy_3_3_8_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="3"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_8_load/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="b_copy_3_3_12_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="3"/>
<pin id="752" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_12_load/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="b_copy_3_3_1_load_load_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="3"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_3_3_1_load/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="a_row_3_1_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_3_1/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="a_row_2_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="1"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="0" index="2" bw="32" slack="0"/>
<pin id="767" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_2_1/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="a_row_1_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_1_1/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="a_row_0_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_row_0_1/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="b_copy_1_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="32" slack="0"/>
<pin id="786" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="b_copy_1_3_4_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="1"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="32" slack="0"/>
<pin id="793" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_4/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="b_copy_1_3_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="0" index="2" bw="32" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_2/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="b_copy_1_3_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="0" index="2" bw="32" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_5/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="b_copy_1_3_6_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="32" slack="0"/>
<pin id="814" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_6/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="b_copy_1_3_7_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="32" slack="0"/>
<pin id="821" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_7/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="b_copy_1_3_9_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="0" index="2" bw="32" slack="0"/>
<pin id="828" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_9/4 "/>
</bind>
</comp>

<comp id="831" class="1004" name="b_copy_1_3_14_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="1"/>
<pin id="833" dir="0" index="1" bw="32" slack="0"/>
<pin id="834" dir="0" index="2" bw="32" slack="0"/>
<pin id="835" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_14/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="b_copy_1_3_15_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="0" index="2" bw="32" slack="0"/>
<pin id="842" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_15/4 "/>
</bind>
</comp>

<comp id="845" class="1004" name="b_copy_3_3_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="0" index="2" bw="32" slack="0"/>
<pin id="849" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="b_copy_3_3_4_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="1"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="0" index="2" bw="32" slack="0"/>
<pin id="856" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_4/4 "/>
</bind>
</comp>

<comp id="859" class="1004" name="b_copy_3_3_2_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="1"/>
<pin id="861" dir="0" index="1" bw="32" slack="0"/>
<pin id="862" dir="0" index="2" bw="32" slack="0"/>
<pin id="863" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_2/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="b_copy_3_3_5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="1"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_5/4 "/>
</bind>
</comp>

<comp id="873" class="1004" name="b_copy_3_3_6_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="1"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="0"/>
<pin id="877" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_6/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="b_copy_3_3_7_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="32" slack="0"/>
<pin id="884" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_7/4 "/>
</bind>
</comp>

<comp id="887" class="1004" name="b_copy_3_3_9_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="0" index="2" bw="32" slack="0"/>
<pin id="891" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_9/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="b_copy_3_3_14_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="0" index="1" bw="32" slack="0"/>
<pin id="897" dir="0" index="2" bw="32" slack="0"/>
<pin id="898" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_14/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="b_copy_3_3_15_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="0" index="2" bw="32" slack="0"/>
<pin id="905" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_15/4 "/>
</bind>
</comp>

<comp id="908" class="1004" name="b_copy_3_3_3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="2"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="0" index="2" bw="32" slack="0"/>
<pin id="912" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_3/4 "/>
</bind>
</comp>

<comp id="915" class="1004" name="b_copy_3_3_16_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="2"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="32" slack="0"/>
<pin id="919" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_16/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="b_copy_3_3_17_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="2"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="0" index="2" bw="32" slack="0"/>
<pin id="926" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_17/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="b_copy_3_3_18_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="2"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="0" index="2" bw="32" slack="0"/>
<pin id="933" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_3_3_18/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="b_copy_1_3_3_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="2"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="0" index="2" bw="32" slack="0"/>
<pin id="940" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_3/4 "/>
</bind>
</comp>

<comp id="943" class="1004" name="b_copy_1_3_16_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="2"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="0" index="2" bw="32" slack="0"/>
<pin id="947" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_16/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="b_copy_1_3_17_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="2"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="0" index="2" bw="32" slack="0"/>
<pin id="954" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_17/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="b_copy_1_3_18_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="2"/>
<pin id="959" dir="0" index="1" bw="32" slack="0"/>
<pin id="960" dir="0" index="2" bw="32" slack="0"/>
<pin id="961" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_3_18/4 "/>
</bind>
</comp>

<comp id="964" class="1004" name="grp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="tmp_5_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="0"/>
<pin id="971" dir="0" index="1" bw="32" slack="0"/>
<pin id="972" dir="0" index="2" bw="32" slack="0"/>
<pin id="973" dir="0" index="3" bw="32" slack="0"/>
<pin id="974" dir="0" index="4" bw="32" slack="0"/>
<pin id="975" dir="0" index="5" bw="2" slack="2"/>
<pin id="976" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="982" class="1004" name="grp_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="0" index="1" bw="32" slack="0"/>
<pin id="985" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_2/4 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_8_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="0" index="2" bw="32" slack="0"/>
<pin id="991" dir="0" index="3" bw="32" slack="0"/>
<pin id="992" dir="0" index="4" bw="32" slack="0"/>
<pin id="993" dir="0" index="5" bw="2" slack="2"/>
<pin id="994" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="StgValue_188_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="3"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_188/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="StgValue_189_store_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="0" index="1" bw="32" slack="3"/>
<pin id="1008" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_189/4 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="StgValue_190_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="3"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_190/4 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="StgValue_191_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="3"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_191/4 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="StgValue_192_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="0"/>
<pin id="1022" dir="0" index="1" bw="32" slack="3"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_192/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="StgValue_193_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="3"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_193/4 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="StgValue_194_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="0"/>
<pin id="1032" dir="0" index="1" bw="32" slack="3"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_194/4 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="StgValue_195_store_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="3"/>
<pin id="1038" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="StgValue_196_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="0"/>
<pin id="1042" dir="0" index="1" bw="32" slack="3"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_196/4 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="StgValue_197_store_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="0"/>
<pin id="1047" dir="0" index="1" bw="32" slack="3"/>
<pin id="1048" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/4 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="StgValue_198_store_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="32" slack="3"/>
<pin id="1053" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/4 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="StgValue_199_store_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="3"/>
<pin id="1058" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/4 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="grp_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="0" index="1" bw="32" slack="1"/>
<pin id="1063" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_1/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="grp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="0" index="1" bw="32" slack="1"/>
<pin id="1067" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_2_3/5 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_12_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="0"/>
<pin id="1070" dir="0" index="1" bw="3" slack="9"/>
<pin id="1071" dir="0" index="2" bw="1" slack="0"/>
<pin id="1072" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="tmp_13_cast_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="5" slack="0"/>
<pin id="1077" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/11 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_6_cast5_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="9"/>
<pin id="1081" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast5/11 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_14_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="5" slack="0"/>
<pin id="1084" dir="0" index="1" bw="3" slack="0"/>
<pin id="1085" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_15_cast_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="0"/>
<pin id="1090" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp9_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="0" index="1" bw="32" slack="2"/>
<pin id="1096" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/11 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp2_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="1"/>
<pin id="1099" dir="0" index="1" bw="32" slack="2"/>
<pin id="1100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_5_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="0"/>
<pin id="1103" dir="0" index="1" bw="32" slack="0"/>
<pin id="1104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_3/11 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="a_row_0_2_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="3"/>
<pin id="1110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0_2 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="a_row_1_2_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="3"/>
<pin id="1116" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_1_2 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="a_row_2_2_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="3"/>
<pin id="1122" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_2_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="a_row_3_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="3"/>
<pin id="1128" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="a_row_3_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="b_copy_0_3_11_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="2"/>
<pin id="1134" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_11 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="b_copy_0_3_8_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="2"/>
<pin id="1140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_8 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="b_copy_0_3_12_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="2"/>
<pin id="1146" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_12 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="b_copy_0_3_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="2"/>
<pin id="1152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_3_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="b_copy_1_3_11_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="3"/>
<pin id="1158" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_11 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="b_copy_1_3_8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="3"/>
<pin id="1164" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="b_copy_1_3_12_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="3"/>
<pin id="1170" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_12 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="b_copy_1_3_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="3"/>
<pin id="1176" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_1_3_1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="b_copy_2_3_11_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="2"/>
<pin id="1182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_3_11 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="b_copy_2_3_8_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="2"/>
<pin id="1188" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_3_8 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="b_copy_2_3_12_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="2"/>
<pin id="1194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_3_12 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="b_copy_2_3_1_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="32" slack="2"/>
<pin id="1200" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_3_1 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="b_copy_3_3_11_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="3"/>
<pin id="1206" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_3_3_11 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="b_copy_3_3_8_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="3"/>
<pin id="1212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_3_3_8 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="b_copy_3_3_12_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="3"/>
<pin id="1218" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_3_3_12 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="b_copy_3_3_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="3"/>
<pin id="1224" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_copy_3_3_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="exitcond_flatten_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1232" class="1005" name="indvar_flatten_next_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="5" slack="0"/>
<pin id="1234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1237" class="1005" name="j_mid2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="3" slack="1"/>
<pin id="1239" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_mid2_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="1"/>
<pin id="1247" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="tmp_1_mid2_v_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="3" slack="0"/>
<pin id="1267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="4" slack="1"/>
<pin id="1273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="a_0_addr_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="3" slack="1"/>
<pin id="1278" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="1281" class="1005" name="a_1_addr_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="3" slack="1"/>
<pin id="1283" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="1286" class="1005" name="b_0_addr_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="3" slack="1"/>
<pin id="1288" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr "/>
</bind>
</comp>

<comp id="1291" class="1005" name="b_1_addr_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="3" slack="1"/>
<pin id="1293" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="2" slack="1"/>
<pin id="1298" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1307" class="1005" name="a_0_addr_1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="3" slack="1"/>
<pin id="1309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="a_1_addr_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="3" slack="1"/>
<pin id="1314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="tmp_3_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="a_row_0_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="1"/>
<pin id="1327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="a_row_2_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="1"/>
<pin id="1332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="b_0_addr_1_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="3" slack="1"/>
<pin id="1337" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_0_addr_1 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="b_1_addr_1_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="3" slack="1"/>
<pin id="1342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="sel_tmp_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="1"/>
<pin id="1347" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="1353" class="1005" name="sel_tmp2_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="1"/>
<pin id="1355" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="sel_tmp4_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="1" slack="1"/>
<pin id="1365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="tmp_4_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_7_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="j_1_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="3" slack="1"/>
<pin id="1387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="a_row_3_1_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_3_1 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="a_row_2_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="1"/>
<pin id="1397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="a_row_1_1_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="1"/>
<pin id="1402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="a_row_0_1_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="1"/>
<pin id="1407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="tmp_5_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="32" slack="1"/>
<pin id="1412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="tmp_8_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="32" slack="1"/>
<pin id="1417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="tmp_s_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="2"/>
<pin id="1422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1425" class="1005" name="tmp_2_2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="2"/>
<pin id="1427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2_2 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="tmp_2_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="32" slack="1"/>
<pin id="1432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_1 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_2_3_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="1"/>
<pin id="1437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="0" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="50" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="166" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="173" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="190" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="197" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="214" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="229"><net_src comp="221" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="235"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="262" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="262" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="273" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="284" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="284" pin="4"/><net_sink comp="315" pin=2"/></net>

<net id="327"><net_src comp="303" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="36" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="273" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="309" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="323" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="309" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="303" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="273" pin="4"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="343" pin="3"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="48" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="368"><net_src comp="315" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="374"><net_src comp="315" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="399" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="412"><net_src comp="404" pin="3"/><net_sink comp="214" pin=2"/></net>

<net id="413"><net_src comp="404" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="438"><net_src comp="60" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="384" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="204" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="384" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="439" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="64" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="384" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="452" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="478"><net_src comp="434" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="204" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="381" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="486"><net_src comp="447" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="381" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="473" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="460" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="381" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="481" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="502"><net_src comp="447" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="204" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="378" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="510"><net_src comp="460" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="378" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="497" pin="3"/><net_sink comp="505" pin=2"/></net>

<net id="518"><net_src comp="460" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="204" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="375" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="434" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="396" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="209" pin="2"/><net_sink comp="521" pin=2"/></net>

<net id="534"><net_src comp="447" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="396" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="521" pin="3"/><net_sink comp="529" pin=2"/></net>

<net id="542"><net_src comp="460" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="396" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="529" pin="3"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="434" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="209" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="393" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="447" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="393" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="545" pin="3"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="460" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="393" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="553" pin="3"/><net_sink comp="561" pin=2"/></net>

<net id="574"><net_src comp="447" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="209" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="390" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="460" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="390" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="569" pin="3"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="460" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="209" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="387" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="598"><net_src comp="537" pin="3"/><net_sink comp="593" pin=1"/></net>

<net id="599"><net_src comp="396" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="561" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="393" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="577" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="390" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="585" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="387" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="465" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="384" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="489" pin="3"/><net_sink comp="628" pin=1"/></net>

<net id="634"><net_src comp="381" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="505" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="641"><net_src comp="378" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="647"><net_src comp="513" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="648"><net_src comp="375" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="657"><net_src comp="66" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="642" pin="3"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="635" pin="3"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="628" pin="3"/><net_sink comp="649" pin=3"/></net>

<net id="661"><net_src comp="621" pin="3"/><net_sink comp="649" pin=4"/></net>

<net id="670"><net_src comp="66" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="614" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="607" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="600" pin="3"/><net_sink comp="662" pin=3"/></net>

<net id="674"><net_src comp="593" pin="3"/><net_sink comp="662" pin=4"/></net>

<net id="679"><net_src comp="42" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="593" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="600" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="607" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="614" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="621" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="628" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="635" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="642" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="761"><net_src comp="185" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="762"><net_src comp="729" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="726" pin="1"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="180" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="723" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="720" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="787"><net_src comp="741" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="788"><net_src comp="204" pin="2"/><net_sink comp="782" pin=2"/></net>

<net id="794"><net_src comp="741" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="795"><net_src comp="782" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="741" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="802"><net_src comp="789" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="204" pin="2"/><net_sink comp="803" pin=1"/></net>

<net id="809"><net_src comp="738" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="738" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="816"><net_src comp="803" pin="3"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="738" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="823"><net_src comp="810" pin="3"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="204" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="735" pin="1"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="735" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="837"><net_src comp="824" pin="3"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="204" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="844"><net_src comp="732" pin="1"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="753" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="851"><net_src comp="209" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="753" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="858"><net_src comp="845" pin="3"/><net_sink comp="852" pin=2"/></net>

<net id="864"><net_src comp="753" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="865"><net_src comp="852" pin="3"/><net_sink comp="859" pin=2"/></net>

<net id="871"><net_src comp="209" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="750" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="750" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="879"><net_src comp="866" pin="3"/><net_sink comp="873" pin=2"/></net>

<net id="885"><net_src comp="750" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="873" pin="3"/><net_sink comp="880" pin=2"/></net>

<net id="892"><net_src comp="209" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="893"><net_src comp="747" pin="1"/><net_sink comp="887" pin=2"/></net>

<net id="899"><net_src comp="747" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="900"><net_src comp="887" pin="3"/><net_sink comp="894" pin=2"/></net>

<net id="906"><net_src comp="209" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="744" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="913"><net_src comp="859" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="914"><net_src comp="753" pin="1"/><net_sink comp="908" pin=2"/></net>

<net id="920"><net_src comp="880" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="750" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="927"><net_src comp="894" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="928"><net_src comp="747" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="901" pin="3"/><net_sink comp="929" pin=1"/></net>

<net id="935"><net_src comp="744" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="941"><net_src comp="796" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="942"><net_src comp="741" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="948"><net_src comp="817" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="738" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="831" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="956"><net_src comp="735" pin="1"/><net_sink comp="950" pin=2"/></net>

<net id="962"><net_src comp="838" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="963"><net_src comp="732" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="776" pin="3"/><net_sink comp="964" pin=1"/></net>

<net id="977"><net_src comp="66" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="978"><net_src comp="957" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="950" pin="3"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="943" pin="3"/><net_sink comp="969" pin=3"/></net>

<net id="981"><net_src comp="936" pin="3"/><net_sink comp="969" pin=4"/></net>

<net id="986"><net_src comp="763" pin="3"/><net_sink comp="982" pin=1"/></net>

<net id="995"><net_src comp="66" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="929" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="922" pin="3"/><net_sink comp="987" pin=2"/></net>

<net id="998"><net_src comp="915" pin="3"/><net_sink comp="987" pin=3"/></net>

<net id="999"><net_src comp="908" pin="3"/><net_sink comp="987" pin=4"/></net>

<net id="1004"><net_src comp="908" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="915" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1014"><net_src comp="922" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="929" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="936" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="943" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="950" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="957" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="756" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1049"><net_src comp="763" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1054"><net_src comp="769" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1059"><net_src comp="776" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1073"><net_src comp="76" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="64" pin="0"/><net_sink comp="1068" pin=2"/></net>

<net id="1078"><net_src comp="1068" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1086"><net_src comp="1075" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1079" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1105"><net_src comp="1093" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1107"><net_src comp="1101" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="1111"><net_src comp="86" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1117"><net_src comp="90" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1123"><net_src comp="94" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1129"><net_src comp="98" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1135"><net_src comp="102" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1141"><net_src comp="106" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1147"><net_src comp="110" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1153"><net_src comp="114" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1159"><net_src comp="118" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1165"><net_src comp="122" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1171"><net_src comp="126" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1177"><net_src comp="130" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1183"><net_src comp="134" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="1189"><net_src comp="138" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1195"><net_src comp="142" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1201"><net_src comp="146" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1203"><net_src comp="1198" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1207"><net_src comp="150" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1209"><net_src comp="1204" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1213"><net_src comp="154" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1219"><net_src comp="158" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1225"><net_src comp="162" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1231"><net_src comp="291" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="297" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1240"><net_src comp="315" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1243"><net_src comp="1237" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1244"><net_src comp="1237" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1248"><net_src comp="335" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1252"><net_src comp="1245" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="1253"><net_src comp="1245" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1254"><net_src comp="1245" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1255"><net_src comp="1245" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1256"><net_src comp="1245" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1257"><net_src comp="1245" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1258"><net_src comp="1245" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1259"><net_src comp="1245" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1260"><net_src comp="1245" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1261"><net_src comp="1245" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1262"><net_src comp="1245" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1263"><net_src comp="1245" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1264"><net_src comp="1245" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1268"><net_src comp="343" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1274"><net_src comp="351" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1279"><net_src comp="166" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1284"><net_src comp="173" pin="3"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1289"><net_src comp="190" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1294"><net_src comp="197" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1299"><net_src comp="371" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1302"><net_src comp="1296" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1303"><net_src comp="1296" pin="1"/><net_sink comp="649" pin=5"/></net>

<net id="1304"><net_src comp="1296" pin="1"/><net_sink comp="662" pin=5"/></net>

<net id="1305"><net_src comp="1296" pin="1"/><net_sink comp="969" pin=5"/></net>

<net id="1306"><net_src comp="1296" pin="1"/><net_sink comp="987" pin=5"/></net>

<net id="1310"><net_src comp="214" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1315"><net_src comp="221" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1320"><net_src comp="414" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1328"><net_src comp="180" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1333"><net_src comp="185" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1338"><net_src comp="230" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1343"><net_src comp="237" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1348"><net_src comp="434" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1351"><net_src comp="1345" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1352"><net_src comp="1345" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1356"><net_src comp="447" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1360"><net_src comp="1353" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1361"><net_src comp="1353" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1362"><net_src comp="1353" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1366"><net_src comp="460" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1369"><net_src comp="1363" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1370"><net_src comp="1363" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1371"><net_src comp="1363" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1372"><net_src comp="1363" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1373"><net_src comp="1363" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1374"><net_src comp="1363" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1378"><net_src comp="649" pin="6"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1383"><net_src comp="662" pin="6"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1388"><net_src comp="675" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1393"><net_src comp="756" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1398"><net_src comp="763" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="1403"><net_src comp="769" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1408"><net_src comp="776" pin="3"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1413"><net_src comp="969" pin="6"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1418"><net_src comp="987" pin="6"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1423"><net_src comp="964" pin="2"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1093" pin=1"/></net>

<net id="1428"><net_src comp="982" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1433"><net_src comp="1060" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1438"><net_src comp="1064" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1097" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {11 }
 - Input state : 
	Port: matmul_hw : a_0 | {2 3 4 }
	Port: matmul_hw : a_1 | {2 3 4 }
	Port: matmul_hw : b_0 | {2 3 4 }
	Port: matmul_hw : b_1 | {2 3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_52 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid1 : 2
		tmp1 : 1
		tmp_mid2 : 3
		tmp_1_mid2_v : 2
		tmp_1 : 3
		tmp_9 : 4
		a_0_addr : 5
		a_1_addr : 5
		a_row_0 : 6
		a_row_2 : 6
		tmp_6 : 3
		b_0_addr : 4
		b_1_addr : 4
		b_copy_0_3_19 : 5
		tmp : 3
		b_copy_2_3_19 : 5
	State 3
		a_0_addr_1 : 1
		a_1_addr_1 : 1
		a_row_1 : 2
		a_row_3 : 2
		tmp_13 : 1
		tmp_14_cast : 2
		b_0_addr_1 : 3
		b_1_addr_1 : 3
		b_copy_0_3 : 1
		b_copy_0_3_4 : 2
		b_copy_0_3_2 : 3
		b_copy_0_3_5 : 1
		b_copy_0_3_6 : 2
		b_copy_0_3_7 : 3
		b_copy_0_3_9 : 1
		b_copy_0_3_14 : 2
		b_copy_0_3_15 : 1
		b_copy_1_3_19 : 4
		b_copy_2_3 : 1
		b_copy_2_3_4 : 2
		b_copy_2_3_2 : 3
		b_copy_2_3_5 : 1
		b_copy_2_3_6 : 2
		b_copy_2_3_7 : 3
		b_copy_2_3_9 : 1
		b_copy_2_3_14 : 2
		b_copy_2_3_15 : 1
		b_copy_3_3_19 : 4
		b_copy_2_3_3 : 4
		b_copy_2_3_16 : 4
		b_copy_2_3_17 : 3
		b_copy_2_3_18 : 2
		b_copy_0_3_3 : 4
		b_copy_0_3_16 : 4
		b_copy_0_3_17 : 3
		b_copy_0_3_18 : 2
		tmp_4 : 5
		tmp_7 : 5
		StgValue_130 : 5
		StgValue_131 : 5
		StgValue_132 : 4
		StgValue_133 : 3
		StgValue_134 : 5
		StgValue_135 : 5
		StgValue_136 : 4
		StgValue_137 : 3
	State 4
		a_row_3_1 : 1
		a_row_2_1 : 1
		a_row_1_1 : 1
		a_row_0_1 : 1
		b_copy_1_3 : 1
		b_copy_1_3_4 : 2
		b_copy_1_3_2 : 3
		b_copy_1_3_5 : 1
		b_copy_1_3_6 : 2
		b_copy_1_3_7 : 3
		b_copy_1_3_9 : 1
		b_copy_1_3_14 : 2
		b_copy_1_3_15 : 1
		b_copy_3_3 : 1
		b_copy_3_3_4 : 2
		b_copy_3_3_2 : 3
		b_copy_3_3_5 : 1
		b_copy_3_3_6 : 2
		b_copy_3_3_7 : 3
		b_copy_3_3_9 : 1
		b_copy_3_3_14 : 2
		b_copy_3_3_15 : 1
		b_copy_3_3_3 : 4
		b_copy_3_3_16 : 4
		b_copy_3_3_17 : 3
		b_copy_3_3_18 : 2
		b_copy_1_3_3 : 4
		b_copy_1_3_16 : 4
		b_copy_1_3_17 : 3
		b_copy_1_3_18 : 2
		tmp_s : 2
		tmp_5 : 5
		tmp_2_2 : 2
		tmp_8 : 5
		StgValue_188 : 5
		StgValue_189 : 5
		StgValue_190 : 4
		StgValue_191 : 3
		StgValue_192 : 5
		StgValue_193 : 5
		StgValue_194 : 4
		StgValue_195 : 3
		StgValue_196 : 2
		StgValue_197 : 2
		StgValue_198 : 2
		StgValue_199 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_13_cast : 1
		tmp_14 : 2
		tmp_15_cast : 3
		c_addr : 4
		tmp_5_3 : 1
		StgValue_236 : 5
		empty_3 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_315       |    0    |    0    |    3    |
|          |       tmp_mid2_fu_335      |    0    |    0    |    1    |
|          |     tmp_1_mid2_v_fu_343    |    0    |    0    |    3    |
|          |      b_copy_0_3_fu_439     |    0    |    0    |    32   |
|          |     b_copy_0_3_4_fu_452    |    0    |    0    |    32   |
|          |     b_copy_0_3_2_fu_465    |    0    |    0    |    32   |
|          |     b_copy_0_3_5_fu_473    |    0    |    0    |    32   |
|          |     b_copy_0_3_6_fu_481    |    0    |    0    |    32   |
|          |     b_copy_0_3_7_fu_489    |    0    |    0    |    32   |
|          |     b_copy_0_3_9_fu_497    |    0    |    0    |    32   |
|          |    b_copy_0_3_14_fu_505    |    0    |    0    |    32   |
|          |    b_copy_0_3_15_fu_513    |    0    |    0    |    32   |
|          |      b_copy_2_3_fu_521     |    0    |    0    |    32   |
|          |     b_copy_2_3_4_fu_529    |    0    |    0    |    32   |
|          |     b_copy_2_3_2_fu_537    |    0    |    0    |    32   |
|          |     b_copy_2_3_5_fu_545    |    0    |    0    |    32   |
|          |     b_copy_2_3_6_fu_553    |    0    |    0    |    32   |
|          |     b_copy_2_3_7_fu_561    |    0    |    0    |    32   |
|          |     b_copy_2_3_9_fu_569    |    0    |    0    |    32   |
|          |    b_copy_2_3_14_fu_577    |    0    |    0    |    32   |
|          |    b_copy_2_3_15_fu_585    |    0    |    0    |    32   |
|          |     b_copy_2_3_3_fu_593    |    0    |    0    |    32   |
|          |    b_copy_2_3_16_fu_600    |    0    |    0    |    32   |
|          |    b_copy_2_3_17_fu_607    |    0    |    0    |    32   |
|          |    b_copy_2_3_18_fu_614    |    0    |    0    |    32   |
|          |     b_copy_0_3_3_fu_621    |    0    |    0    |    32   |
|          |    b_copy_0_3_16_fu_628    |    0    |    0    |    32   |
|          |    b_copy_0_3_17_fu_635    |    0    |    0    |    32   |
|          |    b_copy_0_3_18_fu_642    |    0    |    0    |    32   |
|  select  |      a_row_3_1_fu_756      |    0    |    0    |    32   |
|          |      a_row_2_1_fu_763      |    0    |    0    |    32   |
|          |      a_row_1_1_fu_769      |    0    |    0    |    32   |
|          |      a_row_0_1_fu_776      |    0    |    0    |    32   |
|          |      b_copy_1_3_fu_782     |    0    |    0    |    32   |
|          |     b_copy_1_3_4_fu_789    |    0    |    0    |    32   |
|          |     b_copy_1_3_2_fu_796    |    0    |    0    |    32   |
|          |     b_copy_1_3_5_fu_803    |    0    |    0    |    32   |
|          |     b_copy_1_3_6_fu_810    |    0    |    0    |    32   |
|          |     b_copy_1_3_7_fu_817    |    0    |    0    |    32   |
|          |     b_copy_1_3_9_fu_824    |    0    |    0    |    32   |
|          |    b_copy_1_3_14_fu_831    |    0    |    0    |    32   |
|          |    b_copy_1_3_15_fu_838    |    0    |    0    |    32   |
|          |      b_copy_3_3_fu_845     |    0    |    0    |    32   |
|          |     b_copy_3_3_4_fu_852    |    0    |    0    |    32   |
|          |     b_copy_3_3_2_fu_859    |    0    |    0    |    32   |
|          |     b_copy_3_3_5_fu_866    |    0    |    0    |    32   |
|          |     b_copy_3_3_6_fu_873    |    0    |    0    |    32   |
|          |     b_copy_3_3_7_fu_880    |    0    |    0    |    32   |
|          |     b_copy_3_3_9_fu_887    |    0    |    0    |    32   |
|          |    b_copy_3_3_14_fu_894    |    0    |    0    |    32   |
|          |    b_copy_3_3_15_fu_901    |    0    |    0    |    32   |
|          |     b_copy_3_3_3_fu_908    |    0    |    0    |    32   |
|          |    b_copy_3_3_16_fu_915    |    0    |    0    |    32   |
|          |    b_copy_3_3_17_fu_922    |    0    |    0    |    32   |
|          |    b_copy_3_3_18_fu_929    |    0    |    0    |    32   |
|          |     b_copy_1_3_3_fu_936    |    0    |    0    |    32   |
|          |    b_copy_1_3_16_fu_943    |    0    |    0    |    32   |
|          |    b_copy_1_3_17_fu_950    |    0    |    0    |    32   |
|          |    b_copy_1_3_18_fu_957    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_649        |    0    |    0    |    32   |
|    mux   |        tmp_7_fu_662        |    0    |    0    |    32   |
|          |        tmp_5_fu_969        |    0    |    0    |    32   |
|          |        tmp_8_fu_987        |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_297 |    0    |    0    |    5    |
|          |         i_1_fu_303         |    0    |    0    |    3    |
|          |        tmp_13_fu_422       |    0    |    0    |    4    |
|    add   |         j_1_fu_675         |    0    |    0    |    3    |
|          |       tmp_14_fu_1082       |    0    |    0    |    5    |
|          |        tmp9_fu_1093        |    0    |    0    |    32   |
|          |        tmp2_fu_1097        |    0    |    0    |    16   |
|          |       tmp_5_3_fu_1101      |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_964         |    4    |    0    |    0    |
|    mul   |         grp_fu_982         |    4    |    0    |    0    |
|          |         grp_fu_1060        |    4    |    0    |    0    |
|          |         grp_fu_1064        |    4    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_291  |    0    |    0    |    2    |
|          |       exitcond_fu_309      |    0    |    0    |    2    |
|          |       tmp_mid1_fu_323      |    0    |    0    |    2    |
|   icmp   |         tmp1_fu_329        |    0    |    0    |    2    |
|          |        tmp_3_fu_414        |    0    |    0    |    2    |
|          |       sel_tmp_fu_434       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_447      |    0    |    0    |    1    |
|          |       sel_tmp4_fu_460      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_351        |    0    |    0    |    0    |
|bitconcatenate|        tmp_11_fu_404       |    0    |    0    |    0    |
|          |       tmp_12_fu_1068       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_359        |    0    |    0    |    0    |
|          |        tmp_6_fu_365        |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_419     |    0    |    0    |    0    |
|   zext   |     tmp_14_cast_fu_428     |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_1075    |    0    |    0    |    0    |
|          |     tmp_6_cast5_fu_1079    |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_1088    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_371         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |        tmp_10_fu_399       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |    0    |   2024  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     a_0_addr_1_reg_1307    |    3   |
|      a_0_addr_reg_1276     |    3   |
|     a_1_addr_1_reg_1312    |    3   |
|      a_1_addr_reg_1281     |    3   |
|     a_row_0_1_reg_1405     |   32   |
|     a_row_0_2_reg_1108     |   32   |
|      a_row_0_reg_1325      |   32   |
|     a_row_1_1_reg_1400     |   32   |
|     a_row_1_2_reg_1114     |   32   |
|     a_row_2_1_reg_1395     |   32   |
|     a_row_2_2_reg_1120     |   32   |
|      a_row_2_reg_1330      |   32   |
|     a_row_3_1_reg_1390     |   32   |
|     a_row_3_2_reg_1126     |   32   |
|     b_0_addr_1_reg_1335    |    3   |
|      b_0_addr_reg_1286     |    3   |
|     b_1_addr_1_reg_1340    |    3   |
|      b_1_addr_reg_1291     |    3   |
|   b_copy_0_3_11_reg_1132   |   32   |
|   b_copy_0_3_12_reg_1144   |   32   |
|    b_copy_0_3_1_reg_1150   |   32   |
|    b_copy_0_3_8_reg_1138   |   32   |
|   b_copy_1_3_11_reg_1156   |   32   |
|   b_copy_1_3_12_reg_1168   |   32   |
|    b_copy_1_3_1_reg_1174   |   32   |
|    b_copy_1_3_8_reg_1162   |   32   |
|   b_copy_2_3_11_reg_1180   |   32   |
|   b_copy_2_3_12_reg_1192   |   32   |
|    b_copy_2_3_1_reg_1198   |   32   |
|    b_copy_2_3_8_reg_1186   |   32   |
|   b_copy_3_3_11_reg_1204   |   32   |
|   b_copy_3_3_12_reg_1216   |   32   |
|    b_copy_3_3_1_reg_1222   |   32   |
|    b_copy_3_3_8_reg_1210   |   32   |
|  exitcond_flatten_reg_1228 |    1   |
|          i_reg_269         |    3   |
|indvar_flatten_next_reg_1232|    5   |
|   indvar_flatten_reg_258   |    5   |
|        j_1_reg_1385        |    3   |
|       j_mid2_reg_1237      |    3   |
|          j_reg_280         |    3   |
|      sel_tmp2_reg_1353     |    1   |
|      sel_tmp4_reg_1363     |    1   |
|      sel_tmp_reg_1345      |    1   |
|    tmp_1_mid2_v_reg_1265   |    3   |
|       tmp_1_reg_1271       |    4   |
|      tmp_2_1_reg_1430      |   32   |
|      tmp_2_2_reg_1425      |   32   |
|      tmp_2_3_reg_1435      |   32   |
|       tmp_3_reg_1317       |    1   |
|       tmp_4_reg_1375       |   32   |
|       tmp_5_reg_1410       |   32   |
|       tmp_7_reg_1380       |   32   |
|       tmp_8_reg_1415       |   32   |
|      tmp_mid2_reg_1245     |    1   |
|        tmp_reg_1296        |    2   |
|       tmp_s_reg_1420       |   32   |
+----------------------------+--------+
|            Total           |  1149  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_180 |  p0  |   4  |   3  |   12   ||    3    |
| grp_access_fu_185 |  p0  |   4  |   3  |   12   ||    3    |
| grp_access_fu_204 |  p0  |   4  |   3  |   12   ||    3    |
| grp_access_fu_209 |  p0  |   4  |   3  |   12   ||    3    |
|     grp_fu_964    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_982    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||  9.426  ||    76   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  2024  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   76   |
|  Register |    -   |    -   |  1149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    9   |  1149  |  2100  |
+-----------+--------+--------+--------+--------+
