INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/mac_array_16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_16x16
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/mac_array_16x16.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/mac_array_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/mac_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/VSCLAB Research/Approximate Computing/mac_array_16x16/mac_array_16x16.srcs/sim_1/new/mac_array_16x16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_array_16x16_tb
