{
  "models": { "ILA":"m0" , "VERILOG": "m1" },
  "state mapping": {  
  	"v":"m1.v"
  },

  "interface mapping": {
  	 "rst":"**RESET**", 
  	 "clk":"**CLOCK**",
  	 "en":"en",
  	 "out":"**SO**"
  },

  "instruction mapping": [],
  "mapping control" : []
}
