amd,mbv32:
  required:
    - compatible
    - reg
    - device_type
    - riscv,isa
    - i-cache-size
    - d-cache-size
    - clock-frequency

xlnx,xps-intc-1.00.a:
  required:
    - compatible
    - reg
    - interrupt-controller
    - interrupt-parent
    - '#interrupt-cells'
    - interrupts-extended
    - xlnx,kind-of-intr
    - xlnx,num-intr-inputs

xlnx,xps-timer-1.00.a:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - xlnx,one-timer-only 
    - clocks

xlnx,xps-uartlite-1.00.a:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - current-speed
    - clocks

xlnx,axi-uart16550-2.0:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - clock-frequency
    - reg-shift

xlnx,zynqmp-uart:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - current-speed
    - clock-frequency
    - pinctrl-0
    - pinctrl-names

xlnx,xuartps:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - current-speed
    - clock-frequency
    - pinctrl-0
    - pinctrl-names

arm,pl011:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent

arm,sbsa-uart:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent

xlnx,xps-iic-2.00.a:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - '#address-cells'
    - '#size-cells'

xlnx,axi-iic-2.1:
  required:
    - compatible
    - reg
    - interrupts
    - interrupt-parent
    - '#address-cells'
    - '#size-cells'
