ISim log file
Running: /home/co-eda/Verilog/cpu/mips_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/co-eda/Verilog/cpu/mips_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
@00003000: $ 9 <= 0000300c
@00003004: $ 8 <= 00003008
@0000300c: $ 9 <= 00000000
@00003014: $10 <= 00000000
# exit 0
