
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/marosm/Documents/ISE_projects/MikroLode/pa.fromHdl.tcl
# create_project -name MikroLode -dir "C:/Users/marosm/Documents/ISE_projects/MikroLode/planAhead_run_2" -part xc3s200ft256-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TOP.ucf" [current_fileset -constrset]
Adding file 'C:/Users/marosm/Documents/ISE_projects/MikroLode/TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {SOURCE/VGA_sync.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SOURCE/VGA_pixel_gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SOURCE/VGA_top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SOURCE/RAM_2port.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {VGA_clock_gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {SOURCE/TOP.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top TOP $srcset
# add_files [list {TOP.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200ft256-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/SOURCE/VGA_sync.vhd" into library work
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/SOURCE/VGA_pixel_gen.vhd" into library work
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/VGA_clock_gen.vhd" into library work
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/SOURCE/VGA_top.vhd" into library work
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/SOURCE/RAM_2port.vhd" into library work
Parsing VHDL file "C:/Users/marosm/Documents/ISE_projects/MikroLode/SOURCE/TOP.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [C:/Users/marosm/Documents/ISE_projects/MikroLode/TOP.ucf]
Finished Parsing UCF File [C:/Users/marosm/Documents/ISE_projects/MikroLode/TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 338f2272
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 595.750 ; gain = 142.297
update_compile_order -fileset sim_1
startgroup
set_property package_pin L14 [get_ports rst]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {vga_B[6]}]]
set_property slew FAST [get_ports [list {vga_B[6]} {vga_B[5]} {vga_B[4]} {vga_B[3]} {vga_B[2]} {vga_B[1]} {vga_B[0]}]]
set_property slew FAST [get_ports [list {vga_G[6]} {vga_G[5]} {vga_G[4]} {vga_G[3]} {vga_G[2]} {vga_G[1]} {vga_G[0]}]]
set_property slew FAST [get_ports [list {vga_R[6]} {vga_R[5]} {vga_R[4]} {vga_R[3]} {vga_R[2]} {vga_R[1]} {vga_R[0]}]]
set_property slew FAST [get_ports [list vga_HS]]
set_property slew FAST [get_ports [list vga_VS]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Nov 03 20:01:33 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
