var infoJSON={"compileInfo":{"nodes":[{"command":"aoc /scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_PCIE_B9_SB3_R5_s10_ni/src/device/hpl_torus_PCIE_replicated_intel.cl -DINTEL_FPGA -I/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_PCIE_B9_SB3_R5_s10_ni/src/common/ -I/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/HPCC_FPGA/LINPACK/src/device -ffp-contract=fast -ffp-reassoc -g0 -no-interleaving=default -global-ring -force-single-store-ring -seed=10 -board=p520_hpc_sg280l -o /scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_PCIE_B9_SB3_R5_s10_ni/src/device/hpl_torus_PCIE.aocx","family":"Stratix 10, 1SG280LU3F50E1VGS1, bitt_s10_pcie:p520_hpc_sg280l","id":1,"name":"hpl_torus_PCIE","product":"OPENCL","quartus":"20.4.0 Build 72 Pro","time":"Tue Oct 12 17:23:10 2021","version":"21.2.0 Build 67.4"}]}};
